================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sat Apr 14 23:57:23 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Resetting target device to 'xc7z100ffg900-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/csim/build'
../../../../main.cc:231:31: warning: extra tokens at end of #ifdef directive [enabled by default]
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
       103       105       103       101       100       113       121       121       116       118       124       134       136       131       119
       113       113       106       100        99       112       124       127       120       115       114       119       120       117       109
       124       120       110       100       101       112       126       128       117       105       101       103       103       102        99
       126       119       110       103       107       118       126       121       108        95        91        95       100       102       102
       128       118       111       112       120       130       129       115       101        89        88        96       104       109       109
       116       110       109       115       125       135       130       113       101        94        93        98       101       105       106
       110       108       112       118       124       130       124       112       107       105       101       100        99       101       103
       105       110       118       119       113       112       107       107       111       113       111       109       103       102       100
       107       118       127       120       102        91        86        95       106       114       117       119       115       110       106
       103       118       131       122        96        78        72        83        98       110       118       125       124       117       108
       101       116       129       120        94        75        68        77        91       102       112       121       124       118       107
        95       106       115       110        94        81        75        81        91        99       105       109       110       107       101
   Hipacc Output 
       103       105       103       101       100       113       121       121       116       118       124       134       136       131       119
       113       113       106       100        99       112       124       127       120       115       114       119       120       117       109
       124       120       110       100       101       112       126       128       117       105       101       103       103       102        99
       126       119       110       103       107       118       126       121       108        95        91        95       100       102       102
       128       118       111       112       120       130       129       115       101        89        88        96       104       109       109
       116       110       109       115       125       135       130       113       101        94        93        98       101       105       106
       110       108       112       118       124       130       124       112       107       105       101       100        99       101       103
       105       110       118       119       113       112       107       107       111       113       111       109       103       102       100
       107       118       127       120       102        91        86        95       106       114       117       119       115       110       106
       103       118       131       122        96        78        72        83        98       110       118       125       124       117       108
       101       116       129       120        94        75        68        77        91       102       112       121       124       118       107
        95       106       115       110        94        81        75        81        91        99       105       109       110       107       101
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 342.902 ; gain = 13.043 ; free physical = 11190 ; free virtual = 37635
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 342.902 ; gain = 13.043 ; free physical = 11184 ; free virtual = 37634
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3719).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3712).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3729).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 716.609 ; gain = 386.750 ; free physical = 10810 ; free virtual = 37337
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 821.207 ; gain = 491.348 ; free physical = 10667 ; free virtual = 37221
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../include/hipacc_vivado_filter.hpp:3661) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:3676) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:3678) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:3689) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:3710) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:3711) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:3717) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:3718) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuff' (../../include/hipacc_vivado_filter.hpp:3648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.0' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.1' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.2' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.3' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.4' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.0' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.1' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.2' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.3' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.4' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../include/hipacc_vivado_filter.hpp:76:53) to (../../include/hipacc_vivado_filter.hpp:3728:7) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>'... converting 106 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3634)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.656 ; gain = 812.797 ; free physical = 10257 ; free virtual = 36942
INFO: [XFORM 203-541] Flattening a loop nest 'process_main_loop' (../../include/hipacc_vivado_filter.hpp:3660:67) in function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'process<1, 1024, 1024, 5, 5, int, int, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:60) into process.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1156.504 ; gain = 826.645 ; free physical = 10148 ; free virtual = 36834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'process_main_loop_L'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.88 seconds; current allocated memory: 780.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 11044.2
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     313    156    11044.2 
INFO: [BIND 205-100]   1     48     48      0      0     313    156    11044.2 
INFO: [BIND 205-100]   2     48     48      0      0     313    156    11044.2 
INFO: [BIND 205-100]   3     48     48      0      0     313    156    11044.2 
INFO: [BIND 205-100] Final cost: 11044.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.4664 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 782.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 782.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 10881.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100] Final cost: 10881.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.362962 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 782.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 783.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 10881.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     10881.5 
INFO: [BIND 205-100] Final cost: 10881.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.363821 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 783.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_0' to 'process_r_lineBufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_1' to 'process_r_lineBufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_2' to 'process_r_lineBufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_3' to 'process_r_lineBufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mux_53_32_1' to 'hipaccRun_mux_53_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_3' to 'hipaccRun_mul_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_3' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_3' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_3' to 'hipaccRun_mul_32sjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mux_53_fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 786.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 792.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 793.166 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sg8j_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sjbC_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'process_r_lineBufbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 1270.656 ; gain = 940.797 ; free physical = 10128 ; free virtual = 36819
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 23:58:33 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sat Apr 14 23:58:43 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Apr 14 23:58:43 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25357 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.844 ; gain = 77.750 ; free physical = 11983 ; free virtual = 38679
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'process_r' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state15 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:48]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mux_53_fYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mux_53_fYi' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j_MulnS_0' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_1' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_2' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sjbC' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sjbC_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sjbC_MulnS_3' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sjbC' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2164]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1435]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1515]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1627]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1677]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state14_pp0_stage0_iter12_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1705]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1841_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:863]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1860_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:878]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1865_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:893]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1870_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:908]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1875_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:923]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:597]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:600]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:601]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:613]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:616]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:617]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:629]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:632]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:633]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1187]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2052_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1188]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2052_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1188]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1207]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2257_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1222]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2052_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2167]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2052_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1820]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2169]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1822]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2257_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1784]
INFO: [Synth 8-256] done synthesizing module 'process_r' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (14#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32sjbC has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sg8j has unconnected port reset
WARNING: [Synth 8-3331] design process_r_lineBufbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.352 ; gain = 123.258 ; free physical = 12783 ; free virtual = 39480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.352 ; gain = 123.258 ; free physical = 12785 ; free virtual = 39482
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1665.945 ; gain = 2.000 ; free physical = 12267 ; free virtual = 38998
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1666.195 ; gain = 529.102 ; free physical = 12236 ; free virtual = 38967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1666.195 ; gain = 529.102 ; free physical = 12236 ; free virtual = 38967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1666.195 ; gain = 529.102 ; free physical = 12238 ; free virtual = 38969
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_addr_reg_2244_reg[9:0]' into 'lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1287]
INFO: [Synth 8-4471] merging register 'lineBuff_2_addr_reg_2216_reg[9:0]' into 'lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1288]
INFO: [Synth 8-4471] merging register 'lineBuff_3_addr_reg_2262_reg[9:0]' into 'lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1289]
INFO: [Synth 8-4471] merging register 'win_tmp_2_4_reg_2375_reg[31:0]' into 'win_tmp_2_3_fu_192_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:602]
INFO: [Synth 8-4471] merging register 'win_tmp_3_4_reg_2380_reg[31:0]' into 'win_tmp_3_3_fu_180_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:618]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp4_reg_2052_reg[0:0]' into 'phitmp4_reg_2052_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1820]
INFO: [Synth 8-4471] merging register 'phitmp4_mid1_reg_2119_reg[0:0]' into 'phitmp4_reg_2052_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2169]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp4_mid1_reg_2119_reg[0:0]' into 'phitmp4_reg_2052_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1822]
INFO: [Synth 8-4471] merging register 'phitmp2_reg_2257_reg[0:0]' into 'phitmp4_reg_2052_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1784]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_addr_reg_2244_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:599]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_addr_reg_2216_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:615]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_addr_reg_2262_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2202_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:631]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_1_addr_reg_2244_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:599]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_2_addr_reg_2216_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:615]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_3_addr_reg_2262_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:631]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_addr_reg_2244_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1287]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_addr_reg_2216_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1288]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_addr_reg_2262_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1289]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_2_4_reg_2375_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:602]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_3_4_reg_2380_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:618]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2052_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1820]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2169]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2119_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1822]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2257_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1784]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp2_fu_389_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "phitmp1_fu_772_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_33_0_3_fu_766_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp5_fu_632_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1210_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_1023_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_mid1_fu_1100_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_mid1_fu_1112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_mid1_fu_1124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1215_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1220_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp5_mid1_fu_669_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_40_3_4_mid1_fu_663_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp5_fu_582_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_40_3_4_fu_576_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_285_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1091]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1666.195 ; gain = 529.102 ; free physical = 12195 ; free virtual = 38926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 124   
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 78    
+---Multipliers : 
	                14x32  Multipliers := 2     
	                13x32  Multipliers := 2     
	                12x32  Multipliers := 1     
	                15x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 115   
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module process_r_lineBufbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module hipaccRun_mux_53_fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module hipaccRun_mul_32sg8j_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sjbC_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module process_r 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 108   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 76    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 75    
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1215_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1210_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_285_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:1091]
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U15/hipaccRun_mul_32sibs_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_1_U/buff0_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_process_r_fu_18 /\phitmp3_reg_2041_reg[0] )
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/phitmp3_reg_2041_reg[1]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/phitmp4_reg_2052_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/row_reg_2124_reg[0]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_2_0_cast_mid1_reg_2108_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_2_0_cast_mid1_reg_2108_reg[1]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp_18_reg_2146_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/row_reg_2124_reg[1]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/phitmp4_mid1_reg_2119_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_2_0_cast_mid1_reg_2108_reg[2]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp_18_reg_2146_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp_24_reg_2130_reg[0]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/col_assign_mid2_reg_2074_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/phitmp2_reg_2257_reg[2]' (FDE) to 'ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp_29_reg_2276_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_process_r_fu_18 /\phitmp_reg_2385_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_process_r_fu_18 /\phitmp4_reg_2052_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[47]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[46]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[45]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[44]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[43]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[42]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[41]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[40]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[39]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[38]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[37]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[36]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[35]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[34]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[33]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[32]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[31]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[30]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[29]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[28]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[27]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[26]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[25]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[24]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[23]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[22]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[21]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[20]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[19]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[18]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/buff0_reg[17]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[16]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[15]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[14]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[13]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[12]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[11]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[10]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[9]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[8]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[7]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[6]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[5]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[4]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[3]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[2]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[1]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sjbC_U16/hipaccRun_mul_32sjbC_MulnS_3_U/a_reg0_reg[0]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[9]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[8]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[7]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[6]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[5]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[4]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[3]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[2]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[1]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/a_reg0_reg[0]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module process_r.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module process_r.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.195 ; gain = 529.102 ; free physical = 12451 ; free virtual = 39182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|process_r_lineBufbkb_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|process_r_lineBufbkb_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|process_r_lineBufbkb_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|process_r_lineBufbkb_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|process_r   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_r   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_r   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_r   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_r   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_r   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_r   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1699.945 ; gain = 562.852 ; free physical = 11796 ; free virtual = 38527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.945 ; gain = 572.852 ; free physical = 11734 ; free virtual = 38465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11593 ; free virtual = 38324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11554 ; free virtual = 38286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11553 ; free virtual = 38285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11519 ; free virtual = 38251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11519 ; free virtual = 38251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11505 ; free virtual = 38237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11504 ; free virtual = 38236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_reg_pp0_iter7_win_2_2_load_reg_2281_reg[31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_enable_reg_pp0_iter11_reg                   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   102|
|2     |DSP48E1   |     6|
|3     |DSP48E1_2 |     6|
|4     |LUT1      |   100|
|5     |LUT2      |    98|
|6     |LUT3      |   764|
|7     |LUT4      |   446|
|8     |LUT5      |   702|
|9     |LUT6      |   828|
|10    |MUXF7     |    32|
|11    |RAMB36E1  |     4|
|12    |SRL16E    |    33|
|13    |FDRE      |  3560|
|14    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                |  6683|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer            |  6683|
|3     |    grp_process_r_fu_18                |process_r                       |  6673|
|4     |      hipaccRun_mul_32sg8j_U11         |hipaccRun_mul_32sg8j            |    32|
|5     |        hipaccRun_mul_32sg8j_MulnS_0_U |hipaccRun_mul_32sg8j_MulnS_0_17 |    32|
|6     |      hipaccRun_mul_32sg8j_U12         |hipaccRun_mul_32sg8j_0          |    32|
|7     |        hipaccRun_mul_32sg8j_MulnS_0_U |hipaccRun_mul_32sg8j_MulnS_0    |    32|
|8     |      hipaccRun_mul_32shbi_U13         |hipaccRun_mul_32shbi            |    32|
|9     |        hipaccRun_mul_32shbi_MulnS_1_U |hipaccRun_mul_32shbi_MulnS_1_16 |    32|
|10    |      hipaccRun_mul_32shbi_U14         |hipaccRun_mul_32shbi_1          |    31|
|11    |        hipaccRun_mul_32shbi_MulnS_1_U |hipaccRun_mul_32shbi_MulnS_1    |    31|
|12    |      hipaccRun_mul_32sibs_U15         |hipaccRun_mul_32sibs            |    30|
|13    |        hipaccRun_mul_32sibs_MulnS_2_U |hipaccRun_mul_32sibs_MulnS_2    |    30|
|14    |      hipaccRun_mul_32sjbC_U16         |hipaccRun_mul_32sjbC            |    33|
|15    |        hipaccRun_mul_32sjbC_MulnS_3_U |hipaccRun_mul_32sjbC_MulnS_3    |    33|
|16    |      hipaccRun_mux_53_fYi_U1          |hipaccRun_mux_53_fYi            |    64|
|17    |      hipaccRun_mux_53_fYi_U10         |hipaccRun_mux_53_fYi_2          |    64|
|18    |      hipaccRun_mux_53_fYi_U3          |hipaccRun_mux_53_fYi_3          |    64|
|19    |      hipaccRun_mux_53_fYi_U4          |hipaccRun_mux_53_fYi_4          |   128|
|20    |      hipaccRun_mux_53_fYi_U5          |hipaccRun_mux_53_fYi_5          |    64|
|21    |      hipaccRun_mux_53_fYi_U6          |hipaccRun_mux_53_fYi_6          |    64|
|22    |      hipaccRun_mux_53_fYi_U7          |hipaccRun_mux_53_fYi_7          |    64|
|23    |      hipaccRun_mux_53_fYi_U8          |hipaccRun_mux_53_fYi_8          |    32|
|24    |      hipaccRun_mux_53_fYi_U9          |hipaccRun_mux_53_fYi_9          |    32|
|25    |      lineBuff_0_U                     |process_r_lineBufbkb            |    98|
|26    |        process_r_lineBufbkb_ram_U     |process_r_lineBufbkb_ram_15     |    98|
|27    |      lineBuff_1_U                     |process_r_lineBufbkb_10         |     1|
|28    |        process_r_lineBufbkb_ram_U     |process_r_lineBufbkb_ram_14     |     1|
|29    |      lineBuff_2_U                     |process_r_lineBufbkb_11         |    65|
|30    |        process_r_lineBufbkb_ram_U     |process_r_lineBufbkb_ram_13     |    65|
|31    |      lineBuff_3_U                     |process_r_lineBufbkb_12         |    70|
|32    |        process_r_lineBufbkb_ram_U     |process_r_lineBufbkb_ram        |    70|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1752.328 ; gain = 615.234 ; free physical = 11504 ; free virtual = 38236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 350 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1752.328 ; gain = 209.391 ; free physical = 11572 ; free virtual = 38304
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1752.336 ; gain = 615.234 ; free physical = 11574 ; free virtual = 38305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'process_r' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

104 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1752.578 ; gain = 658.961 ; free physical = 11456 ; free virtual = 38188
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1758.344 ; gain = 0.000 ; free physical = 11412 ; free virtual = 38145
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 23:59:25 2018...
[Sat Apr 14 23:59:30 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.445 ; gain = 8.000 ; free physical = 11827 ; free virtual = 38559
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'process_r' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.340 ; gain = 352.895 ; free physical = 11166 ; free virtual = 37898
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1504.340 ; gain = 1.000 ; free physical = 11155 ; free virtual = 37887
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.945 ; gain = 526.605 ; free physical = 10274 ; free virtual = 37006
[Sat Apr 14 23:59:45 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sat Apr 14 23:59:45 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.352 ; gain = 0.000 ; free physical = 11583 ; free virtual = 38348
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'process_r' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-25636-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-25636-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.387 ; gain = 411.035 ; free physical = 10951 ; free virtual = 37718
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1530.422 ; gain = 40.031 ; free physical = 10929 ; free virtual = 37697
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12be2ecc7

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10290 ; free virtual = 37058
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 95 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12be2ecc7

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10286 ; free virtual = 37054
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127fdd6e3

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10282 ; free virtual = 37050
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 127fdd6e3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10282 ; free virtual = 37050
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 127fdd6e3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10282 ; free virtual = 37050
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10282 ; free virtual = 37050
Ending Logic Optimization Task | Checksum: 127fdd6e3

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2007.969 ; gain = 0.000 ; free physical = 10281 ; free virtual = 37049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 913624db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2194.109 ; gain = 0.000 ; free physical = 10234 ; free virtual = 37002
Ending Power Optimization Task | Checksum: 913624db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2194.109 ; gain = 186.141 ; free physical = 10241 ; free virtual = 37009
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2194.109 ; gain = 705.723 ; free physical = 10241 ; free virtual = 37009
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2194.113 ; gain = 0.000 ; free physical = 10164 ; free virtual = 36933
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5641dc66

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2194.113 ; gain = 0.000 ; free physical = 10164 ; free virtual = 36933
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2194.113 ; gain = 0.000 ; free physical = 10165 ; free virtual = 36934

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2f157dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2194.113 ; gain = 0.000 ; free physical = 10125 ; free virtual = 36894

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 420b4b97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.125 ; gain = 8.012 ; free physical = 10099 ; free virtual = 36868

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 420b4b97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.125 ; gain = 8.012 ; free physical = 10098 ; free virtual = 36867
Phase 1 Placer Initialization | Checksum: 420b4b97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.125 ; gain = 8.012 ; free physical = 10098 ; free virtual = 36867

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1557dde03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9917 ; free virtual = 36686

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1557dde03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9914 ; free virtual = 36683

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5a0dd867

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9892 ; free virtual = 36661

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c76e44b7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9885 ; free virtual = 36654

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e3a2592f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9885 ; free virtual = 36654

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d72eab42

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 9879 ; free virtual = 36648

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f0c91209

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10969 ; free virtual = 37749

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b593e262

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10913 ; free virtual = 37692

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b593e262

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10903 ; free virtual = 37683
Phase 3 Detail Placement | Checksum: b593e262

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10887 ; free virtual = 37666

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 93b84009

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/win_tmp_4_0_load_reg_2446_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 93b84009

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10734 ; free virtual = 37513
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.850. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 107bb813b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10734 ; free virtual = 37513
Phase 4.1 Post Commit Optimization | Checksum: 107bb813b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10734 ; free virtual = 37513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107bb813b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10743 ; free virtual = 37523

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 107bb813b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10743 ; free virtual = 37523

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19d6c8926

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10743 ; free virtual = 37523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d6c8926

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10743 ; free virtual = 37523
Ending Placer Task | Checksum: b7d14ddd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10810 ; free virtual = 37590
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.152 ; gain = 22.039 ; free physical = 10810 ; free virtual = 37590
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2216.152 ; gain = 0.000 ; free physical = 10803 ; free virtual = 37589
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2216.156 ; gain = 0.000 ; free physical = 10787 ; free virtual = 37568
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2216.156 ; gain = 0.000 ; free physical = 10804 ; free virtual = 37585
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2216.156 ; gain = 0.000 ; free physical = 10760 ; free virtual = 37541
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2216.156 ; gain = 0.000 ; free physical = 10771 ; free virtual = 37559
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 117bd49d ConstDB: 0 ShapeSum: a6557940 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e3f6fdc2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2396.223 ; gain = 180.066 ; free physical = 9584 ; free virtual = 36753

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3f6fdc2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2396.227 ; gain = 180.070 ; free physical = 9586 ; free virtual = 36755

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e3f6fdc2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.223 ; gain = 224.066 ; free physical = 9536 ; free virtual = 36705

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e3f6fdc2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.223 ; gain = 224.066 ; free physical = 9534 ; free virtual = 36703
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 142727307

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9505 ; free virtual = 36674
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.705  | TNS=0.000  | WHS=-0.186 | THS=-79.077|

Phase 2 Router Initialization | Checksum: 17ece3e6d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9499 ; free virtual = 36668

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15cc5760d

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9468 ; free virtual = 36637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 646
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.679  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21a82c648

Time (s): cpu = 00:02:13 ; elapsed = 00:01:06 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9302 ; free virtual = 36471
Phase 4 Rip-up And Reroute | Checksum: 21a82c648

Time (s): cpu = 00:02:13 ; elapsed = 00:01:06 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9301 ; free virtual = 36471

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 198057040

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9299 ; free virtual = 36468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 198057040

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9299 ; free virtual = 36468

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 198057040

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9299 ; free virtual = 36468
Phase 5 Delay and Skew Optimization | Checksum: 198057040

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9298 ; free virtual = 36467

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 259a37b3d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9295 ; free virtual = 36464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b38a3d2b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9295 ; free virtual = 36464
Phase 6 Post Hold Fix | Checksum: 1b38a3d2b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9295 ; free virtual = 36464

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.275684 %
  Global Horizontal Routing Utilization  = 0.336744 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2600a5c41

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9294 ; free virtual = 36463

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2600a5c41

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9290 ; free virtual = 36459

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22f93a641

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9279 ; free virtual = 36448

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22f93a641

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9281 ; free virtual = 36450
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9347 ; free virtual = 36517

Routing Is Done.
68 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:08 . Memory (MB): peak = 2468.918 ; gain = 252.762 ; free physical = 9347 ; free virtual = 36517
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2468.918 ; gain = 0.000 ; free physical = 9334 ; free virtual = 36511
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:01:41 2018...
[Sun Apr 15 00:01:42 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:01:57 . Memory (MB): peak = 2048.957 ; gain = 7.996 ; free physical = 10473 ; free virtual = 37648
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'process_r' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-25114-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-25114-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2154.723 ; gain = 5.000 ; free physical = 10219 ; free virtual = 37403
Restored from archive | CPU: 0.210000 secs | Memory: 6.010880 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2154.723 ; gain = 5.000 ; free physical = 10219 ; free virtual = 37403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2275.742 ; gain = 1.000 ; free physical = 10089 ; free virtual = 37264


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 00:01:44 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          963
LUT:           2444
FF:            3562
DSP:             12
BRAM:             8
SRL:             17
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    5.971
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:01:44 2018...
INFO: [HLS 200-112] Total elapsed time: 261.89 seconds; peak allocated memory: 793.166 MB.
