trigger_aux_channel_interrupt	,	F_76
WM0_PIPEB_ILK	,	V_314
status_reg	,	V_116
_DPC_AUX_CH_CTL	,	V_144
intel_gvt_device_info	,	V_558
dp_aux_ch_ctl_mmio_write	,	F_80
transconf_mmio_write	,	F_40
VBLANK	,	F_167
intel_vgpu	,	V_7
DPCD_LINK_TRAINING_DISABLED	,	V_170
check_fdi_rx_train_status	,	F_54
DP_AUX_CH_CTL_INTERRUPT	,	V_156
intel_gvt_i2c_handle_aux_ch_write	,	F_85
_PCH_TRANS_VTOTAL_B	,	V_344
PIPEDSL	,	F_135
_PCH_TRANS_VTOTAL_A	,	V_337
mmio_attribute	,	V_29
ILK_FBC_RT_BASE	,	V_402
PP_SEQUENCE_POWER_DOWN	,	V_69
mmio_info_table	,	V_31
"invalid pvinfo read: [%x:%x] = %x\n"	,	L_18
FDI_RX_CTL	,	F_57
SBI_STAT_MASK	,	V_207
BCS	,	V_60
size	,	V_13
"vgpu%d: SBI caching meets maximum limits\n"	,	L_17
GEN8_DE_MISC_IIR	,	V_515
RESET_CTL_READY_TO_RESET	,	V_271
_REG_HSW_DP_AUX_CH_CTL	,	F_84
SBI_STAT_SHIFT	,	V_208
kobject	,	V_229
RENDER_HWS_PGA_GEN7	,	V_282
HSW_GTT_CACHE_EN	,	V_533
PIPESRC	,	F_171
offset_to_fence_num	,	F_24
e	,	V_555
PF_WIN_POS	,	F_182
i	,	V_21
FORCEWAKE_ACK_RENDER_GEN9_REG	,	V_45
irq	,	V_131
data0	,	V_260
vga_disable	,	V_192
intel_gvt_i2c_handle_gmbus_read	,	F_36
p	,	V_18
r	,	V_188
HSW_TVIDEO_DIP_CTL	,	F_211
intel_vgpu_default_mmio_read	,	V_26
t	,	V_159
v	,	V_258
GEN6_RP_DOWN_EI	,	V_451
PIPE_CSC_COEFF_RY_GY	,	F_190
HTOTAL	,	F_163
SBI_OPCODE_SHIFT	,	V_202
"vgpu%d: request VECS Reset\n"	,	L_9
KOBJ_ADD	,	V_237
"VM(%d): iGVT-g doesn't supporte GuC\n"	,	L_24
reg	,	V_32
WM0_PIPEA_ILK	,	V_313
mmio_size	,	V_560
CPU_VGACNTRL	,	V_474
"VMID=%d"	,	L_21
kobj	,	V_230
ret	,	V_40
_TRANS_DDI_FUNC_CTL_C	,	V_418
FORCEWAKE_ACK_HSW	,	V_431
HSW_PWR_WELL_DRIVER	,	V_465
HSW_PWR_WELL_KVMR	,	V_466
PIPE_FRMCOUNT_G4X	,	F_140
FORCEWAKE_MEDIA_GEN9_REG	,	V_48
DPCD_LANE2_3_STATUS	,	V_164
fpga_dbg_mmio_write	,	F_103
_PCH_TRANS_VSYNC_B	,	V_346
port	,	V_181
fdi_tx_ctl	,	V_94
_PCH_TRANS_VSYNC_A	,	V_339
PF_CTL	,	F_180
VGT_PVINFO_SIZE	,	V_473
GEN8_DE_MISC_IER	,	V_514
fdi_rx_iir_mmio_write	,	F_51
_TRANS_DDI_FUNC_CTL_A	,	V_416
_TRANS_DDI_FUNC_CTL_B	,	V_417
GEN6_RC_SLEEP	,	V_458
PLANE_BUF_CFG	,	F_231
PIPE_CSC_COEFF_BY	,	F_191
GEN6_RP_DOWN_TIMEOUT	,	V_438
PIPE_CSC_COEFF_BU	,	F_193
PIPE_CSC_COEFF_BV	,	F_195
HSW_PWR_WELL_BIOS	,	V_464
engine	,	V_36
WM0_PIPEC_IVB	,	V_315
end	,	V_20
"VM(%d): Use physical address for TRTT!\n"	,	L_25
GEN8_DE_PIPE_IER	,	F_220
FPGA_DBG_RM_NOCLAIM	,	V_254
TILECTL	,	V_476
GEN6_RPSTAT1	,	V_440
WM2_LP_ILK	,	V_317
env	,	V_234
D_ALL	,	V_273
F_ACCESSED	,	V_562
VGT_G2V_PPGTT_L4_PAGE_TABLE_CREATE	,	V_224
send_display_ready_uevent	,	F_97
g2v_notify	,	V_239
intel_vgpu_display	,	V_173
PP_ON	,	V_67
device_info	,	V_559
F_RO	,	V_523
SPRSURF	,	F_158
TRANSCODER_C	,	V_311
TRANSCODER_B	,	V_310
pdp	,	V_240
ring_timestamp_mmio_read	,	F_116
intel_vgpu_reg_iir_handler	,	V_279
TRANSCODER_A	,	V_309
surflive_reg	,	V_123
hash_for_each_possible	,	F_242
GEN6_RP_INTERRUPT_LIMITS	,	V_439
DISP_ARB_CTL	,	V_384
_PLANE_KEYVAL_1	,	F_240
number	,	V_197
PIPE_CSC_PREOFF_LO	,	F_199
RING_REG	,	F_132
CACHE_MODE_1	,	V_301
init_broadwell_mmio_info	,	F_214
tmp	,	V_557
vgpu_fence_sz	,	F_22
"fail submit workload on ring %d\n"	,	L_27
_PCH_FPB0	,	V_369
write	,	F_10
AUX_NATIVE_REPLY_NAK	,	V_186
CURBASE	,	F_143
_PCH_FPB1	,	V_370
CUR_WM_TRANS	,	F_236
vzalloc	,	F_248
hash_add	,	F_17
i915_reg_t	,	T_3
RING_TAIL	,	V_288
GEN6_RC_EVALUATION_INTERVAL	,	V_456
RING_TIMESTAMP	,	V_296
PIPE_CSC_POSTOFF_ME	,	F_201
_vgtif_reg	,	F_93
cmd	,	V_259
intel_gvt_mmio_info	,	V_16
_PCH_FPA1	,	V_368
_PCH_FPA0	,	V_367
FDI_TX_ENABLE	,	V_109
hlist_node	,	V_556
PIPE_CSC_POSTOFF_LO	,	F_202
_PCH_TRANS_HSYNC_A	,	V_336
_PCH_TRANS_HSYNC_B	,	V_343
GEN8_DE_MISC_ISR	,	V_516
HS_INVOCATION_COUNT	,	V_497
tx_ctl	,	V_86
GAMMA_MODE	,	F_209
"disabling"	,	L_30
fdi_auto_training_started	,	F_52
HSW_PWR_WELL_STATE_ENABLED	,	V_253
gvt	,	V_2
CCID	,	V_286
err	,	V_561
"Disable"	,	L_15
"VM(%d): guest is trying to scaling a plane\n"	,	L_23
elsp_dwords	,	V_266
FORCEWAKE_ACK_BLITTER_GEN9_REG	,	V_47
execlist	,	V_264
FDI_LINK_TRAIN_PATTERN_1	,	V_103
FDI_LINK_TRAIN_PATTERN_2	,	V_107
PIPESTAT	,	F_138
dp_tp_ctl_mmio_write	,	F_64
ring_mode_mmio_write	,	F_120
DP_TP_CTL_FDI_AUTOTRAIN	,	V_90
intel_vgpu_reg_master_irq_handler	,	V_522
PIPE_CSC_MODE	,	F_196
PRIMARY_C_FLIP_DONE	,	V_130
mode	,	V_255
ILK_DSPCLK_GATE_D	,	V_388
SBI_OPCODE_MASK	,	V_201
SBI_ADDR_OFFSET_SHIFT	,	V_206
pipe	,	V_91
GEN6_GDRST	,	V_471
_WRPLL_CTL1	,	V_405
IPS_CTL	,	V_403
PCH_GMBUS5	,	V_491
new	,	V_42
INVALID_INDEX	,	V_113
_WRPLL_CTL2	,	V_406
PCH_GMBUS4	,	V_490
read	,	F_9
PCH_GMBUS0	,	V_326
PIPECONF	,	F_137
SPRSURF_TO_PIPE	,	F_74
BCS_SWCTRL	,	V_496
_PCH_TRANS_VSYNCSHIFT_A	,	V_340
gmbus_mmio_write	,	F_37
_PCH_TRANS_VSYNCSHIFT_B	,	V_347
addr_mask	,	V_14
fdi_rx_train_bits	,	V_98
GEN8_DE_MISC_IMR	,	V_513
IA_PRIMITIVES_COUNT	,	V_500
PRIMARY_B_FLIP_DONE	,	V_128
_FDI_RXA_TUSIZE1	,	V_358
_FDI_RXA_TUSIZE2	,	V_359
_PCH_DPD_AUX_CH_CTL	,	V_146
COMMON_SLICE_CHICKEN2	,	V_305
TRANS_STATE_ENABLE	,	V_72
ack_reg_offset	,	V_43
dp_tp_status_mmio_write	,	F_66
vga_control_mmio_write	,	F_86
intel_gvt_mmio_is_unalign	,	F_251
PIPE_CSC_POSTOFF_HI	,	F_200
gvt_dbg_core	,	F_87
ECOSKPD	,	V_484
set_bit	,	F_72
PIPE_CSC_PREOFF_ME	,	F_198
PIXCLK_GATE	,	V_413
intel_gvt_setup_mmio_info	,	F_247
IS_BROADWELL	,	F_2
RING_IMR	,	V_272
_PS_1C_CTRL	,	V_250
mmio_base	,	V_37
fdi_rx_ctl	,	V_95
GEN8_L3_LRA_1_GPGPU	,	V_541
intel_gvt_match_device	,	F_4
GEN6_RC6_WAKE_RATE_LIMIT	,	V_454
dma_ctrl_write	,	F_104
PREC_PAL_INDEX	,	F_203
GEN7_COMMON_SLICE_CHICKEN1	,	V_304
DIGITAL_PORT_HOTPLUG_CNTRL	,	V_383
write_virtual_sbi_register	,	F_89
len	,	V_150
DSPCNTR	,	F_144
HSW_PWR_WELL_CTL5	,	V_468
HSW_PWR_WELL_CTL6	,	V_469
SPRSCALE	,	F_161
CL_PRIMITIVES_COUNT	,	V_505
GEN7_ROW_CHICKEN2	,	V_538
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_550
"invalid pvinfo write offset %x bytes %x data %x\n"	,	L_22
sbi_data_mmio_read	,	F_90
intel_vgpu_execlist	,	V_263
PCH_LVDS	,	V_364
DISP_ARB_CTL2	,	V_385
GFP_KERNEL	,	V_23
_PCH_TRANS_HTOTAL_A	,	V_334
_PCH_TRANS_HTOTAL_B	,	V_341
RESET_CTL_REQUEST_RESET	,	V_270
ctrl	,	V_177
TRANS_DP_CTL	,	F_186
MMIO_RING_GM	,	F_133
WM1S_LP_ILK	,	V_319
"vgpu%d: request full GPU reset\n"	,	L_5
SPRPOS	,	F_154
PIPE_LINK_M2	,	F_178
PIPE_LINK_M1	,	F_176
fence_mmio_read	,	F_23
flip_event	,	V_124
SDEISR	,	V_280
PLANE_WM_TRANS	,	F_235
MCHBAR_MIRROR_BASE_SNB	,	V_475
DSPADDR	,	F_145
avail_rs	,	V_218
GEN7_GT_MODE	,	V_299
ALL_ENGINES	,	V_54
dp_aux_ch_ctl_link_training	,	F_79
SPRCTL	,	F_151
RING_MI_MODE	,	V_294
GEN6_RC_CONTROL	,	V_434
F_MODE_MASK	,	V_293
DSPSURF	,	F_149
FDI_RX_IMR	,	F_55
PIPE_LINK_N2	,	F_179
GEN6_RP_CUR_DOWN	,	V_448
gdrst_mmio_write	,	F_31
FDI_TX_CTL	,	F_56
GEN6_MBCUNIT_SNPCR	,	V_524
CUR_WM	,	F_234
GEN6_GT_THREAD_STATUS_REG	,	V_427
PIPE_LINK_N1	,	F_177
PS_INVOCATION_COUNT	,	V_506
FORCEWAKE_BLITTER_GEN9	,	V_546
PLANE_NV12_BUF_CFG	,	F_237
PIPE_MULT	,	F_210
intel_gvt_reset_vgpu_locked	,	F_34
p_data	,	V_10
_PCH_TRANSA_LINK_M1	,	V_352
_PCH_TRANSA_LINK_M2	,	V_354
registers	,	V_198
GEN8_ROW_CHICKEN	,	V_537
SDEIMR	,	V_275
GEN6_PMINTRMSK	,	V_463
GEN6_GRDOM_FULL	,	V_53
TRANSCODER_EDP	,	V_312
PIPE_CSC_COEFF_RV_GV	,	F_194
dp_aux_ch_ctl_trans_done	,	F_78
PIPE_CSC_PREOFF_HI	,	F_197
GEN8_GRDOM_MEDIA2	,	V_63
PORTB_HOTPLUG_STATUS_MASK	,	V_378
write_vreg	,	F_7
WARN	,	F_107
_PCH_TRANSA_LINK_N1	,	V_353
_PCH_TRANSA_LINK_N2	,	V_355
ADPA_CRT_HOTPLUG_MONITOR_MASK	,	V_331
next	,	V_110
_DDI_BUF_TRANS_A	,	V_414
MMIO_F	,	F_134
fence_num	,	V_38
_PCH_TRANSA_DATA_M2	,	V_350
_PCH_TRANSA_DATA_M1	,	V_348
intel_vgpu_dpcd_data	,	V_157
MMIO_D	,	F_129
FDI_RX_IMR_TO_PIPE	,	F_62
kzalloc	,	F_13
GEN8_PRIVATE_PAT_LO	,	V_526
DDI_BUF_IS_IDLE	,	V_80
BLC_PWM_PCH_CTL2	,	V_325
HSW_AUD_CFG	,	F_212
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_121
"vgpu%d: request VCS2 Reset\n"	,	L_10
BLC_PWM_PCH_CTL1	,	V_324
start	,	V_19
_PCH_TRANSA_DATA_N1	,	V_349
_PCH_TRANSA_DATA_N2	,	V_351
gvt_dbg_mmio	,	F_32
SOUTH_CHICKEN2	,	V_390
SOUTH_CHICKEN1	,	V_389
FDI_RX_IIR	,	F_63
mmio	,	V_28
GEN6_RP_CONTROL	,	V_441
F_CMD_ACCESS	,	V_297
"EXECLIST %s on ring %d\n"	,	L_28
intel_vgpu_reg_imr_handler	,	V_274
intel_vgpu_submit_execlist	,	F_119
IA_VERTICES_COUNT	,	V_499
FORCEWAKE_ACK_MEDIA_GEN9	,	V_549
GEN8_UCGCTL6	,	V_539
HSYNC	,	F_165
GEN8_PCU_IIR	,	V_519
VSYNC	,	F_168
"GVT_DISPLAY_READY=%d\n"	,	L_20
skl_misc_ctl_write	,	F_114
SDEIIR	,	V_278
WM3S_LP_IVB	,	V_321
fdi_rx_check_bits	,	V_96
intel_engine_cs	,	V_35
intel_gvt_event_type	,	V_136
FORCEWAKE_ACK_HSW_REG	,	V_50
fdi_rx_iir	,	V_114
_PIPE_EDP	,	V_308
GEN6_PCODE_MAILBOX	,	V_479
CURPOS	,	F_142
primary	,	V_232
PCH_PORT_HOTPLUG	,	V_376
RING_INSTPM	,	V_295
RING_HEAD	,	V_289
FORCEWAKE_MT	,	V_430
VCS	,	V_58
flags	,	V_12
I965_PIPECONF_ACTIVE	,	V_78
HBLANK	,	F_164
GEN6_RPNSWREQ	,	V_436
GEN8_PRIVATE_PAT_HI	,	V_527
PORT_CLK_SEL	,	F_207
DP_AUX_CH_CTL_TIME_OUT_ERROR	,	V_155
intel_vgpu_default_mmio_write	,	V_27
display	,	V_174
_DPA_AUX_CH_CTL	,	V_138
_FDI_RXA_CTL	,	V_85
GEN8_PCU_IER	,	V_518
RING_HWSTAM	,	V_281
VECS	,	V_62
RING_HWS_PGA	,	V_529
SPROFFSET	,	F_160
_PS_1B_CTRL	,	V_248
num	,	V_195
data_valid	,	V_151
DS_INVOCATION_COUNT	,	V_498
TVIDEO_DIP_GCP	,	F_189
notification	,	V_221
PCH_PP_STATUS	,	V_66
ILK_DPFC_CONTROL	,	V_397
display_ready	,	V_238
VGT_G2V_PPGTT_L3_PAGE_TABLE_CREATE	,	V_222
RING_CTL	,	V_290
_DPD_AUX_CH_CTL	,	V_147
SDEIER	,	V_276
TVIDEO_DIP_DATA	,	F_188
SBI_DATA	,	V_214
engine_mask	,	V_51
init_skl_mmio_info	,	F_227
handle_g2v_notification	,	F_94
I915_NUM_ENGINES	,	V_265
fdi_rx_imr	,	V_93
WM3_LP_ILK	,	V_318
WM_MISC	,	V_531
GEN8_L3SQCREG4	,	V_540
SBI_ADDR_OFFSET_MASK	,	V_205
DDI_BUF_CTL_ENABLE	,	V_79
DP_TP_STATUS_AUTOTRAIN_DONE	,	V_82
GEN6_RP_PREV_UP	,	V_446
dpy_reg_mmio_read_2	,	F_43
dpy_reg_mmio_read_3	,	F_44
IS_ALIGNED	,	F_12
"vgpu%d: total fence num %d access fence num %d\n"	,	L_3
addr	,	V_176
_PS_2B_CTRL	,	V_249
GEN6_RC_VIDEO_FREQ	,	V_437
display_ready_str	,	V_236
OACONTROL	,	V_494
_TRANSC_MSA_MISC	,	V_422
_REG_VCS2_EXCC	,	V_554
WARN_ON	,	F_11
port_index	,	V_179
MMIO_RING_D	,	F_130
HSW_IDICR	,	V_482
SFUSE_STRAP	,	V_412
intel_vgpu_port	,	V_180
PCH_DREF_CONTROL	,	V_371
GEN6_GRDOM_VECS	,	V_61
MMIO_RING_F	,	F_224
sbi	,	V_196
intel_gvt_check_vblank_emulation	,	F_46
_TRANSB_CHICKEN1	,	V_392
_TRANSB_CHICKEN2	,	V_395
intel_vgpu_start_schedule	,	F_123
_PCH_TRANS_VBLANK_A	,	V_338
_PCH_TRANS_VBLANK_B	,	V_345
DPCD_LANE0_1_STATUS	,	V_162
DP_TP_CTL_TO_PORT	,	F_65
PP_SEQUENCE_STATE_ON_IDLE	,	V_68
GEN6_RC6pp_THRESHOLD	,	V_462
SPRKEYVAL	,	F_156
_PCH_DPC_AUX_CH_CTL	,	V_143
ADPA_CRT_HOTPLUG_FORCE_TRIGGER	,	V_119
DPCD_TRAINING_PATTERN_SET_MASK	,	V_160
START_DMA	,	V_256
DERRMR	,	V_307
GENMASK	,	F_19
SPRSTRIDE	,	F_153
calc_index	,	F_58
intel_gvt_clean_mmio_info	,	F_243
SBI_CMD_CRWR	,	V_213
_REG_SKL_DP_AUX_CH_CTL	,	F_83
GEN7_CXT_SIZE	,	V_287
DMA_CTRL	,	V_553
PANEL_POWER_ON	,	V_65
DPCD_LANE_ALIGN_STATUS_UPDATED	,	V_168
intel_vgpu_g2v_destroy_ppgtt_mm	,	F_96
MMIO_GM	,	F_131
DSPPOS	,	F_147
skl_power_well_ctl_write	,	F_113
FORCEWAKE_ACK_RENDER_GEN9	,	V_545
FDI_RX_CTL_TO_PIPE	,	F_60
trtte	,	V_257
GTFIFOCTL	,	V_429
GEN6_UCGCTL2	,	V_478
vgpu	,	V_8
GEN6_UCGCTL1	,	V_477
RCS	,	V_56
fdi_iir_check_bits	,	V_100
HSW_PWR_WELL_DEBUG	,	V_467
LCPLL_PLL_LOCK	,	V_74
intel_engine_id	,	V_33
train_pattern	,	V_92
_REG_701C0	,	F_238
PCH_ADPA	,	V_330
_REG_701C4	,	F_239
reg_val	,	V_117
MMIO_DH	,	F_136
GVT_AUX_NATIVE_WRITE	,	V_183
AUX_CHANNEL_D	,	V_148
AUX_CHANNEL_C	,	V_145
AUX_CHANNEL_B	,	V_142
AUX_CHANNEL_A	,	V_139
i915_end	,	V_111
_MASKED_BIT_ENABLE	,	F_121
VGT_G2V_PPGTT_L4_PAGE_TABLE_DESTROY	,	V_225
GEN6_RP_CUR_UP_EI	,	V_444
GEN6_RP_UP_EI	,	V_450
FORCEWAKE_BLITTER_GEN9_REG	,	V_46
GFX_RUN_LIST_ENABLE	,	V_268
F_UNALIGN	,	V_328
ILK_DPFC_RECOMP_CTL	,	V_398
PORTC_HOTPLUG_STATUS_MASK	,	V_379
GEN8_PCU_IMR	,	V_517
hash_for_each_safe	,	F_244
"invalid forcewake offset 0x%x\n"	,	L_4
GEN6_RC1_WAKE_RATE_LIMIT	,	V_453
sbi_ctl_mmio_write	,	F_91
_PS_1A_CTRL	,	V_246
execlist_context_descriptor_lo	,	V_243
GEN8_EU_DISABLE1	,	V_535
GEN8_EU_DISABLE0	,	V_534
GEN8_EU_DISABLE2	,	V_536
intel_gvt_find_mmio_info	,	F_14
info	,	V_17
IS_SKYLAKE	,	F_3
SPRKEYMSK	,	F_157
GEN7_ERR_INT	,	V_480
"dup mmio definition offset %x\n"	,	L_1
SPLL_CTL	,	V_404
SOUTH_DSPCLK_GATE_D	,	V_393
SKL_PS_WIN_POS	,	F_228
read_vreg	,	F_5
SPRSIZE	,	F_155
"vgpu%d: request RCS reset\n"	,	L_6
_MASKED_BIT_DISABLE	,	F_122
mappable_gmadr	,	V_219
F_CMD_ACCESSED	,	V_563
GEN6_GRDOM_RENDER	,	V_55
enable_execlist	,	V_267
intel_vgpu_g2v_create_ppgtt_mm	,	F_95
GEN6_RC6p_THRESHOLD	,	V_461
HSW_PWR_WELL_ENABLE_REQUEST	,	V_252
gvt_reg_tlb_control_handler	,	F_124
"enabling"	,	L_29
ECOBUS	,	V_433
PCH_PP_DIVISOR	,	V_363
GAC_ECO_BITS	,	V_486
length	,	V_25
_FDI_RXB_TUSIZE2	,	V_361
_FDI_RXB_TUSIZE1	,	V_360
PORTD_HOTPLUG_STATUS_MASK	,	V_380
GEN6_RC_STATE	,	V_435
PORT_A	,	V_407
ENOMEM	,	V_24
sanitize_fence_mmio_access	,	F_21
hi	,	V_242
SBI_RESPONSE_SHIFT	,	V_211
PORT_E	,	V_81
PORT_D	,	V_410
PORT_C	,	V_409
PORT_B	,	V_408
read_virtual_sbi_register	,	F_88
BLT_HWS_PGA_GEN7	,	V_284
dev_priv	,	V_3
_TRANSA_CHICKEN2	,	V_394
gmbus_mmio_read	,	F_35
_TRANSA_CHICKEN1	,	V_391
pipeconf_mmio_write	,	F_45
"GVT(%d): Unsupported DP port access!\n"	,	L_13
FDI_RX_SYMBOL_LOCK	,	V_108
ring_reset_ctl_write	,	F_125
id	,	V_34
"vgpu%d: request VCS reset\n"	,	L_7
FORCEWAKE_RENDER_GEN9	,	V_543
FDI_MPHY_IOSFSB_RESET_CTL	,	V_120
PCH_PP_OFF_DELAYS	,	V_375
SPRITE_B_FLIP_DONE	,	V_134
RING_START	,	V_292
index	,	V_115
DPCD_SIZE	,	V_185
PF_VSCALE	,	F_183
DP_TP_CTL	,	F_53
fdi_tx_check_bits	,	V_97
GEN6_GRDOM_MEDIA	,	V_57
DSPSTRIDE	,	F_146
DP_AUX_CH_CTL_RECEIVE_ERROR	,	V_154
tlb_handle_pending	,	V_269
PCH_RAWCLK_FREQ	,	V_372
GEN8_MASTER_IRQ	,	V_521
update_fdi_rx_iir_status	,	F_59
_TRANSB_MSA_MISC	,	V_421
vfree	,	F_246
GVT_AUX_NATIVE_READ	,	V_190
RING_ACTHD	,	V_291
GEN8_GT_IIR	,	F_217
pch_adpa_mmio_write	,	F_67
PRIMARY_A_FLIP_DONE	,	V_126
PIPE_B	,	V_127
PIPE_A	,	V_125
HSW_EDRAM_CAP	,	V_481
PIPE_C	,	V_129
VGT_G2V_PPGTT_L3_PAGE_TABLE_DESTROY	,	V_223
off	,	V_39
GEN8_DE_PORT_IIR	,	V_511
LCPLL_PLL_DISABLE	,	V_73
GAB_CTL	,	V_489
"Invalid PV notification %d\n"	,	L_19
SPRITE_C_FLIP_DONE	,	V_135
DPCD_LANES_EQ_DONE	,	V_166
CL_INVOCATION_COUNT	,	V_504
lo	,	V_241
GEN6_GRDOM_BLT	,	V_59
VCS2	,	V_64
south_chicken2_mmio_write	,	F_68
D_SKL	,	V_5
_FDI_RXA_MISC	,	V_356
u32	,	T_1
mul_force_wake_write	,	F_29
FORCEWAKE_ACK	,	V_425
drm	,	V_231
DPCD_SYMBOL_LOCKED	,	V_167
FDI_RX_BIT_LOCK	,	V_104
_TRANS_EDP_MSA_MISC	,	V_423
SKL_PS_CTRL	,	F_230
DP_TP_STATUS	,	F_50
WM1_LP_ILK	,	V_316
GEN6_RP_DOWN_THRESHOLD	,	V_443
DPCD_TRAINING_PATTERN_2	,	V_165
_TRANS_DDI_FUNC_CTL_EDP	,	V_419
DPCD_TRAINING_PATTERN_1	,	V_161
FDI_TX_CTL_TO_PIPE	,	F_61
invalid_read	,	V_215
PLANE_WM	,	F_233
PF_HSCALE	,	F_184
GEN6_MBCTL	,	V_487
HALF_SLICE_CHICKEN3	,	V_306
HALF_SLICE_CHICKEN2	,	V_542
dpcd	,	V_158
GEN8_GT_IER	,	F_216
skl_lcpll_write	,	F_115
GEN8_PCU_ISR	,	V_520
GS_INVOCATION_COUNT	,	V_502
vgt_id	,	V_217
PP_CYCLE_DELAY_ACTIVE	,	V_70
GTFIFODBG	,	V_428
GEN6_RP_UP_THRESHOLD	,	V_442
PREC_PAL_DATA	,	F_204
D_HSW	,	V_432
GEN9_GAMT_ECO_REG_RW_IA	,	V_552
op	,	V_178
pri_surf_mmio_write	,	F_69
fence_mmio_write	,	F_25
GFX_FLSH_CNTL_GEN6	,	V_483
GEN8_DE_PORT_IER	,	V_510
fence_num_to_offset	,	F_28
rx_ctl	,	V_84
bytes	,	V_11
pvinfo_mmio_write	,	F_99
CACHE_MODE_0_GEN7	,	V_300
GEN6_RP_PREV_DOWN	,	V_449
GAM_ECOCHK	,	V_303
VGA_DISP_DISABLE	,	V_193
I915_WRITE	,	F_108
elsp_mmio_write	,	F_118
GEN6_RC6_THRESHOLD	,	V_460
FUSE_STRAP	,	V_382
mailbox_write	,	F_112
intel_gvt_mmio_is_cmd_access	,	F_250
GEN6_RP_CUR_UP	,	V_445
intel_gvt_get_device_type	,	F_1
"Unsupport registers %x\n"	,	L_12
FENCE_REG_GEN6_LO	,	F_213
dpy_reg_mmio_read	,	F_42
MMIO_DFH	,	F_128
CUR_BUF_CFG	,	F_232
GEN8_DE_PORT_ISR	,	V_512
old	,	V_41
vmid_str	,	V_235
for_each_engine	,	F_20
PS_PLANE_SEL_MASK	,	V_251
D_BDW	,	V_4
node	,	V_30
intel_gvt_mmio_set_accessed	,	F_249
VGT_PVINFO_PAGE	,	V_472
uint8_t	,	T_4
ILK_DPFC_CHICKEN	,	V_401
OFFSET_TO_DP_AUX_PORT	,	F_81
device	,	V_6
GEN6_RP_IDLE_HYSTERSIS	,	V_452
VSYNCSHIFT	,	F_170
_DPB_AUX_CH_CTL	,	V_141
SPRKEYMAX	,	F_159
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_106
PORTA_HOTPLUG_STATUS_MASK	,	V_377
gen9_trtte_write	,	F_106
ports	,	V_182
_PCH_TRANSBCONF	,	V_333
FDI_AUTO_TRAINING	,	V_88
D_HSW_PLUS	,	V_493
_PCH_TRANS_HBLANK_A	,	V_335
_PCH_TRANS_HBLANK_B	,	V_342
uint32_t	,	T_2
drm_i915_private	,	V_122
ILK_DISPLAY_CHICKEN1	,	V_386
ILK_DISPLAY_CHICKEN2	,	V_387
vgpu_vreg	,	F_6
_PS_2A_CTRL	,	V_247
SBI_ADDR	,	V_204
buf	,	V_184
render_mmio_to_ring_id	,	F_18
GFX_MODE_BIT_SET_IN_MASK	,	F_105
BLC_PWM_CPU_CTL	,	V_323
PCH_GPIOA	,	V_327
VS_INVOCATION_COUNT	,	V_501
i915_mmio_reg_offset	,	F_48
SBI_RESPONSE_MASK	,	V_210
SBI_READY	,	V_209
DSPSIZE	,	F_148
ring_id	,	V_262
GEN6_GT_CORE_STATUS	,	V_426
pch_pp_control_mmio_write	,	F_39
GAMTARBMODE	,	V_528
dpll_status_read	,	F_111
ILK_DPFC_STATUS	,	V_399
new_mmio_info	,	F_8
init_generic_mmio_info	,	F_126
TVIDEO_DIP_CTL	,	F_187
MMIO_RO	,	F_185
intel_gvt_i2c_handle_gmbus_write	,	F_38
VGT_G2V_EXECLIST_CONTEXT_DESTROY	,	V_227
D_PRE_SKL	,	V_329
SBI_CTL_STAT	,	V_200
GEN8_DE_PIPE_ISR	,	F_222
LGC_PALETTE	,	F_162
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_102
lcpll_ctl_mmio_write	,	F_41
idx	,	V_191
_TRANSA_MSA_MISC	,	V_420
MMIO_RING_DFH	,	F_127
"vgpu%d: found oob fence register access\n"	,	L_2
BSD_HWS_PGA_GEN7	,	V_283
GEN8_GT_IMR	,	F_215
D_SKL_PLUS	,	V_544
"VM(%d) write %x to mailbox, return data0 %x\n"	,	L_26
DSPSURF_TO_PIPE	,	F_70
ILK_DPFC_FENCE_YOFF	,	V_400
GEN8_DE_PORT_IMR	,	V_509
spr_surf_mmio_write	,	F_73
LCPLL_CD_SOURCE_FCLK	,	V_75
intel_gvt_mmio_set_cmd_accessed	,	F_252
ro_mask	,	V_15
DSPSURFLIVE	,	F_71
_MMIO	,	F_109
PIPE_CSC_COEFF_RU_GU	,	F_192
base	,	V_220
HSW_NDE_RSTWRN_OPT	,	V_411
GEN7_UCGCTL4	,	V_488
DPCD_SINK_STATUS	,	V_171
DPCD_INTERLANE_ALIGN_DONE	,	V_169
gvt_err	,	F_15
SPRITE_A_FLIP_DONE	,	V_133
VTOTAL	,	F_166
pvinfo_mmio_read	,	F_92
GEN6_RP_CUR_DOWN_EI	,	V_447
PCH_PP_ON_DELAYS	,	V_374
execlist_context_descriptor_hi	,	V_244
PCH_PP_CONTROL	,	V_362
val	,	V_245
ddi_buf_ctl_mmio_write	,	F_47
_PCH_DPLL_A	,	V_365
dpy_is_valid_port	,	F_82
VEBOX_HWS_PGA_GEN7	,	V_285
PIPE_DATA_M2	,	F_174
DP_AUX_CH_CTL_SEND_BUSY	,	V_153
PIPE_DATA_M1	,	F_172
FORCEWAKE_RENDER_GEN9_REG	,	V_44
_PCH_DPLL_B	,	V_366
D_BDW_PLUS	,	V_495
SBI_REG_MAX	,	V_199
PS_DEPTH_COUNT	,	V_507
SPRLINOFF	,	F_152
PF_WIN_SZ	,	F_181
SBI_RESPONSE_SUCCESS	,	V_212
VGT_G2V_EXECLIST_CONTEXT_CREATE	,	V_226
GEN7_MISCCPCTL	,	V_525
GEN6_PCODE_DATA	,	V_261
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_551
WARN_ONCE	,	F_101
intel_vgpu_write_fence	,	F_26
RSTDBYCTL	,	V_470
DPCD_SINK_IN_SYNC	,	V_172
kfree	,	F_245
PIPE_DATA_N1	,	F_173
BLC_PWM_CPU_CTL2	,	V_322
I915_READ	,	F_117
range	,	V_112
PIPE_DATA_N2	,	F_175
GS_PRIMITIVES_COUNT	,	V_503
sbi_offset	,	V_194
pf_write	,	F_100
intel_gvt_mmio_has_mode_mask	,	F_253
"Enable"	,	L_16
RING_ACTHD_UDW	,	F_223
FORCEWAKE_MEDIA_GEN9	,	V_548
intel_vgpu_trigger_virtual_event	,	F_77
GEN8_DE_PIPE_IIR	,	F_221
DDI_BUF_CTL	,	F_49
event	,	V_137
DPCD_TRAINING_PATTERN_SET	,	V_189
_PLANE_KEYMSK_1	,	F_241
FORCEWAKE_ACK_MEDIA_GEN9_REG	,	V_49
gen9_trtt_chicken_write	,	F_110
_FDI_RXB_MISC	,	V_357
DP_TP_CTL_ENABLE	,	V_89
EINVAL	,	V_22
HSW_AUD_PIN_ELD_CP_VLD	,	V_415
"Invalid train pattern %d\n"	,	L_11
DPCD_LANES_CR_DONE	,	V_163
FORCEWAKE_ACK_BLITTER_GEN9	,	V_547
GEN6_RC1e_THRESHOLD	,	V_459
INIT_HLIST_NODE	,	F_16
msg	,	V_175
magic	,	V_216
FPGA_DBG	,	V_492
data	,	V_52
flip_done_event	,	V_132
LCPLL_CTL	,	V_381
PIPE_WM_LINETIME	,	F_206
RING_TIMESTAMP_UDW	,	V_298
TRANS_CLK_SEL	,	F_208
GEN8_GT_ISR	,	F_218
vgpu_vreg64	,	F_27
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_455
BCLRPAT	,	F_169
"vgpu%d: %s VGA mode\n"	,	L_14
DSPOFFSET	,	F_150
offset	,	V_9
DP_AUX_CH_CTL_DONE	,	V_152
FDI_LINK_TRAIN_PATTERN2	,	V_105
fdi_tx_train_bits	,	V_99
FDI_LINK_TRAIN_PATTERN1	,	V_101
"vgpu%d: request BCS Reset\n"	,	L_8
power_well_ctl_mmio_write	,	F_102
kobject_uevent_env	,	F_98
LCPLL_CD_SOURCE_FCLK_DONE	,	V_76
CURCNTR	,	F_141
PIPE_FLIPCOUNT_G4X	,	F_139
PIPECONF_ENABLE	,	V_77
intel_vgpu_reg_ier_handler	,	V_277
AUX_BURST_SIZE	,	V_187
TRANS_ENABLE	,	V_71
CHICKEN_PIPESL_1	,	F_226
_PCH_TRANSACONF	,	V_332
_PCH_DPB_AUX_CH_CTL	,	V_140
ddi_buf_ctl	,	V_83
GEN6_BLITTER_ECOSKPD	,	V_485
FDI_RX_ENABLE	,	V_87
sticky_mask	,	V_118
PREC_PAL_GC_MAX	,	F_205
FORCEWAKE	,	V_424
ready	,	V_228
GEN8_DE_PIPE_IMR	,	F_219
ILK_DPFC_CB_BASE	,	V_396
HDC_CHICKEN0	,	V_530
SKL_PS_WIN_SZ	,	F_229
SBI_CMD_CRRD	,	V_203
value	,	V_149
BDW_EDP_PSR_BASE	,	V_532
WM2S_LP_IVB	,	V_320
GEN8_BSD2_RING_BASE	,	V_508
intel_gvt	,	V_1
HAS_BSD2	,	F_33
PIPEMISC	,	F_225
PCH_DPLL_SEL	,	V_373
CALC_MODE_MASK_REG	,	F_30
GEN6_RC_IDLE_HYSTERSIS	,	V_457
SPRSURFLIVE	,	F_75
kdev	,	V_233
_3D_CHICKEN3	,	V_302
