{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543509518384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543509518394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 14:38:38 2018 " "Processing started: Thu Nov 29 14:38:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543509518394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509518394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509518394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543509519214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543509519214 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trabalho_pratico2.v(111) " "Verilog HDL information at trabalho_pratico2.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543509537596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "teste.v(532) " "Verilog HDL Module Instantiation warning at teste.v(532): ignored dangling comma in List of Port Connections" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 532 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1543509537596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "teste.v 4 4 " "Using design file teste.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho_pratico2 " "Found entity 1: trabalho_pratico2" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543509537596 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2x1 " "Found entity 2: mux_2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543509537596 ""} { "Info" "ISGN_ENTITY_NAME" "3 display7segmentos " "Found entity 3: display7segmentos" {  } { { "display7segmentos.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/display7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543509537596 ""} { "Info" "ISGN_ENTITY_NAME" "4 teste " "Found entity 4: teste" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543509537596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543509537596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW teste.v(511) " "Verilog HDL Always Construct warning at teste.v(511): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "totalvotos_nulos teste.v(512) " "Verilog HDL Always Construct warning at teste.v(512): variable \"totalvotos_nulos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "totalvotos_matheus teste.v(513) " "Verilog HDL Always Construct warning at teste.v(513): variable \"totalvotos_matheus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "totalvotos_luis teste.v(514) " "Verilog HDL Always Construct warning at teste.v(514): variable \"totalvotos_luis\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 514 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "totalvotos_vinicius teste.v(515) " "Verilog HDL Always Construct warning at teste.v(515): variable \"totalvotos_vinicius\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "totalvotos_random teste.v(516) " "Verilog HDL Always Construct warning at teste.v(516): variable \"totalvotos_random\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 516 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] teste.v(227) " "Output port \"LEDG\[7..4\]\" at teste.v(227) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13..12\] teste.v(228) " "Output port \"LEDR\[13..12\]\" at teste.v(228) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10..7\] teste.v(228) " "Output port \"LEDR\[10..7\]\" at teste.v(228) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] teste.v(228) " "Output port \"LEDR\[5..0\]\" at teste.v(228) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B teste.v(276) " "Output port \"VGA_B\" at teste.v(276) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G teste.v(279) " "Output port \"VGA_G\" at teste.v(279) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R teste.v(281) " "Output port \"VGA_R\" at teste.v(281) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA teste.v(315) " "Output port \"ENET0_TX_DATA\" at teste.v(315) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA teste.v(334) " "Output port \"ENET1_TX_DATA\" at teste.v(334) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR teste.v(346) " "Output port \"OTG_ADDR\" at teste.v(346) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N teste.v(348) " "Output port \"OTG_DACK_N\" at teste.v(348) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR teste.v(362) " "Output port \"DRAM_ADDR\" at teste.v(362) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA teste.v(363) " "Output port \"DRAM_BA\" at teste.v(363) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM teste.v(369) " "Output port \"DRAM_DQM\" at teste.v(369) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR teste.v(374) " "Output port \"SRAM_ADDR\" at teste.v(374) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR teste.v(383) " "Output port \"FL_ADDR\" at teste.v(383) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT teste.v(224) " "Output port \"SMA_CLKOUT\" at teste.v(224) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON teste.v(250) " "Output port \"LCD_BLON\" at teste.v(250) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN teste.v(252) " "Output port \"LCD_EN\" at teste.v(252) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON teste.v(253) " "Output port \"LCD_ON\" at teste.v(253) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS teste.v(254) " "Output port \"LCD_RS\" at teste.v(254) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW teste.v(255) " "Output port \"LCD_RW\" at teste.v(255) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS teste.v(258) " "Output port \"UART_CTS\" at teste.v(258) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD teste.v(261) " "Output port \"UART_TXD\" at teste.v(261) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK teste.v(270) " "Output port \"SD_CLK\" at teste.v(270) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N teste.v(277) " "Output port \"VGA_BLANK_N\" at teste.v(277) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK teste.v(278) " "Output port \"VGA_CLK\" at teste.v(278) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS teste.v(280) " "Output port \"VGA_HS\" at teste.v(280) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N teste.v(282) " "Output port \"VGA_SYNC_N\" at teste.v(282) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS teste.v(283) " "Output port \"VGA_VS\" at teste.v(283) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT teste.v(289) " "Output port \"AUD_DACDAT\" at teste.v(289) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK teste.v(291) " "Output port \"AUD_XCK\" at teste.v(291) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK teste.v(294) " "Output port \"EEP_I2C_SCLK\" at teste.v(294) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK teste.v(298) " "Output port \"I2C_SCLK\" at teste.v(298) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK teste.v(302) " "Output port \"ENET0_GTX_CLK\" at teste.v(302) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC teste.v(305) " "Output port \"ENET0_MDC\" at teste.v(305) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N teste.v(307) " "Output port \"ENET0_RST_N\" at teste.v(307) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN teste.v(316) " "Output port \"ENET0_TX_EN\" at teste.v(316) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER teste.v(317) " "Output port \"ENET0_TX_ER\" at teste.v(317) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK teste.v(321) " "Output port \"ENET1_GTX_CLK\" at teste.v(321) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC teste.v(324) " "Output port \"ENET1_MDC\" at teste.v(324) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N teste.v(326) " "Output port \"ENET1_RST_N\" at teste.v(326) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN teste.v(335) " "Output port \"ENET1_TX_EN\" at teste.v(335) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER teste.v(336) " "Output port \"ENET1_TX_ER\" at teste.v(336) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N teste.v(342) " "Output port \"TD_RESET_N\" at teste.v(342) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N teste.v(347) " "Output port \"OTG_CS_N\" at teste.v(347) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N teste.v(354) " "Output port \"OTG_RD_N\" at teste.v(354) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N teste.v(355) " "Output port \"OTG_RST_N\" at teste.v(355) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N teste.v(356) " "Output port \"OTG_WE_N\" at teste.v(356) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N teste.v(364) " "Output port \"DRAM_CAS_N\" at teste.v(364) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE teste.v(365) " "Output port \"DRAM_CKE\" at teste.v(365) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK teste.v(366) " "Output port \"DRAM_CLK\" at teste.v(366) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N teste.v(367) " "Output port \"DRAM_CS_N\" at teste.v(367) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N teste.v(370) " "Output port \"DRAM_RAS_N\" at teste.v(370) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N teste.v(371) " "Output port \"DRAM_WE_N\" at teste.v(371) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N teste.v(375) " "Output port \"SRAM_CE_N\" at teste.v(375) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N teste.v(377) " "Output port \"SRAM_LB_N\" at teste.v(377) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N teste.v(378) " "Output port \"SRAM_OE_N\" at teste.v(378) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N teste.v(379) " "Output port \"SRAM_UB_N\" at teste.v(379) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N teste.v(380) " "Output port \"SRAM_WE_N\" at teste.v(380) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N teste.v(384) " "Output port \"FL_CE_N\" at teste.v(384) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N teste.v(386) " "Output port \"FL_OE_N\" at teste.v(386) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N teste.v(387) " "Output port \"FL_RST_N\" at teste.v(387) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N teste.v(389) " "Output port \"FL_WE_N\" at teste.v(389) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N teste.v(390) " "Output port \"FL_WP_N\" at teste.v(390) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hCLKOUT_N1 teste.v(401) " "Output port \"hCLKOUT_N1\" at teste.v(401) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hCLKOUT_N2 teste.v(402) " "Output port \"hCLKOUT_N2\" at teste.v(402) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hCLKOUT_P1 teste.v(403) " "Output port \"hCLKOUT_P1\" at teste.v(403) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hCLKOUT_P2 teste.v(404) " "Output port \"hCLKOUT_P2\" at teste.v(404) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hCLKOUT0 teste.v(405) " "Output port \"hCLKOUT0\" at teste.v(405) has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543509537612 "|teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7segmentos display7segmentos:F1_display7segmentos " "Elaborating entity \"display7segmentos\" for hierarchy \"display7segmentos:F1_display7segmentos\"" {  } { { "teste.v" "F1_display7segmentos" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543509537659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:F_mux_2x1 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:F_mux_2x1\"" {  } { { "teste.v" "F_mux_2x1" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543509537690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trabalho_pratico2 trabalho_pratico2:F_trabalho_pratico2 " "Elaborating entity \"trabalho_pratico2\" for hierarchy \"trabalho_pratico2:F_trabalho_pratico2\"" {  } { { "teste.v" "F_trabalho_pratico2" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trabalho_pratico2.v(67) " "Verilog HDL assignment warning at trabalho_pratico2.v(67): truncated value with size 32 to match size of target (8)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trabalho_pratico2.v(70) " "Verilog HDL assignment warning at trabalho_pratico2.v(70): truncated value with size 32 to match size of target (8)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trabalho_pratico2.v(73) " "Verilog HDL assignment warning at trabalho_pratico2.v(73): truncated value with size 32 to match size of target (8)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trabalho_pratico2.v(76) " "Verilog HDL assignment warning at trabalho_pratico2.v(76): truncated value with size 32 to match size of target (8)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trabalho_pratico2.v(81) " "Verilog HDL assignment warning at trabalho_pratico2.v(81): truncated value with size 32 to match size of target (8)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state trabalho_pratico2.v(123) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(123): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(125) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(125): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(128) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(128): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(137) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(137): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(145) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(145): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(148) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(148): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(156) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(156): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(167) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(167): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(193) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(193): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(201) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(201): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(204) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(204): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(212) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(212): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit trabalho_pratico2.v(222) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(222): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "trabalho_pratico2.v(123) " "Verilog HDL Case Statement warning at trabalho_pratico2.v(123): incomplete case statement has no default case item" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state trabalho_pratico2.v(111) " "Verilog HDL Always Construct warning at trabalho_pratico2.v(111): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543509537721 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] trabalho_pratico2.v(122) " "Inferred latch for \"next_state\[0\]\" at trabalho_pratico2.v(122)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509537737 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] trabalho_pratico2.v(122) " "Inferred latch for \"next_state\[1\]\" at trabalho_pratico2.v(122)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509537737 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] trabalho_pratico2.v(122) " "Inferred latch for \"next_state\[2\]\" at trabalho_pratico2.v(122)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509537737 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] trabalho_pratico2.v(122) " "Inferred latch for \"next_state\[3\]\" at trabalho_pratico2.v(122)" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509537737 "|teste|trabalho_pratico2:F_trabalho_pratico2"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 264 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 265 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 267 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 287 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 288 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 290 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 295 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "bidirectional pin \"OTG_FSPEED\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "bidirectional pin \"OTG_LSPEED\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 368 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[0\] " "bidirectional pin \"GPIOGPIO\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[1\] " "bidirectional pin \"GPIOGPIO\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[2\] " "bidirectional pin \"GPIOGPIO\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[3\] " "bidirectional pin \"GPIOGPIO\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[4\] " "bidirectional pin \"GPIOGPIO\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[5\] " "bidirectional pin \"GPIOGPIO\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[6\] " "bidirectional pin \"GPIOGPIO\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[7\] " "bidirectional pin \"GPIOGPIO\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[8\] " "bidirectional pin \"GPIOGPIO\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[9\] " "bidirectional pin \"GPIOGPIO\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[10\] " "bidirectional pin \"GPIOGPIO\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[11\] " "bidirectional pin \"GPIOGPIO\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[12\] " "bidirectional pin \"GPIOGPIO\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[13\] " "bidirectional pin \"GPIOGPIO\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[14\] " "bidirectional pin \"GPIOGPIO\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[15\] " "bidirectional pin \"GPIOGPIO\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[16\] " "bidirectional pin \"GPIOGPIO\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[17\] " "bidirectional pin \"GPIOGPIO\[17\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[18\] " "bidirectional pin \"GPIOGPIO\[18\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[19\] " "bidirectional pin \"GPIOGPIO\[19\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[20\] " "bidirectional pin \"GPIOGPIO\[20\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[21\] " "bidirectional pin \"GPIOGPIO\[21\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[22\] " "bidirectional pin \"GPIOGPIO\[22\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[23\] " "bidirectional pin \"GPIOGPIO\[23\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[24\] " "bidirectional pin \"GPIOGPIO\[24\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[25\] " "bidirectional pin \"GPIOGPIO\[25\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[26\] " "bidirectional pin \"GPIOGPIO\[26\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[27\] " "bidirectional pin \"GPIOGPIO\[27\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[28\] " "bidirectional pin \"GPIOGPIO\[28\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[29\] " "bidirectional pin \"GPIOGPIO\[29\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[30\] " "bidirectional pin \"GPIOGPIO\[30\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[31\] " "bidirectional pin \"GPIOGPIO\[31\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[32\] " "bidirectional pin \"GPIOGPIO\[32\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[33\] " "bidirectional pin \"GPIOGPIO\[33\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[34\] " "bidirectional pin \"GPIOGPIO\[34\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[35\] " "bidirectional pin \"GPIOGPIO\[35\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hD\[0\] " "bidirectional pin \"hD\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hD\[1\] " "bidirectional pin \"hD\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hD\[2\] " "bidirectional pin \"hD\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hD\[3\] " "bidirectional pin \"hD\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[0\] " "bidirectional pin \"hRX_D_N\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[1\] " "bidirectional pin \"hRX_D_N\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[2\] " "bidirectional pin \"hRX_D_N\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[3\] " "bidirectional pin \"hRX_D_N\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[4\] " "bidirectional pin \"hRX_D_N\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[5\] " "bidirectional pin \"hRX_D_N\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[6\] " "bidirectional pin \"hRX_D_N\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[7\] " "bidirectional pin \"hRX_D_N\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[8\] " "bidirectional pin \"hRX_D_N\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[9\] " "bidirectional pin \"hRX_D_N\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[10\] " "bidirectional pin \"hRX_D_N\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[11\] " "bidirectional pin \"hRX_D_N\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[12\] " "bidirectional pin \"hRX_D_N\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[13\] " "bidirectional pin \"hRX_D_N\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[14\] " "bidirectional pin \"hRX_D_N\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[15\] " "bidirectional pin \"hRX_D_N\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_N\[16\] " "bidirectional pin \"hRX_D_N\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 407 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[0\] " "bidirectional pin \"hRX_D_P\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[1\] " "bidirectional pin \"hRX_D_P\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[2\] " "bidirectional pin \"hRX_D_P\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[3\] " "bidirectional pin \"hRX_D_P\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[4\] " "bidirectional pin \"hRX_D_P\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[5\] " "bidirectional pin \"hRX_D_P\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[6\] " "bidirectional pin \"hRX_D_P\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[7\] " "bidirectional pin \"hRX_D_P\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[8\] " "bidirectional pin \"hRX_D_P\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[9\] " "bidirectional pin \"hRX_D_P\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[10\] " "bidirectional pin \"hRX_D_P\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[11\] " "bidirectional pin \"hRX_D_P\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[12\] " "bidirectional pin \"hRX_D_P\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[13\] " "bidirectional pin \"hRX_D_P\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[14\] " "bidirectional pin \"hRX_D_P\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[15\] " "bidirectional pin \"hRX_D_P\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hRX_D_P\[16\] " "bidirectional pin \"hRX_D_P\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[0\] " "bidirectional pin \"hTX_D_N\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[1\] " "bidirectional pin \"hTX_D_N\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[2\] " "bidirectional pin \"hTX_D_N\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[3\] " "bidirectional pin \"hTX_D_N\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[4\] " "bidirectional pin \"hTX_D_N\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[5\] " "bidirectional pin \"hTX_D_N\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[6\] " "bidirectional pin \"hTX_D_N\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[7\] " "bidirectional pin \"hTX_D_N\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[8\] " "bidirectional pin \"hTX_D_N\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[9\] " "bidirectional pin \"hTX_D_N\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[10\] " "bidirectional pin \"hTX_D_N\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[11\] " "bidirectional pin \"hTX_D_N\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[12\] " "bidirectional pin \"hTX_D_N\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[13\] " "bidirectional pin \"hTX_D_N\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[14\] " "bidirectional pin \"hTX_D_N\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[15\] " "bidirectional pin \"hTX_D_N\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_N\[16\] " "bidirectional pin \"hTX_D_N\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 409 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[0\] " "bidirectional pin \"hTX_D_P\[0\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[1\] " "bidirectional pin \"hTX_D_P\[1\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[2\] " "bidirectional pin \"hTX_D_P\[2\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[3\] " "bidirectional pin \"hTX_D_P\[3\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[4\] " "bidirectional pin \"hTX_D_P\[4\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[5\] " "bidirectional pin \"hTX_D_P\[5\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[6\] " "bidirectional pin \"hTX_D_P\[6\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[7\] " "bidirectional pin \"hTX_D_P\[7\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[8\] " "bidirectional pin \"hTX_D_P\[8\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[9\] " "bidirectional pin \"hTX_D_P\[9\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[10\] " "bidirectional pin \"hTX_D_P\[10\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[11\] " "bidirectional pin \"hTX_D_P\[11\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[12\] " "bidirectional pin \"hTX_D_P\[12\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[13\] " "bidirectional pin \"hTX_D_P\[13\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[14\] " "bidirectional pin \"hTX_D_P\[14\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[15\] " "bidirectional pin \"hTX_D_P\[15\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hTX_D_P\[16\] " "bidirectional pin \"hTX_D_P\[16\]\" has no driver" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543509538955 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1543509538955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trabalho_pratico2:F_trabalho_pratico2\|next_state\[0\] " "Latch trabalho_pratico2:F_trabalho_pratico2\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trabalho_pratico2:F_trabalho_pratico2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2\|state\[2\]" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543509538955 ""}  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543509538955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trabalho_pratico2:F_trabalho_pratico2\|next_state\[1\] " "Latch trabalho_pratico2:F_trabalho_pratico2\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trabalho_pratico2:F_trabalho_pratico2\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2\|state\[1\]" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543509538955 ""}  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543509538955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trabalho_pratico2:F_trabalho_pratico2\|next_state\[2\] " "Latch trabalho_pratico2:F_trabalho_pratico2\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trabalho_pratico2:F_trabalho_pratico2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2\|state\[2\]" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543509538955 ""}  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543509538955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trabalho_pratico2:F_trabalho_pratico2\|next_state\[3\] " "Latch trabalho_pratico2:F_trabalho_pratico2\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trabalho_pratico2:F_trabalho_pratico2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2\|state\[2\]" {  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543509538955 ""}  } { { "trabalho_pratico2.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543509538955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 389 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "hCLKOUT_N1 GND " "Pin \"hCLKOUT_N1\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|hCLKOUT_N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hCLKOUT_N2 GND " "Pin \"hCLKOUT_N2\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|hCLKOUT_N2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hCLKOUT_P1 GND " "Pin \"hCLKOUT_P1\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|hCLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hCLKOUT_P2 GND " "Pin \"hCLKOUT_P2\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|hCLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hCLKOUT0 GND " "Pin \"hCLKOUT0\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543509539127 "|teste|hCLKOUT0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543509539127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543509539283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.map.smsg " "Generated suppressed messages file C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509540299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543509540627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543509540627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "69 " "Design contains 69 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 219 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 313 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 331 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 343 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 359 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 388 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hCLKIN_N1 " "No output dependent on input pin \"hCLKIN_N1\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|hCLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hCLKIN_N2 " "No output dependent on input pin \"hCLKIN_N2\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|hCLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hCLKIN_P1 " "No output dependent on input pin \"hCLKIN_P1\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 398 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|hCLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hCLKIN_P2 " "No output dependent on input pin \"hCLKIN_P2\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 399 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|hCLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hCLKIN0 " "No output dependent on input pin \"hCLKIN0\"" {  } { { "teste.v" "" { Text "C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543509540830 "|teste|hCLKIN0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543509540830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "795 " "Implemented 795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543509540846 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543509540846 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "213 " "Implemented 213 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543509540846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543509540846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543509540846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 560 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 560 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543509540908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 14:39:00 2018 " "Processing ended: Thu Nov 29 14:39:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543509540908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543509540908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543509540908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543509540908 ""}
