<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="AXI_DMA_PL_PS_processing_system7_0_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_axi_dma_0_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_axis_data_fifo_0_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_axis_data_fifo_1_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_axis_data_fifo_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="AXI_DMA_PL_PS_axis_data_fifo_0_0_synth_1"/>
	</Run>
	<Run Id="AXI_DMA_PL_PS_axi_smc_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_rst_ps7_0_100M_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_xlconcat_0_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_system_ila_0_2_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_system_ila_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_system_ila_1_1_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_system_ila_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_PL_PS_auto_pc_0_synth_1" LaunchDir="F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.runs/AXI_DMA_PL_PS_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

