// Seed: 4158360345
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output reg id_5
);
  initial begin
    @(posedge 1) id_5 = id_2;
    case (1)
      1'h0:  id_5 = id_3[1];
      1 - 1: id_5 = id_1;
      id_2:  id_5 = 1;
      default: begin
        id_5 = 1;
        id_5 <= 1;
        id_5 <= 1;
      end
    endcase
  end
  logic id_6 = 1;
  initial
    #1 begin
      SystemTFIdentifier;
    end
endmodule
`define pp_6 0
