$date
  Fri Nov 18 19:19:05 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexer_clock_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 2 % s[1:0] $end
$var reg 1 & clock $end
$var reg 1 ' f $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b00 %
0&
U'
#3000000
1!
#5000000
1&
#10000000
0&
#13000000
0!
#15000000
1&
#20000000
0&
#23000000
1!
b01 %
#25000000
1&
#30000000
0&
#33000000
#35000000
1&
#40000000
0&
#43000000
1"
b10 %
#45000000
1&
#50000000
0&
#53000000
#55000000
1&
#60000000
0&
#63000000
1#
b11 %
#65000000
1&
#70000000
0&
#73000000
#75000000
1&
#80000000
0&
#83000000
1$
#85000000
1&
#90000000
0&
#93000000
0!
0"
0#
0$
#95000000
1&
#96000000
1!
b00 %
#100000000
0&
#105000000
1&
#106000000
0!
#110000000
0&
#115000000
1&
#116000000
1!
b01 %
#120000000
0&
#125000000
1&
#126000000
#130000000
0&
#135000000
1&
#136000000
1"
b10 %
#140000000
0&
#145000000
1&
#146000000
#150000000
0&
#155000000
1&
#156000000
1#
b11 %
#160000000
0&
#165000000
1&
#166000000
#170000000
0&
#175000000
1&
#176000000
1$
#180000000
0&
#185000000
1&
#186000000
0!
0"
0#
0$
#189000000
1!
b00 %
#190000000
0&
#195000000
1&
#199000000
0!
#200000000
0&
#205000000
1&
#209000000
1!
b01 %
#210000000
#219000000
#229000000
1"
b10 %
#239000000
#249000000
1#
b11 %
#259000000
#269000000
1$
#279000000
0!
0"
0#
0$
