

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc65d3ecbc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc65d3ecb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc65d3ecb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc65d3eca8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc65d3eca4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc65d3eca0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc65d3ec9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x402d43 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvm3ffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvm3ffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf78 (stencil.1.sm_70.ptx:738) @%p1 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a8 (stencil.1.sm_70.ptx:826) neg.s32 %r8, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1000 (stencil.1.sm_70.ptx:760) @%p2 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (stencil.1.sm_70.ptx:784) add.s32 %r28, %r3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11c8 (stencil.1.sm_70.ptx:832) @%p3 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (stencil.1.sm_70.ptx:856) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvm3ffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvm3ffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvm3ffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvm3ffPfS_iii'
kernel_name = _Z17naive_kernel_nvm3ffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 55929
gpu_sim_insn = 91171483
gpu_ipc =    1630.1289
gpu_tot_sim_cycle = 55929
gpu_tot_sim_insn = 91171483
gpu_tot_ipc =    1630.1289
gpu_tot_issued_cta = 2368
gpu_occupancy = 96.0806% 
gpu_tot_occupancy = 96.0806% 
max_total_param_size = 0
gpu_stall_dramfull = 283681
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.0932
partiton_level_parallism_total  =      26.0932
partiton_level_parallism_util =      28.9717
partiton_level_parallism_util_total  =      28.9717
L2_BW  =     941.1044 GB/Sec
L2_BW_total  =     941.1044 GB/Sec
gpu_total_sim_rate=137929
############## bottleneck_stats #############
cycles: core 55929, icnt 55929, l2 55929, dram 41996
gpu_ipc	1630.129
gpu_tot_issued_cta = 2368, average cycles = 24
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 400753 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 78313 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.164	80
L1D data util	1.214	80	1.297	62
L1D tag util	0.342	80	0.362	62
L2 data util	0.711	64	0.720	24
L2 tag util	0.411	64	0.431	24
n_l2_access	 1470352
icnt s2m util	0.000	0	0.000	24	flits per packet: -nan
icnt m2s util	0.000	0	0.000	24	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.491	32	0.499	8

latency_l1_hit:	3272616, num_l1_reqs:	162452
L1 hit latency:	20
latency_l2_hit:	294498787, num_l2_reqs:	881426
L2 hit latency:	334
latency_dram:	547310898, num_dram_reqs:	571485
DRAM latency:	957

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.339	80	0.367	62

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.158	80	0.170	62
sp pipe util	0.032	80	0.034	68
sfu pipe util	0.000	0	0.000	68
ldst mem cycle	0.033	80	0.035	68

smem port	0.000	0

n_reg_bank	16
reg port	0.090	16	0.117	1
L1D tag util	0.342	80	0.362	62
L1D fill util	0.228	80	0.245	62
n_l1d_mshr	4096
L1D mshr util	0.036	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.106
L1D miss rate	0.894
L1D rsfail rate	0.000
L2 tag util	0.411	64	0.431	24
L2 fill util	0.112	64	0.113	28
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.426	64	0.454	11
L2 missq util	0.006	64	0.006	50
L2 hit rate	0.600
L2 miss rate	0.390
L2 rsfail rate	0.011

dram activity	0.719	32	0.733	11

load trans eff	0.941
load trans sz	32.000
load_useful_bytes 37315832, load_transaction_bytes 39652416, icnt_m2s_bytes 0
n_gmem_load_insns 292673, n_gmem_load_accesses 1239138
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.421

run 0.014, fetch 0.001, sync 0.233, control 0.000, data 0.739, struct 0.012
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18787, Miss = 16898, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 18687, Miss = 16658, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18640, Miss = 16624, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18680, Miss = 16661, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18839, Miss = 16892, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18750, Miss = 16724, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 19595, Miss = 17530, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18846, Miss = 17023, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18786, Miss = 16835, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18724, Miss = 16804, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18786, Miss = 16596, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 18850, Miss = 17047, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 18769, Miss = 16743, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18733, Miss = 16889, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18850, Miss = 16872, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 19480, Miss = 17442, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 18851, Miss = 16859, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18786, Miss = 16715, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 18851, Miss = 16805, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 18821, Miss = 16967, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 18412, Miss = 16366, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18777, Miss = 16834, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 19355, Miss = 17262, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 18781, Miss = 16694, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 18843, Miss = 16992, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18756, Miss = 16596, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 19444, Miss = 17293, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 18700, Miss = 16744, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 18776, Miss = 16619, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18671, Miss = 16555, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 18781, Miss = 16801, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 18787, Miss = 16665, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 18720, Miss = 16741, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18833, Miss = 16767, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 19518, Miss = 17389, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 20115, Miss = 18058, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 18786, Miss = 16918, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 19068, Miss = 16998, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 18629, Miss = 16396, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 19383, Miss = 17276, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 18777, Miss = 16648, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18673, Miss = 16481, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 19585, Miss = 17564, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 19725, Miss = 17535, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 18768, Miss = 16658, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 19307, Miss = 17162, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 18627, Miss = 16454, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 19441, Miss = 17471, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 18821, Miss = 16920, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18765, Miss = 16671, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 18728, Miss = 16747, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 18851, Miss = 16729, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 19432, Miss = 17501, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 18873, Miss = 17055, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 20188, Miss = 17931, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 19379, Miss = 17512, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 18689, Miss = 16767, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 18713, Miss = 16602, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 19379, Miss = 17578, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 19453, Miss = 17349, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 19508, Miss = 17651, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 19978, Miss = 17883, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 20229, Miss = 18334, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 18915, Miss = 16918, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 19456, Miss = 17377, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 18785, Miss = 16733, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 19521, Miss = 17490, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 19458, Miss = 17496, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 20128, Miss = 18134, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 20049, Miss = 17878, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 20033, Miss = 17910, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 19448, Miss = 17484, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 18851, Miss = 17007, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 18853, Miss = 16848, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 19950, Miss = 17977, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 19948, Miss = 17753, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 19400, Miss = 17348, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 20119, Miss = 17735, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 20083, Miss = 17842, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 19522, Miss = 17521, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1530654
	L1D_total_cache_misses = 1368202
	L1D_total_cache_miss_rate = 0.8939
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 951792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 124685
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1238870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291784

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
650, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 634, 550, 550, 550, 550, 550, 550, 550, 550, 549, 550, 550, 550, 550, 550, 550, 650, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 650, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 
gpgpu_n_tot_thrd_icount = 93573984
gpgpu_n_tot_w_icount = 2924187
gpgpu_n_stall_shd_mem = 1271353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1025066
gpgpu_n_mem_write_global = 437286
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9328320
gpgpu_n_store_insn = 3456979
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7227175
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1163777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1804046	W0_Idle:133578	W0_Scoreboard:11433043	W1:29165	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:306914	W32:2590214
single_issue_nums: WS0:753080	WS1:724185	WS2:724487	WS3:724541	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8200528 {8:1025066,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12835088 {8:145511,40:291775,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40829400 {40:1020735,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3458160 {8:432270,}
maxmflatency = 2945 
max_icnt2mem_latency = 1611 
maxmrqlatency = 2597 
max_icnt2sh_latency = 369 
averagemflatency = 580 
avg_icnt2mem_latency = 157 
avg_mrq_latency = 67 
avg_icnt2sh_latency = 23 
mrq_lat_table:55822 	43330 	28183 	35732 	55379 	81685 	89405 	73656 	15196 	461 	106 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325048 	623904 	228945 	272632 	2452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9065 	6937 	8624 	278918 	276758 	309936 	340565 	160457 	45523 	22581 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	655669 	205836 	156043 	142703 	130148 	103812 	53397 	5373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	37 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
maximum service time to same row:
dram[0]:      5922      5923      5940      5961      6502      7473      7073      7189      7504      7508      7542     13716     14398     14478     14890     14914 
dram[1]:      5952      5953      5971      5992      6432      7816      6912      7053      7473      7477      7512     13766     14425     14489     14859     14930 
dram[2]:      6073      6076      6112      6113      6573      6577      7575      7259      7666      7670      7705     13764     14449     14495     14916     14959 
dram[3]:      6044      6045      6063      6084      6603      7604      7070      7364      7594      7598      7633     13774     14449     14506     14975     14951 
dram[4]:      6104      6105      6123      6144      6723      6727      7267      7398      7787      7791      7826     13787     14485     14503     14988     14983 
dram[5]:      6164      6165      6183      6204      6694      9389      7215     10000      9487      7701      7735     13788     14439     14518     14931     14975 
dram[6]:      6317      6318      6336      6357      6887      9392      7408      7422      7877      7881      7915     13744     14481     14553     14887     14999 
dram[7]:      6285      6286      6324      6325      6816      9242      7336      7450      7726      7730      7765     13847     14405     14531     14891     14934 
dram[8]:      5922      5923      5960      5961      6505      7872      7511      7057      7506      7516     11898     13784     14389     14499     14787     14995 
dram[9]:      5952      5953      5991      5992      6434      7692      6915      8527      7476      8130     11519     13795     14428     14555     14839     14922 
dram[10]:      6073      6076      6112      6113      6575      7621      7107      7223      7669      7670     11954     13812     14451     14551     14880     14982 
dram[11]:      6044      6045      6083      6084      6606      7611      7117      7075      7597      7598     11563     13835     14505     14534     14886     14936 
dram[12]:      6104      6105      6143      6144      6726      6869      7269      7271      7790      7791     11681     13913     14569     14595     14780     14831 
dram[13]:      6164      6165      6203      6204      6697      6698      7199      7200      7699      7701     11699     13905     14518     14555     14760     14810 
dram[14]:      6317      6318      6356      6357      6890      6891      7591      7540      7879      7881     11652     13764     14527     14598     14886     14938 
dram[15]:      6285      6286      6324      6325      6819      6956      7339      7980      7729      7730     11681     13899     14550     14621     14915     14964 
dram[16]:      5922      5923      5960      5961      6505      7944      7246      8223      7506      7631     13502     13855     14252     14274     14935     14946 
dram[17]:      5952      5953      5991      5992      6434      7875      7206      8104      7476      7897     13525     13852     14368     14357     14760     14783 
dram[18]:      6073      6076      6112      6113      6575      7418      7107      7460      7669      7670     13543     13824     14306     14353     14766     15039 
dram[19]:      6044      6045      6083      6084      6606      7526      9474      8169      7597      7729     13550     13814     14394     14439     14798     14799 
dram[20]:      6104      6105      6143      6144      6726      7488      7269      7271      7790     10087     13442     13897     14475     14498     15001     15017 
dram[21]:      6164      6165      6203      6204      6697      7343      7199      7200      7699      7725     13606     13884     14174     14182     14963     14971 
dram[22]:      6317      6318      6356      6357      6890      6891      9449      7412      7879      7881     13604     13864     14401     14587     14788     14802 
dram[23]:      6285      6286      6324      6325      6819      7405      7339      7471      7729      7730     13594     13931     14430     14593     14802     14803 
dram[24]:      5945      5923      5960      5961      6833      7351      6946      7236      7506      7812     13664     13812     14482     14598     14840     14862 
dram[25]:      6211      5953      5991      5992      6434      7331      6915      8013      7476      7997     13658     13800     14490     14533     14839     14866 
dram[26]:      6073      6076      6112      6113      6661      7378      7107      7232      7669      7864     13655     13812     14503     14611     14859     14880 
dram[27]:      6044      6045      6083      6084      6606      7467      7015      7378      7597      7744     13731     13810     14475     14563     14863     14884 
dram[28]:      6104      6105      6143      6144      6726      7402      7269      7271      7790      7847     13687     13698     14538     14623     14880     14903 
dram[29]:      6164      6165      7464      6204      6697      7467      7199      8494      7699      7924     13678     13843     14517     14547     14896     14911 
dram[30]:      6317      6318      6356      6357      6890      7471      7410      7412      7879      7881     13716     13819     14487     14641     14908     14920 
dram[31]:      6285      6286      6324      6325      6819      7567      7339      8094      7729      7730     13760     13863     14542     14601     14880     14903 
average row accesses per activate:
dram[0]: 16.982456 17.161291 16.274193 17.827587 16.650000 19.346939 18.315790 16.866667 14.625000 14.945455 19.113636 21.775000 19.214285 18.488890 14.586206 17.700001 
dram[1]: 16.983334 17.166666 16.129032 17.913794 16.000000 20.914894 17.423729 20.078432 14.724138 13.725806 19.500000 18.104166 19.166666 17.911112 16.365385 13.919354 
dram[2]: 16.234375 18.589285 17.892857 17.079365 14.769231 17.436363 20.745098 17.406780 11.845071 13.437500 18.000000 21.799999 21.756756 17.608696 15.070175 16.377359 
dram[3]: 15.530303 19.648148 16.799999 17.915255 17.339285 18.538462 19.111111 16.031250 13.253968 14.065574 17.081633 16.188679 18.302326 20.692308 16.500000 18.755556 
dram[4]: 15.863636 20.000000 14.942029 18.315790 16.406780 19.367348 18.017857 17.789474 16.979591 13.380953 18.195652 18.510639 21.675676 20.615385 16.980000 17.489796 
dram[5]: 13.037500 18.033897 13.720000 16.887096 16.508474 18.920000 19.129629 19.490196 15.981133 13.539682 19.255814 17.137255 18.604650 19.428572 16.415094 17.117647 
dram[6]: 15.115942 18.396551 18.053572 16.870968 16.491526 17.811321 15.951612 21.224489 17.375000 12.924242 19.000000 19.555555 21.459459 17.212767 12.970149 16.283018 
dram[7]: 15.757576 16.873016 16.190475 17.216667 16.116667 17.254545 18.368422 17.947369 16.153847 15.490909 20.365854 17.734694 20.250000 20.128204 13.870968 16.264151 
dram[8]: 17.822580 17.254238 16.741936 15.314285 17.473684 17.245613 18.745455 16.655737 15.963636 12.308824 20.928572 22.049999 21.435898 22.421053 14.396552 17.038462 
dram[9]: 19.237288 15.692307 17.393442 14.900000 17.482143 17.267857 18.596491 17.534483 16.764706 13.468750 19.239130 18.553192 21.783783 21.783783 14.000000 17.860001 
dram[10]: 18.677965 18.333334 18.275862 16.046154 16.633333 18.673077 15.115942 15.223881 15.034483 13.634921 21.775000 19.042553 22.189190 21.756756 16.615385 16.826923 
dram[11]: 18.213116 17.677965 19.407408 17.229507 17.944445 17.428572 17.266666 18.345455 13.725806 13.029851 18.387754 18.000000 22.567568 21.861111 14.344828 17.938776 
dram[12]: 16.615385 16.301588 18.508772 14.053333 16.310345 17.754717 18.214285 17.172413 16.941177 13.854838 21.595238 17.755102 21.358974 25.093750 15.666667 16.846153 
dram[13]: 17.555555 19.296297 18.305084 15.149254 15.639344 16.879311 15.447762 15.250000 13.396826 15.178572 20.545454 18.102041 23.222221 22.371429 15.592592 17.313726 
dram[14]: 17.121212 18.345455 17.881355 15.101449 17.581818 15.380953 17.305084 14.714286 15.436363 13.539682 20.488373 19.818182 20.875000 23.285715 17.080000 19.636364 
dram[15]: 18.983051 19.259260 17.913794 14.452055 17.660715 17.000000 19.296297 18.600000 16.882353 12.723077 17.137255 16.882353 20.756098 22.628571 14.300000 16.773584 
dram[16]: 15.402778 18.446428 14.726027 15.514706 17.172413 19.854166 19.538462 17.982456 15.145454 13.169230 24.805555 20.904762 24.393940 20.424999 12.875000 16.074074 
dram[17]: 16.611940 16.803278 16.234375 17.145161 17.241379 22.348837 16.161291 18.157894 14.568966 13.153846 17.854166 21.450001 21.842106 20.400000 13.933333 17.653061 
dram[18]: 19.543859 18.017544 15.014286 17.213116 13.802817 19.979166 16.145161 18.178572 14.084745 13.571428 21.700001 21.023809 22.277779 22.378378 13.145162 15.160714 
dram[19]: 17.781250 18.763636 16.781250 17.616667 18.592592 18.666666 17.631578 16.451612 16.188679 12.536232 18.425531 20.372093 17.755556 23.676470 12.878788 14.416667 
dram[20]: 18.983051 21.791666 16.092308 15.850746 15.166667 20.956522 16.344263 16.650000 16.431372 14.350000 19.636364 17.755102 21.783783 23.371429 13.868853 18.145834 
dram[21]: 14.506494 17.661016 16.156250 15.984848 15.153846 19.096153 16.258064 17.220339 13.274194 13.548388 18.913044 22.358974 19.357143 19.571428 14.250000 14.355932 
dram[22]: 17.430769 18.086206 19.327272 16.741936 16.694916 16.482759 17.224138 14.013889 12.848485 14.576271 17.799999 17.836735 21.368422 18.395350 13.061539 15.140351 
dram[23]: 17.952381 18.052631 15.940298 15.939394 17.851852 18.370371 16.622952 18.581818 14.083333 13.421875 19.704546 22.048780 20.600000 17.521740 11.774648 15.518518 
dram[24]: 19.288136 16.468750 17.524590 18.017241 17.892857 17.833334 19.203703 16.850000 14.859649 13.090909 18.782608 20.452381 19.500000 20.350000 15.228070 15.700000 
dram[25]: 18.580645 16.215385 16.476191 15.367647 19.979166 18.038462 17.525423 17.406780 16.549019 12.939394 20.209303 18.446808 21.447369 16.791666 13.074627 15.469388 
dram[26]: 16.882353 19.375000 15.833333 15.217391 18.600000 18.686274 15.630769 18.181818 14.625000 14.913794 19.500000 20.619047 18.488890 17.543478 14.894737 15.687500 
dram[27]: 19.293104 19.907408 17.350000 14.869565 20.291666 17.425926 18.839285 17.758621 15.555555 12.731343 17.230770 19.860466 18.909090 18.333334 14.262295 13.500000 
dram[28]: 16.776119 18.517241 15.895522 17.000000 17.125000 22.266666 20.600000 18.160715 15.500000 14.947369 18.695652 18.608696 22.135136 17.391304 13.634921 16.799999 
dram[29]: 16.043478 18.666666 21.379999 14.194445 20.500000 19.058823 18.333334 18.666666 15.200000 12.285714 18.869566 17.340000 18.355556 17.170214 14.193548 15.163265 
dram[30]: 20.087719 16.983871 18.333334 15.606061 19.020000 18.115385 16.950819 16.542374 15.240741 13.000000 17.632652 16.745098 20.325001 18.813953 12.910448 14.711538 
dram[31]: 14.680000 17.885246 16.698412 14.927536 19.219999 18.940001 16.539682 19.288462 14.150000 12.338235 17.551020 18.826086 17.891304 17.466667 13.184615 13.727273 
average row locality = 479000/28079 = 17.059011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       812       872       848       876       844       824       888       886       680       688       716       736       672       668       712       756 
dram[1]:       808       872       852       876       840       824       888       888       700       704       712       736       664       664       720       740 
dram[2]:       804       876       840       880       836       824       880       881       704       704       716       736       672       668       724       740 
dram[3]:       804       872       852       876       840       824       880       888       700       708       704       732       668       664       728       728 
dram[4]:       820       872       848       880       832       824       876       885       684       704       712       736       668       672       720       740 
dram[5]:       816       864       848       880       840       824       873       880       708       708       704       736       668       668       732       740 
dram[6]:       816       880       856       884       832       824       877       880       684       712       708       736       668       664       728       736 
dram[7]:       816       876       852       880       836       824       873       880       692       696       704       732       672       664       724       728 
dram[8]:       876       860       872       860       840       832       880       872       720       700       736       736       672       680       708       740 
dram[9]:       884       864       868       860       836       824       888       872       700       704       736       736       672       668       720       740 
dram[10]:       880       864       872       868       832       832       880       872       708       716       736       736       680       672       728       744 
dram[11]:       884       872       860       860       820       832       880       872       700       712       736       736       680       652       708       740 
dram[12]:       884       856       880       872       820       816       880       872       716       712       736       736       680       656       724       752 
dram[13]:       872       860       872       856       816       824       881       872       704       708       736       736       684       660       724       744 
dram[14]:       892       856       872       868       828       820       880       872       716       712       732       728       688       660       720       736 
dram[15]:       876       860       864       864       848       832       880       872       712       700       736       736       680       656       724       740 
dram[16]:       872       864       888       884       856       824       885       872       688       716       736       736       660       688       700       716 
dram[17]:       876       860       880       880       844       832       888       872       712       708       736       736       672       680       716       720 
dram[18]:       880       868       876       880       840       828       881       872       708       728       728       736       660       692       700       712 
dram[19]:       892       852       880       880       856       828       881       872       708       712       736       736       656       668       720       720 
dram[20]:       880       868       876       884       852       836       881       872       700       724       728       736       656       672       712       728 
dram[21]:       884       856       880       876       840       832       881       872       692       716       732       736       656       672       724       716 
dram[22]:       892       860       880       888       844       836       880       867       700       724       728       736       676       660       728       712 
dram[23]:       884       852       880       884       840       832       880       868       708       712       728       736       680       664       708       712 
dram[24]:       888       872       872       868       840       828       880       864       696       700       736       728       672       668       736       660 
dram[25]:       892       876       872       848       816       808       880       865       684       700       736       736       664       672       752       656 
dram[26]:       888       876       864       868       792       816       880       865       676       708       736       728       668       668       736       652 
dram[27]:       888       876       876       852       804       816       881       865       676       696       736       728       676       672       752       656 
dram[28]:       880       888       868       860       820       828       880       864       676       712       736       720       672       672       736       652 
dram[29]:       888       868       868       856       804       828       880       864       680       716       736       724       680       664       744       640 
dram[30]:       888       868       864       868       816       816       881       864       668       704       736       720       668       672       736       652 
dram[31]:       888       872       872       852       812       824       880       864       688       696       736       720       676       664       736       644 
total dram reads = 400753
bank skew: 892/640 = 1.39
chip skew: 12620/12421 = 1.02
number of total write accesses:
dram[0]:       515       610       536       545       496       442       511       436       463       452       443       459       458       520       428       452 
dram[1]:       728       547       513       538       461       501       469       473       503       488       481       456       467       461       436       434 
dram[2]:       740       552       533       602       437       455       571       482       470       504       482       455       432       475       445       443 
dram[3]:       727       618       527       586       458       463       496       482       459       491       457       427       419       478       438       413 
dram[4]:       716       603       578       556       453       445       456       441       479       473       434       457       451       435       435       423 
dram[5]:       719       628       583       553       460       418       507       414       466       459       427       462       440       475       452       451 
dram[6]:       730       601       535       536       468       426       416       509       486       471       446       480       434       468       460       430 
dram[7]:       733       608       550       525       455       445       548       477       483       515       450       475       451       430       453       460 
dram[8]:       732       548       562       651       495       496       496       476       503       469       485       484       515       527       441       494 
dram[9]:       816       542       613       584       467       478       542       469       497       510       485       472       452       459       432       476 
dram[10]:       748       594       612       572       526       465       532       483       521       469       459       512       452       451       457       446 
dram[11]:       755       555       601       608       478       489       498       460       486       509       524       448       484       456       441       462 
dram[12]:       690       569       570       564       449       443       467       436       490       488       516       458       486       471       433       436 
dram[13]:       757       598       642       545       471       512       501       512       481       478       525       502       485       431       427       465 
dram[14]:       793       534       592       576       465       493       467       507       448       477       496       473       477       490       462       442 
dram[15]:       788       585       569       614       478       467       506       494       473       445       473       430       526       440       446       478 
dram[16]:       777       562       583       559       465       443       469       501       469       472       504       474       482       438       435       482 
dram[17]:       779       539       542       605       500       439       432       517       456       478       426       445       517       465       426       481 
dram[18]:       777       536       571       578       481       457       432       470       429       427       464       487       461       454       421       459 
dram[19]:       821       572       608       585       493       441       441       486       490       483       450       467       479       465       451       475 
dram[20]:       783       579       554       590       478       450       421       442       461       468       454       457       484       479       455       473 
dram[21]:       755       608       537       577       477       508       447       485       455       438       452       448       513       479       452       452 
dram[22]:       804       600       585       522       471       426       432       479       493       456       495       458       457       442       423       474 
dram[23]:       800       561       580       567       436       506       452       493       448       489       471       509       477       471       442       441 
dram[24]:       797       595       611       576       507       438       499       484       484       507       442       453       474       469       447       422 
dram[25]:       838       600       547       617       475       454       507       525       497       502       457       445       483       454       433       360 
dram[26]:       813       660       585       577       458       466       457       462       460       501       503       468       514       453       421       350 
dram[27]:       778       636       555       567       530       445       540       497       521       489       507       443       499       497       421       364 
dram[28]:       804       603       614       523       460       525       486       508       512       463       445       463       469       434       438       365 
dram[29]:       745       631       618       553       456       463       527       483       489       474       447       473       484       464       453       364 
dram[30]:       835       602       584       534       465       432       510       406       494       493       449       449       468       456       426       385 
dram[31]:       708       670       563       579       479       429       508       462       515       476       427       477       473       427       430       378 
total dram writes = 258970
bank skew: 838/350 = 2.39
chip skew: 8374/7766 = 1.08
average mf latency per bank:
dram[0]:       1180      1266      1248      1253      1349      1385      1373      1355      1343      1256      1166      1176      1077      1141      1053      1235
dram[1]:       1079      1251      1286      1210      1377      1298      1404      1296      1242      1194      1128      1168      1108      1144      1150      1141
dram[2]:       1089      1249      1297      1211      1425      1558      1299      1444      1304      1361      1120      1278      1146      1255      1146      1156
dram[3]:       1077      1222      1291      1240      1356      1454      1323      1394      1280      1319      1184      1343      1221      1236      1155      1170
dram[4]:       1106      1260      1256      1288      1483      1431      1469      1383      1381      1301      1310      1302      1269      1287      1216      1240
dram[5]:       1117      1322      1305      1350      1478      1530      1396      1470      1395      1367      1354      1400      1316      1388      1229      1305
dram[6]:       1090      1252      1289      1290      1491      1478      1516      1327      1350      1247      1243      1097      1233      1136      1131      1200
dram[7]:       1028      1218      1232      1276      1433      1513      1345      1409      1337      1318      1201      1242      1136      1297      1029      1122
dram[8]:       1078      1328      1222      1200      1295      1430      1295      1457      1213      1376      1077      1373      1075      1280      1069      1178
dram[9]:       1064      1329      1201      1263      1361      1509      1313      1496      1303      1370      1188      1367      1271      1363      1147      1191
dram[10]:       1062      1282      1169      1294      1334      1472      1331      1415      1271      1344      1116      1189      1146      1223      1020      1209
dram[11]:       1078      1265      1181      1222      1363      1344      1352      1349      1314      1226      1036      1190      1112      1151      1081      1108
dram[12]:       1197      1316      1321      1341      1534      1488      1493      1457      1392      1296      1142      1255      1208      1195      1157      1244
dram[13]:       1170      1217      1244      1295      1473      1294      1412      1314      1319      1264      1055      1096      1139      1135      1175      1098
dram[14]:       1241      1337      1406      1295      1510      1397      1478      1352      1417      1329      1211      1232      1282      1142      1276      1209
dram[15]:       1173      1239      1330      1272      1429      1452      1405      1359      1394      1364      1200      1231      1200      1165      1194      1105
dram[16]:       1263      1302      1347      1243      1549      1304      1578      1262      1427      1240      1096      1223      1164      1283      1140      1141
dram[17]:       1161      1355      1327      1253      1421      1427      1508      1345      1405      1275      1222      1234      1152      1247      1091      1174
dram[18]:       1209      1406      1346      1332      1526      1464      1570      1444      1450      1450      1169      1279      1233      1330      1225      1274
dram[19]:       1223      1214      1346      1178      1556      1319      1585      1298      1366      1247      1194      1134      1242      1182      1299      1083
dram[20]:       1085      1346      1263      1302      1421      1433      1480      1439      1380      1384      1144      1238      1143      1282      1059      1221
dram[21]:       1175      1190      1304      1232      1427      1338      1473      1361      1389      1329      1161      1137      1156      1105      1165      1081
dram[22]:       1126      1266      1294      1339      1463      1539      1561      1447      1399      1401      1098      1133      1214      1182      1154      1107
dram[23]:       1143      1262      1287      1287      1476      1335      1483      1365      1381      1298      1071      1084      1132      1161      1139      1159
dram[24]:       1071      1304      1160      1302      1267      1497      1341      1420      1242      1290      1126      1244      1091      1234      1057      1198
dram[25]:       1096      1235      1276      1229      1428      1438      1434      1386      1387      1285      1265      1149      1214      1134      1153      1173
dram[26]:       1150      1181      1249      1238      1406      1383      1436      1427      1344      1247      1175      1129      1123      1156      1188      1180
dram[27]:       1184      1266      1297      1313      1306      1493      1287      1432      1227      1260      1122      1233      1132      1217      1209      1241
dram[28]:       1160      1315      1257      1417      1477      1362      1458      1383      1298      1238      1160      1092      1137      1183      1113      1317
dram[29]:       1219      1223      1230      1308      1408      1414      1341      1387      1272      1278      1171      1176      1148      1199      1156      1222
dram[30]:       1134      1296      1266      1350      1417      1459      1387      1464      1293      1268      1153      1177      1152      1221      1204      1202
dram[31]:       1221      1174      1266      1264      1362      1396      1355      1364      1262      1242      1204      1088      1210      1191      1193      1153
maximum mf latency per bank:
dram[0]:       1723      2110      1860      2205      1932      1809      1852      2162      2546      1940      1917      1966      1686      1773      1992      2075
dram[1]:       2206      1757      1740      1689      1780      1736      1762      1743      2080      1999      1833      1870      1527      1541      1840      1722
dram[2]:       2087      1765      1982      1811      1842      2240      1893      2076      2305      2096      1919      2205      1626      2076      1770      1818
dram[3]:       2830      1745      1705      1721      1849      1854      1840      2333      2557      2231      1919      2083      1678      2126      1778      1561
dram[4]:       2945      1736      1844      1657      1859      1767      2007      2018      2541      2056      2022      1961      1664      1799      1730      1599
dram[5]:       2194      1742      1877      1656      1830      2095      1923      1928      2553      2197      1958      2158      2014      1924      1809      1944
dram[6]:       1894      1747      1691      1788      1978      2075      2089      2092      2109      2131      2110      1831      1894      1730      1926      1661
dram[7]:       1686      1746      1641      1688      1899      2131      2039      2043      2186      2064      2063      2020      2038      1945      1682      1831
dram[8]:       1696      1717      1592      1623      2053      1940      2148      2115      2328      2422      1637      2067      1466      1937      1482      1651
dram[9]:       1783      1896      1705      1728      2108      2353      2198      2274      2445      2500      1742      2342      1655      2112      1631      1858
dram[10]:       1780      1771      1709      1813      2034      1860      2301      1980      2456      2449      1878      2044      1747      2032      1549      1779
dram[11]:       1759      1837      1667      1716      2038      1898      2239      1871      2495      2486      1683      1708      1729      1658      1692      1611
dram[12]:       1819      1740      1678      1935      2198      1998      2268      2016      2734      2746      1809      1773      1767      1602      1665      1741
dram[13]:       1755      1785      1838      1641      2267      2009      2631      1978      2763      2117      1888      1609      1658      1699      1846      1808
dram[14]:       2164      1908      1909      2072      2192      2276      2291      2090      2532      2220      1859      1769      1740      1737      1842      1658
dram[15]:       2213      1858      1686      1761      2122      2055      2216      2043      2573      2543      1783      1927      1778      1841      1912      1843
dram[16]:       2192      2027      1987      1940      1914      1702      2092      1857      2334      2691      1741      1993      1842      2036      1856      2042
dram[17]:       2158      1930      1842      1859      1987      1728      2061      1831      2325      2151      1797      1772      1782      1748      1835      1951
dram[18]:       1924      2129      1931      1952      2049      1765      2361      2043      2467      2161      2134      2069      1838      2019      1954      2064
dram[19]:       1884      1748      2118      1827      2043      1726      2020      1854      2594      2004      1781      1718      1817      1729      2176      1887
dram[20]:       1750      1886      1747      2197      1877      1826      2010      2016      2211      2102      1804      1971      1775      1946      1861      1971
dram[21]:       1890      1745      1740      1697      1900      1725      2009      1927      2429      2285      1878      1740      1948      1863      1981      1624
dram[22]:       1758      1760      1728      1809      1916      1872      2131      2281      2283      2841      2031      2091      2093      1987      1922      1757
dram[23]:       1842      1869      1936      1709      1903      1953      2112      2090      2236      2119      1848      1831      1709      1841      1777      1808
dram[24]:       1736      2193      1636      1838      1669      2160      1841      2147      2132      2272      1652      1935      1633      2066      1601      2152
dram[25]:       1906      1761      1887      1681      2139      1850      2021      2094      2020      2305      2125      1764      1965      1834      1888      1714
dram[26]:       1962      1863      1772      1712      1755      1870      1944      2151      2015      2277      2225      2014      1870      1655      1654      1928
dram[27]:       1805      1827      1847      2174      1721      1967      1947      2121      2277      2293      2046      1884      1689      1856      1664      1765
dram[28]:       2046      2143      2088      2168      1890      2178      2010      2193      2056      2259      1773      1564      1921      1760      1848      2388
dram[29]:       1933      1811      1752      1922      1864      1923      1927      2345      2342      2308      1717      2086      1624      1669      1796      2018
dram[30]:       2179      1753      1750      1769      1860      1988      2089      2090      2125      2339      1777      1633      1765      1810      1744      1934
dram[31]:       1985      1714      1731      1683      1746      1763      2042      2101      2063      2532      2018      1661      2112      1699      1922      1762
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 82): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=21159 n_act=855 n_pre=839 n_ref_event=0 n_req=14805 n_rd=12477 n_rd_L2_A=0 n_write=0 n_wr_bk=7755 bw_util=0.4818
n_activity=31352 dram_eff=0.6453
bk0: 812a 35544i bk1: 872a 34192i bk2: 848a 34438i bk3: 876a 34882i bk4: 844a 34783i bk5: 824a 35501i bk6: 888a 35187i bk7: 885a 35120i bk8: 680a 34833i bk9: 688a 34545i bk10: 716a 35391i bk11: 736a 35653i bk12: 672a 36427i bk13: 668a 35467i bk14: 712a 34867i bk15: 756a 35373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942234
Row_Buffer_Locality_read = 0.959445
Row_Buffer_Locality_write = 0.849828
Bank_Level_Parallism = 4.138376
Bank_Level_Parallism_Col = 3.778874
Bank_Level_Parallism_Ready = 1.785884
write_to_read_ratio_blp_rw_average = 0.484846
GrpLevelPara = 2.619360 

BW Util details:
bwutil = 0.481760 
total_CMD = 41996 
util_bw = 20232 
Wasted_Col = 8957 
Wasted_Row = 903 
Idle = 11904 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 1392 
WTRc_limit = 4885 
RTWc_limit = 14266 
CCDLc_limit = 7347 
rwq = 0 
CCDLc_limit_alone = 5292 
WTRc_limit_alone = 4289 
RTWc_limit_alone = 12807 

Commands details: 
total_CMD = 41996 
n_nop = 21159 
Read = 12477 
Write = 0 
L2_Alloc = 0 
L2_WB = 7755 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 14805 
total_req = 20232 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 20232 
Row_Bus_Util =  0.040337 
CoL_Bus_Util = 0.481760 
Either_Row_CoL_Bus_Util = 0.496166 
Issued_on_Two_Bus_Simul_Util = 0.025931 
issued_two_Eff = 0.052263 
queue_avg = 17.134441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1344
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 57): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20914 n_act=870 n_pre=855 n_ref_event=0 n_req=14866 n_rd=12480 n_rd_L2_A=0 n_write=0 n_wr_bk=7945 bw_util=0.4864
n_activity=31614 dram_eff=0.6461
bk0: 808a 33626i bk1: 872a 35252i bk2: 852a 34699i bk3: 876a 34232i bk4: 840a 34809i bk5: 824a 35503i bk6: 888a 35514i bk7: 880a 34787i bk8: 700a 34960i bk9: 704a 34861i bk10: 712a 35268i bk11: 736a 35323i bk12: 664a 36525i bk13: 664a 36045i bk14: 720a 35006i bk15: 740a 34141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941370
Row_Buffer_Locality_read = 0.959378
Row_Buffer_Locality_write = 0.846737
Bank_Level_Parallism = 4.169573
Bank_Level_Parallism_Col = 3.784204
Bank_Level_Parallism_Ready = 1.754468
write_to_read_ratio_blp_rw_average = 0.493656
GrpLevelPara = 2.653362 

BW Util details:
bwutil = 0.486356 
total_CMD = 41996 
util_bw = 20425 
Wasted_Col = 9111 
Wasted_Row = 740 
Idle = 11720 

BW Util Bottlenecks: 
RCDc_limit = 2180 
RCDWRc_limit = 1449 
WTRc_limit = 5533 
RTWc_limit = 13966 
CCDLc_limit = 7408 
rwq = 0 
CCDLc_limit_alone = 5487 
WTRc_limit_alone = 4837 
RTWc_limit_alone = 12741 

Commands details: 
total_CMD = 41996 
n_nop = 20914 
Read = 12480 
Write = 0 
L2_Alloc = 0 
L2_WB = 7945 
n_act = 870 
n_pre = 855 
n_ref = 0 
n_req = 14866 
total_req = 20425 

Dual Bus Interface Util: 
issued_total_row = 1725 
issued_total_col = 20425 
Row_Bus_Util =  0.041075 
CoL_Bus_Util = 0.486356 
Either_Row_CoL_Bus_Util = 0.502000 
Issued_on_Two_Bus_Simul_Util = 0.025431 
issued_two_Eff = 0.050659 
queue_avg = 17.036360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0364
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 75): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20826 n_act=885 n_pre=869 n_ref_event=0 n_req=14947 n_rd=12477 n_rd_L2_A=0 n_write=0 n_wr_bk=8078 bw_util=0.4895
n_activity=31600 dram_eff=0.6505
bk0: 804a 34608i bk1: 876a 35059i bk2: 840a 35231i bk3: 880a 34524i bk4: 836a 34718i bk5: 824a 34922i bk6: 873a 35861i bk7: 880a 35376i bk8: 704a 34401i bk9: 704a 34363i bk10: 716a 35494i bk11: 736a 36063i bk12: 672a 36047i bk13: 668a 35579i bk14: 724a 35181i bk15: 740a 34433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940767
Row_Buffer_Locality_read = 0.958250
Row_Buffer_Locality_write = 0.852153
Bank_Level_Parallism = 4.124682
Bank_Level_Parallism_Col = 3.725962
Bank_Level_Parallism_Ready = 1.727122
write_to_read_ratio_blp_rw_average = 0.485116
GrpLevelPara = 2.632055 

BW Util details:
bwutil = 0.489451 
total_CMD = 41996 
util_bw = 20555 
Wasted_Col = 8933 
Wasted_Row = 821 
Idle = 11687 

BW Util Bottlenecks: 
RCDc_limit = 1957 
RCDWRc_limit = 1341 
WTRc_limit = 5981 
RTWc_limit = 12452 
CCDLc_limit = 7626 
rwq = 0 
CCDLc_limit_alone = 5543 
WTRc_limit_alone = 5099 
RTWc_limit_alone = 11251 

Commands details: 
total_CMD = 41996 
n_nop = 20826 
Read = 12477 
Write = 0 
L2_Alloc = 0 
L2_WB = 8078 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 14947 
total_req = 20555 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 20555 
Row_Bus_Util =  0.041766 
CoL_Bus_Util = 0.489451 
Either_Row_CoL_Bus_Util = 0.504096 
Issued_on_Two_Bus_Simul_Util = 0.027122 
issued_two_Eff = 0.053803 
queue_avg = 17.984642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9846
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 58): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20946 n_act=870 n_pre=854 n_ref_event=0 n_req=14837 n_rd=12458 n_rd_L2_A=0 n_write=0 n_wr_bk=7939 bw_util=0.4857
n_activity=31492 dram_eff=0.6477
bk0: 804a 33177i bk1: 872a 34685i bk2: 852a 35103i bk3: 876a 34779i bk4: 840a 35089i bk5: 824a 34893i bk6: 876a 35055i bk7: 882a 34693i bk8: 700a 34471i bk9: 708a 34482i bk10: 704a 35464i bk11: 732a 35086i bk12: 668a 35961i bk13: 664a 35517i bk14: 728a 35190i bk15: 728a 35338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941327
Row_Buffer_Locality_read = 0.958424
Row_Buffer_Locality_write = 0.851414
Bank_Level_Parallism = 4.230145
Bank_Level_Parallism_Col = 3.843350
Bank_Level_Parallism_Ready = 1.735010
write_to_read_ratio_blp_rw_average = 0.495500
GrpLevelPara = 2.664371 

BW Util details:
bwutil = 0.485689 
total_CMD = 41996 
util_bw = 20397 
Wasted_Col = 9007 
Wasted_Row = 803 
Idle = 11789 

BW Util Bottlenecks: 
RCDc_limit = 2043 
RCDWRc_limit = 1450 
WTRc_limit = 5418 
RTWc_limit = 14586 
CCDLc_limit = 7678 
rwq = 0 
CCDLc_limit_alone = 5437 
WTRc_limit_alone = 4633 
RTWc_limit_alone = 13130 

Commands details: 
total_CMD = 41996 
n_nop = 20946 
Read = 12458 
Write = 0 
L2_Alloc = 0 
L2_WB = 7939 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 14837 
total_req = 20397 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 20397 
Row_Bus_Util =  0.041052 
CoL_Bus_Util = 0.485689 
Either_Row_CoL_Bus_Util = 0.501238 
Issued_on_Two_Bus_Simul_Util = 0.025502 
issued_two_Eff = 0.050879 
queue_avg = 17.285360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2854
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 68): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=21116 n_act=845 n_pre=830 n_ref_event=0 n_req=14823 n_rd=12464 n_rd_L2_A=0 n_write=0 n_wr_bk=7835 bw_util=0.4834
n_activity=31141 dram_eff=0.6518
bk0: 820a 32718i bk1: 872a 35188i bk2: 848a 34875i bk3: 880a 34641i bk4: 832a 35163i bk5: 824a 35174i bk6: 872a 34676i bk7: 880a 35440i bk8: 684a 35139i bk9: 704a 34040i bk10: 712a 35879i bk11: 736a 35112i bk12: 668a 35352i bk13: 672a 35880i bk14: 720a 33803i bk15: 740a 35175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942900
Row_Buffer_Locality_read = 0.959811
Row_Buffer_Locality_write = 0.853191
Bank_Level_Parallism = 4.314664
Bank_Level_Parallism_Col = 3.928031
Bank_Level_Parallism_Ready = 1.766097
write_to_read_ratio_blp_rw_average = 0.485086
GrpLevelPara = 2.700169 

BW Util details:
bwutil = 0.483356 
total_CMD = 41996 
util_bw = 20299 
Wasted_Col = 8708 
Wasted_Row = 774 
Idle = 12215 

BW Util Bottlenecks: 
RCDc_limit = 1977 
RCDWRc_limit = 1221 
WTRc_limit = 6043 
RTWc_limit = 14261 
CCDLc_limit = 7471 
rwq = 0 
CCDLc_limit_alone = 5102 
WTRc_limit_alone = 5124 
RTWc_limit_alone = 12811 

Commands details: 
total_CMD = 41996 
n_nop = 21116 
Read = 12464 
Write = 0 
L2_Alloc = 0 
L2_WB = 7835 
n_act = 845 
n_pre = 830 
n_ref = 0 
n_req = 14823 
total_req = 20299 

Dual Bus Interface Util: 
issued_total_row = 1675 
issued_total_col = 20299 
Row_Bus_Util =  0.039885 
CoL_Bus_Util = 0.483356 
Either_Row_CoL_Bus_Util = 0.497190 
Issued_on_Two_Bus_Simul_Util = 0.026050 
issued_two_Eff = 0.052395 
queue_avg = 18.260334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2603
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 78): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=21004 n_act=889 n_pre=873 n_ref_event=0 n_req=14891 n_rd=12488 n_rd_L2_A=0 n_write=0 n_wr_bk=7914 bw_util=0.4858
n_activity=31265 dram_eff=0.6526
bk0: 816a 33368i bk1: 864a 34373i bk2: 848a 34605i bk3: 880a 34694i bk4: 840a 34827i bk5: 824a 35233i bk6: 872a 35100i bk7: 880a 35695i bk8: 708a 35239i bk9: 708a 34172i bk10: 704a 36093i bk11: 736a 35444i bk12: 668a 36413i bk13: 668a 35814i bk14: 732a 34868i bk15: 740a 35113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940300
Row_Buffer_Locality_read = 0.957643
Row_Buffer_Locality_write = 0.850125
Bank_Level_Parallism = 4.191243
Bank_Level_Parallism_Col = 3.782158
Bank_Level_Parallism_Ready = 1.789432
write_to_read_ratio_blp_rw_average = 0.472991
GrpLevelPara = 2.688454 

BW Util details:
bwutil = 0.485808 
total_CMD = 41996 
util_bw = 20402 
Wasted_Col = 8812 
Wasted_Row = 795 
Idle = 11987 

BW Util Bottlenecks: 
RCDc_limit = 2031 
RCDWRc_limit = 1332 
WTRc_limit = 5563 
RTWc_limit = 12976 
CCDLc_limit = 7066 
rwq = 0 
CCDLc_limit_alone = 5294 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 11782 

Commands details: 
total_CMD = 41996 
n_nop = 21004 
Read = 12488 
Write = 0 
L2_Alloc = 0 
L2_WB = 7914 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 14891 
total_req = 20402 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 20402 
Row_Bus_Util =  0.041956 
CoL_Bus_Util = 0.485808 
Either_Row_CoL_Bus_Util = 0.499857 
Issued_on_Two_Bus_Simul_Util = 0.027907 
issued_two_Eff = 0.055831 
queue_avg = 17.547457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5475
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 74): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20984 n_act=875 n_pre=859 n_ref_event=0 n_req=14856 n_rd=12480 n_rd_L2_A=0 n_write=0 n_wr_bk=7895 bw_util=0.4852
n_activity=31667 dram_eff=0.6434
bk0: 816a 34388i bk1: 880a 34322i bk2: 856a 34867i bk3: 884a 34216i bk4: 832a 34841i bk5: 824a 35092i bk6: 872a 34757i bk7: 880a 35157i bk8: 684a 35130i bk9: 712a 34362i bk10: 708a 36423i bk11: 736a 36183i bk12: 668a 35835i bk13: 664a 35147i bk14: 728a 34252i bk15: 736a 34738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941081
Row_Buffer_Locality_read = 0.957776
Row_Buffer_Locality_write = 0.853165
Bank_Level_Parallism = 4.202388
Bank_Level_Parallism_Col = 3.818138
Bank_Level_Parallism_Ready = 1.775509
write_to_read_ratio_blp_rw_average = 0.466069
GrpLevelPara = 2.645070 

BW Util details:
bwutil = 0.485165 
total_CMD = 41996 
util_bw = 20375 
Wasted_Col = 9036 
Wasted_Row = 828 
Idle = 11757 

BW Util Bottlenecks: 
RCDc_limit = 2105 
RCDWRc_limit = 1384 
WTRc_limit = 6461 
RTWc_limit = 13566 
CCDLc_limit = 7337 
rwq = 0 
CCDLc_limit_alone = 5226 
WTRc_limit_alone = 5599 
RTWc_limit_alone = 12317 

Commands details: 
total_CMD = 41996 
n_nop = 20984 
Read = 12480 
Write = 0 
L2_Alloc = 0 
L2_WB = 7895 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 14856 
total_req = 20375 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 20375 
Row_Bus_Util =  0.041290 
CoL_Bus_Util = 0.485165 
Either_Row_CoL_Bus_Util = 0.500333 
Issued_on_Two_Bus_Simul_Util = 0.026122 
issued_two_Eff = 0.052208 
queue_avg = 17.034384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0344
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 78): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20898 n_act=872 n_pre=856 n_ref_event=0 n_req=14855 n_rd=12448 n_rd_L2_A=0 n_write=0 n_wr_bk=8058 bw_util=0.4883
n_activity=31791 dram_eff=0.645
bk0: 816a 33784i bk1: 876a 33792i bk2: 852a 34751i bk3: 880a 34422i bk4: 836a 34360i bk5: 824a 35158i bk6: 872a 34819i bk7: 880a 35126i bk8: 692a 34426i bk9: 696a 34573i bk10: 704a 34742i bk11: 732a 35547i bk12: 672a 35918i bk13: 664a 36145i bk14: 724a 35248i bk15: 728a 34965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941299
Row_Buffer_Locality_read = 0.958471
Row_Buffer_Locality_write = 0.852452
Bank_Level_Parallism = 4.227888
Bank_Level_Parallism_Col = 3.833350
Bank_Level_Parallism_Ready = 1.782210
write_to_read_ratio_blp_rw_average = 0.495152
GrpLevelPara = 2.611736 

BW Util details:
bwutil = 0.488285 
total_CMD = 41996 
util_bw = 20506 
Wasted_Col = 9166 
Wasted_Row = 843 
Idle = 11481 

BW Util Bottlenecks: 
RCDc_limit = 2031 
RCDWRc_limit = 1350 
WTRc_limit = 5177 
RTWc_limit = 14821 
CCDLc_limit = 7943 
rwq = 0 
CCDLc_limit_alone = 5628 
WTRc_limit_alone = 4323 
RTWc_limit_alone = 13360 

Commands details: 
total_CMD = 41996 
n_nop = 20898 
Read = 12448 
Write = 0 
L2_Alloc = 0 
L2_WB = 8058 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 14855 
total_req = 20506 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 20506 
Row_Bus_Util =  0.041147 
CoL_Bus_Util = 0.488285 
Either_Row_CoL_Bus_Util = 0.502381 
Issued_on_Two_Bus_Simul_Util = 0.027050 
issued_two_Eff = 0.053844 
queue_avg = 17.411991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.412
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 102): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20461 n_act=875 n_pre=859 n_ref_event=0 n_req=15146 n_rd=12584 n_rd_L2_A=0 n_write=0 n_wr_bk=8370 bw_util=0.499
n_activity=31326 dram_eff=0.6689
bk0: 876a 34170i bk1: 860a 34200i bk2: 872a 34559i bk3: 860a 33474i bk4: 840a 35414i bk5: 832a 34459i bk6: 880a 35918i bk7: 872a 35180i bk8: 720a 34122i bk9: 700a 34397i bk10: 736a 36218i bk11: 736a 35788i bk12: 672a 36562i bk13: 680a 36024i bk14: 708a 35143i bk15: 740a 35105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942221
Row_Buffer_Locality_read = 0.958598
Row_Buffer_Locality_write = 0.861719
Bank_Level_Parallism = 4.170385
Bank_Level_Parallism_Col = 3.746264
Bank_Level_Parallism_Ready = 1.772215
write_to_read_ratio_blp_rw_average = 0.480302
GrpLevelPara = 2.631480 

BW Util details:
bwutil = 0.498952 
total_CMD = 41996 
util_bw = 20954 
Wasted_Col = 8804 
Wasted_Row = 538 
Idle = 11700 

BW Util Bottlenecks: 
RCDc_limit = 1926 
RCDWRc_limit = 1326 
WTRc_limit = 5649 
RTWc_limit = 12821 
CCDLc_limit = 7325 
rwq = 0 
CCDLc_limit_alone = 5452 
WTRc_limit_alone = 5007 
RTWc_limit_alone = 11590 

Commands details: 
total_CMD = 41996 
n_nop = 20461 
Read = 12584 
Write = 0 
L2_Alloc = 0 
L2_WB = 8370 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 15146 
total_req = 20954 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 20954 
Row_Bus_Util =  0.041290 
CoL_Bus_Util = 0.498952 
Either_Row_CoL_Bus_Util = 0.512787 
Issued_on_Two_Bus_Simul_Util = 0.027455 
issued_two_Eff = 0.053541 
queue_avg = 17.378323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3783
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 99): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20502 n_act=874 n_pre=858 n_ref_event=0 n_req=15101 n_rd=12572 n_rd_L2_A=0 n_write=0 n_wr_bk=8294 bw_util=0.4969
n_activity=31822 dram_eff=0.6557
bk0: 884a 34035i bk1: 864a 34120i bk2: 868a 34360i bk3: 860a 33973i bk4: 836a 35730i bk5: 824a 34770i bk6: 888a 34791i bk7: 872a 34459i bk8: 700a 33481i bk9: 704a 33862i bk10: 736a 35856i bk11: 736a 35243i bk12: 672a 36731i bk13: 668a 35924i bk14: 720a 34716i bk15: 740a 35877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942123
Row_Buffer_Locality_read = 0.959354
Row_Buffer_Locality_write = 0.856465
Bank_Level_Parallism = 4.207424
Bank_Level_Parallism_Col = 3.803599
Bank_Level_Parallism_Ready = 1.737420
write_to_read_ratio_blp_rw_average = 0.501813
GrpLevelPara = 2.665002 

BW Util details:
bwutil = 0.496857 
total_CMD = 41996 
util_bw = 20866 
Wasted_Col = 9045 
Wasted_Row = 775 
Idle = 11310 

BW Util Bottlenecks: 
RCDc_limit = 1930 
RCDWRc_limit = 1391 
WTRc_limit = 5150 
RTWc_limit = 14622 
CCDLc_limit = 7974 
rwq = 0 
CCDLc_limit_alone = 5799 
WTRc_limit_alone = 4392 
RTWc_limit_alone = 13205 

Commands details: 
total_CMD = 41996 
n_nop = 20502 
Read = 12572 
Write = 0 
L2_Alloc = 0 
L2_WB = 8294 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 15101 
total_req = 20866 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 20866 
Row_Bus_Util =  0.041242 
CoL_Bus_Util = 0.496857 
Either_Row_CoL_Bus_Util = 0.511811 
Issued_on_Two_Bus_Simul_Util = 0.026288 
issued_two_Eff = 0.051363 
queue_avg = 18.564625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5646
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 96): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20513 n_act=872 n_pre=857 n_ref_event=0 n_req=15148 n_rd=12620 n_rd_L2_A=0 n_write=0 n_wr_bk=8287 bw_util=0.4978
n_activity=31754 dram_eff=0.6584
bk0: 880a 33853i bk1: 864a 34456i bk2: 872a 34725i bk3: 868a 34733i bk4: 832a 34789i bk5: 832a 34882i bk6: 880a 35035i bk7: 872a 34357i bk8: 708a 32932i bk9: 716a 34260i bk10: 736a 35920i bk11: 736a 35245i bk12: 680a 36459i bk13: 672a 35961i bk14: 728a 35738i bk15: 744a 34944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942353
Row_Buffer_Locality_read = 0.958479
Row_Buffer_Locality_write = 0.861727
Bank_Level_Parallism = 4.206454
Bank_Level_Parallism_Col = 3.806801
Bank_Level_Parallism_Ready = 1.772708
write_to_read_ratio_blp_rw_average = 0.500272
GrpLevelPara = 2.633388 

BW Util details:
bwutil = 0.497833 
total_CMD = 41996 
util_bw = 20907 
Wasted_Col = 8980 
Wasted_Row = 730 
Idle = 11379 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 1290 
WTRc_limit = 5673 
RTWc_limit = 12771 
CCDLc_limit = 7677 
rwq = 0 
CCDLc_limit_alone = 5669 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 11627 

Commands details: 
total_CMD = 41996 
n_nop = 20513 
Read = 12620 
Write = 0 
L2_Alloc = 0 
L2_WB = 8287 
n_act = 872 
n_pre = 857 
n_ref = 0 
n_req = 15148 
total_req = 20907 

Dual Bus Interface Util: 
issued_total_row = 1729 
issued_total_col = 20907 
Row_Bus_Util =  0.041171 
CoL_Bus_Util = 0.497833 
Either_Row_CoL_Bus_Util = 0.511549 
Issued_on_Two_Bus_Simul_Util = 0.027455 
issued_two_Eff = 0.053670 
queue_avg = 16.898443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8984
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 79): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20603 n_act=866 n_pre=850 n_ref_event=0 n_req=15065 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=8254 bw_util=0.4952
n_activity=31936 dram_eff=0.6512
bk0: 884a 33859i bk1: 872a 34621i bk2: 860a 35042i bk3: 860a 34631i bk4: 820a 35428i bk5: 832a 34831i bk6: 880a 35252i bk7: 872a 35279i bk8: 700a 33907i bk9: 712a 33819i bk10: 736a 35563i bk11: 736a 35618i bk12: 680a 35892i bk13: 652a 36299i bk14: 708a 34594i bk15: 740a 35280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942516
Row_Buffer_Locality_read = 0.958865
Row_Buffer_Locality_write = 0.861166
Bank_Level_Parallism = 4.130192
Bank_Level_Parallism_Col = 3.749582
Bank_Level_Parallism_Ready = 1.740215
write_to_read_ratio_blp_rw_average = 0.496342
GrpLevelPara = 2.624156 

BW Util details:
bwutil = 0.495238 
total_CMD = 41996 
util_bw = 20798 
Wasted_Col = 9185 
Wasted_Row = 787 
Idle = 11226 

BW Util Bottlenecks: 
RCDc_limit = 1950 
RCDWRc_limit = 1440 
WTRc_limit = 5582 
RTWc_limit = 13152 
CCDLc_limit = 7763 
rwq = 0 
CCDLc_limit_alone = 5817 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 11873 

Commands details: 
total_CMD = 41996 
n_nop = 20603 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 8254 
n_act = 866 
n_pre = 850 
n_ref = 0 
n_req = 15065 
total_req = 20798 

Dual Bus Interface Util: 
issued_total_row = 1716 
issued_total_col = 20798 
Row_Bus_Util =  0.040861 
CoL_Bus_Util = 0.495238 
Either_Row_CoL_Bus_Util = 0.509406 
Issued_on_Two_Bus_Simul_Util = 0.026693 
issued_two_Eff = 0.052400 
queue_avg = 16.905014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.905
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 95): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20847 n_act=866 n_pre=850 n_ref_event=0 n_req=14977 n_rd=12592 n_rd_L2_A=0 n_write=0 n_wr_bk=7966 bw_util=0.4895
n_activity=31189 dram_eff=0.6591
bk0: 884a 34254i bk1: 856a 34844i bk2: 880a 34381i bk3: 872a 33163i bk4: 820a 35124i bk5: 816a 34757i bk6: 880a 35199i bk7: 872a 34283i bk8: 716a 35772i bk9: 712a 35067i bk10: 736a 35734i bk11: 736a 35641i bk12: 680a 36345i bk13: 656a 36463i bk14: 724a 34965i bk15: 752a 34474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942178
Row_Buffer_Locality_read = 0.959101
Row_Buffer_Locality_write = 0.852830
Bank_Level_Parallism = 4.208447
Bank_Level_Parallism_Col = 3.802799
Bank_Level_Parallism_Ready = 1.810925
write_to_read_ratio_blp_rw_average = 0.457595
GrpLevelPara = 2.623679 

BW Util details:
bwutil = 0.489523 
total_CMD = 41996 
util_bw = 20558 
Wasted_Col = 8668 
Wasted_Row = 820 
Idle = 11950 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 1288 
WTRc_limit = 5937 
RTWc_limit = 11973 
CCDLc_limit = 7181 
rwq = 0 
CCDLc_limit_alone = 5323 
WTRc_limit_alone = 5059 
RTWc_limit_alone = 10993 

Commands details: 
total_CMD = 41996 
n_nop = 20847 
Read = 12592 
Write = 0 
L2_Alloc = 0 
L2_WB = 7966 
n_act = 866 
n_pre = 850 
n_ref = 0 
n_req = 14977 
total_req = 20558 

Dual Bus Interface Util: 
issued_total_row = 1716 
issued_total_col = 20558 
Row_Bus_Util =  0.040861 
CoL_Bus_Util = 0.489523 
Either_Row_CoL_Bus_Util = 0.503596 
Issued_on_Two_Bus_Simul_Util = 0.026788 
issued_two_Eff = 0.053194 
queue_avg = 17.631371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6314
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 81): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20533 n_act=885 n_pre=869 n_ref_event=0 n_req=15077 n_rd=12548 n_rd_L2_A=0 n_write=0 n_wr_bk=8332 bw_util=0.4972
n_activity=31452 dram_eff=0.6639
bk0: 872a 33951i bk1: 860a 35147i bk2: 872a 34669i bk3: 856a 33704i bk4: 816a 35363i bk5: 824a 34759i bk6: 880a 35118i bk7: 872a 34817i bk8: 704a 35399i bk9: 708a 34693i bk10: 736a 35403i bk11: 736a 35531i bk12: 684a 36658i bk13: 660a 36318i bk14: 724a 34370i bk15: 744a 34668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941301
Row_Buffer_Locality_read = 0.958403
Row_Buffer_Locality_write = 0.856408
Bank_Level_Parallism = 4.160985
Bank_Level_Parallism_Col = 3.742278
Bank_Level_Parallism_Ready = 1.750479
write_to_read_ratio_blp_rw_average = 0.481169
GrpLevelPara = 2.623420 

BW Util details:
bwutil = 0.497190 
total_CMD = 41996 
util_bw = 20880 
Wasted_Col = 8768 
Wasted_Row = 740 
Idle = 11608 

BW Util Bottlenecks: 
RCDc_limit = 2039 
RCDWRc_limit = 1287 
WTRc_limit = 4854 
RTWc_limit = 13036 
CCDLc_limit = 7435 
rwq = 0 
CCDLc_limit_alone = 5743 
WTRc_limit_alone = 4255 
RTWc_limit_alone = 11943 

Commands details: 
total_CMD = 41996 
n_nop = 20533 
Read = 12548 
Write = 0 
L2_Alloc = 0 
L2_WB = 8332 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 15077 
total_req = 20880 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 20880 
Row_Bus_Util =  0.041766 
CoL_Bus_Util = 0.497190 
Either_Row_CoL_Bus_Util = 0.511072 
Issued_on_Two_Bus_Simul_Util = 0.027884 
issued_two_Eff = 0.054559 
queue_avg = 17.005619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0056
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 85): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20591 n_act=870 n_pre=854 n_ref_event=0 n_req=15046 n_rd=12580 n_rd_L2_A=0 n_write=0 n_wr_bk=8192 bw_util=0.4946
n_activity=31193 dram_eff=0.6659
bk0: 892a 33998i bk1: 856a 34228i bk2: 872a 34345i bk3: 868a 33401i bk4: 828a 35444i bk5: 820a 34198i bk6: 880a 34365i bk7: 872a 33831i bk8: 716a 33161i bk9: 712a 33965i bk10: 732a 35172i bk11: 728a 35725i bk12: 688a 36024i bk13: 660a 35981i bk14: 720a 35126i bk15: 736a 35415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942177
Row_Buffer_Locality_read = 0.958426
Row_Buffer_Locality_write = 0.859286
Bank_Level_Parallism = 4.406733
Bank_Level_Parallism_Col = 4.017903
Bank_Level_Parallism_Ready = 1.802186
write_to_read_ratio_blp_rw_average = 0.497970
GrpLevelPara = 2.752699 

BW Util details:
bwutil = 0.494619 
total_CMD = 41996 
util_bw = 20772 
Wasted_Col = 8566 
Wasted_Row = 753 
Idle = 11905 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 1339 
WTRc_limit = 5772 
RTWc_limit = 14016 
CCDLc_limit = 7265 
rwq = 0 
CCDLc_limit_alone = 5313 
WTRc_limit_alone = 5008 
RTWc_limit_alone = 12828 

Commands details: 
total_CMD = 41996 
n_nop = 20591 
Read = 12580 
Write = 0 
L2_Alloc = 0 
L2_WB = 8192 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 15046 
total_req = 20772 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 20772 
Row_Bus_Util =  0.041052 
CoL_Bus_Util = 0.494619 
Either_Row_CoL_Bus_Util = 0.509691 
Issued_on_Two_Bus_Simul_Util = 0.025979 
issued_two_Eff = 0.050969 
queue_avg = 18.188423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1884
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 83): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20613 n_act=873 n_pre=857 n_ref_event=0 n_req=15090 n_rd=12580 n_rd_L2_A=0 n_write=0 n_wr_bk=8212 bw_util=0.4951
n_activity=31200 dram_eff=0.6664
bk0: 876a 34299i bk1: 860a 34732i bk2: 864a 34008i bk3: 864a 33367i bk4: 848a 36061i bk5: 832a 35052i bk6: 880a 35806i bk7: 872a 34861i bk8: 712a 35602i bk9: 700a 34232i bk10: 736a 35577i bk11: 736a 35326i bk12: 680a 35605i bk13: 656a 36379i bk14: 724a 34893i bk15: 740a 35593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942147
Row_Buffer_Locality_read = 0.958585
Row_Buffer_Locality_write = 0.859761
Bank_Level_Parallism = 4.185953
Bank_Level_Parallism_Col = 3.798354
Bank_Level_Parallism_Ready = 1.795065
write_to_read_ratio_blp_rw_average = 0.471131
GrpLevelPara = 2.655658 

BW Util details:
bwutil = 0.495095 
total_CMD = 41996 
util_bw = 20792 
Wasted_Col = 8438 
Wasted_Row = 783 
Idle = 11983 

BW Util Bottlenecks: 
RCDc_limit = 2016 
RCDWRc_limit = 1351 
WTRc_limit = 5233 
RTWc_limit = 12827 
CCDLc_limit = 6939 
rwq = 0 
CCDLc_limit_alone = 5095 
WTRc_limit_alone = 4592 
RTWc_limit_alone = 11624 

Commands details: 
total_CMD = 41996 
n_nop = 20613 
Read = 12580 
Write = 0 
L2_Alloc = 0 
L2_WB = 8212 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 15090 
total_req = 20792 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 20792 
Row_Bus_Util =  0.041194 
CoL_Bus_Util = 0.495095 
Either_Row_CoL_Bus_Util = 0.509168 
Issued_on_Two_Bus_Simul_Util = 0.027122 
issued_two_Eff = 0.053267 
queue_avg = 17.654276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6543
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 70): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20718 n_act=873 n_pre=857 n_ref_event=0 n_req=15041 n_rd=12581 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.4927
n_activity=31600 dram_eff=0.6548
bk0: 872a 33436i bk1: 864a 34775i bk2: 888a 34560i bk3: 884a 33969i bk4: 856a 35450i bk5: 824a 35612i bk6: 881a 36085i bk7: 872a 34527i bk8: 688a 34995i bk9: 716a 34119i bk10: 736a 35550i bk11: 736a 35236i bk12: 660a 36768i bk13: 688a 35948i bk14: 700a 35132i bk15: 716a 34976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941939
Row_Buffer_Locality_read = 0.959307
Row_Buffer_Locality_write = 0.852893
Bank_Level_Parallism = 4.132821
Bank_Level_Parallism_Col = 3.703044
Bank_Level_Parallism_Ready = 1.751208
write_to_read_ratio_blp_rw_average = 0.484672
GrpLevelPara = 2.636070 

BW Util details:
bwutil = 0.492714 
total_CMD = 41996 
util_bw = 20692 
Wasted_Col = 9072 
Wasted_Row = 683 
Idle = 11549 

BW Util Bottlenecks: 
RCDc_limit = 2034 
RCDWRc_limit = 1316 
WTRc_limit = 5212 
RTWc_limit = 13927 
CCDLc_limit = 7541 
rwq = 0 
CCDLc_limit_alone = 5691 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 12719 

Commands details: 
total_CMD = 41996 
n_nop = 20718 
Read = 12581 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 15041 
total_req = 20692 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 20692 
Row_Bus_Util =  0.041194 
CoL_Bus_Util = 0.492714 
Either_Row_CoL_Bus_Util = 0.506667 
Issued_on_Two_Bus_Simul_Util = 0.027241 
issued_two_Eff = 0.053764 
queue_avg = 17.910873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9109
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 67): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20730 n_act=872 n_pre=856 n_ref_event=0 n_req=15006 n_rd=12605 n_rd_L2_A=0 n_write=0 n_wr_bk=8044 bw_util=0.4917
n_activity=31309 dram_eff=0.6595
bk0: 876a 34018i bk1: 860a 34430i bk2: 880a 34633i bk3: 880a 35023i bk4: 844a 34347i bk5: 832a 35741i bk6: 881a 34492i bk7: 872a 35105i bk8: 712a 35141i bk9: 708a 35139i bk10: 736a 36277i bk11: 736a 35848i bk12: 672a 36516i bk13: 680a 36324i bk14: 716a 35420i bk15: 720a 35392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941867
Row_Buffer_Locality_read = 0.959305
Row_Buffer_Locality_write = 0.850042
Bank_Level_Parallism = 4.105397
Bank_Level_Parallism_Col = 3.693279
Bank_Level_Parallism_Ready = 1.741392
write_to_read_ratio_blp_rw_average = 0.475223
GrpLevelPara = 2.628635 

BW Util details:
bwutil = 0.491690 
total_CMD = 41996 
util_bw = 20649 
Wasted_Col = 8588 
Wasted_Row = 745 
Idle = 12014 

BW Util Bottlenecks: 
RCDc_limit = 1985 
RCDWRc_limit = 1412 
WTRc_limit = 5065 
RTWc_limit = 12416 
CCDLc_limit = 6964 
rwq = 0 
CCDLc_limit_alone = 5198 
WTRc_limit_alone = 4404 
RTWc_limit_alone = 11311 

Commands details: 
total_CMD = 41996 
n_nop = 20730 
Read = 12605 
Write = 0 
L2_Alloc = 0 
L2_WB = 8044 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 15006 
total_req = 20649 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 20649 
Row_Bus_Util =  0.041147 
CoL_Bus_Util = 0.491690 
Either_Row_CoL_Bus_Util = 0.506382 
Issued_on_Two_Bus_Simul_Util = 0.026455 
issued_two_Eff = 0.052243 
queue_avg = 17.622679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6227
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 72): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20914 n_act=877 n_pre=861 n_ref_event=0 n_req=14931 n_rd=12589 n_rd_L2_A=0 n_write=0 n_wr_bk=7904 bw_util=0.488
n_activity=30645 dram_eff=0.6687
bk0: 880a 33716i bk1: 868a 34939i bk2: 876a 34166i bk3: 880a 34301i bk4: 840a 34452i bk5: 828a 35134i bk6: 881a 33862i bk7: 872a 34816i bk8: 708a 35038i bk9: 728a 34817i bk10: 728a 36037i bk11: 736a 35722i bk12: 660a 36760i bk13: 692a 35974i bk14: 700a 34697i bk15: 712a 35332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941263
Row_Buffer_Locality_read = 0.958218
Row_Buffer_Locality_write = 0.850128
Bank_Level_Parallism = 4.304524
Bank_Level_Parallism_Col = 3.876248
Bank_Level_Parallism_Ready = 1.777241
write_to_read_ratio_blp_rw_average = 0.482323
GrpLevelPara = 2.710864 

BW Util details:
bwutil = 0.487975 
total_CMD = 41996 
util_bw = 20493 
Wasted_Col = 8416 
Wasted_Row = 619 
Idle = 12468 

BW Util Bottlenecks: 
RCDc_limit = 1903 
RCDWRc_limit = 1230 
WTRc_limit = 5373 
RTWc_limit = 12504 
CCDLc_limit = 6980 
rwq = 0 
CCDLc_limit_alone = 4968 
WTRc_limit_alone = 4636 
RTWc_limit_alone = 11229 

Commands details: 
total_CMD = 41996 
n_nop = 20914 
Read = 12589 
Write = 0 
L2_Alloc = 0 
L2_WB = 7904 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 14931 
total_req = 20493 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 20493 
Row_Bus_Util =  0.041385 
CoL_Bus_Util = 0.487975 
Either_Row_CoL_Bus_Util = 0.502000 
Issued_on_Two_Bus_Simul_Util = 0.027360 
issued_two_Eff = 0.054501 
queue_avg = 18.077816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0778
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 84): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20585 n_act=884 n_pre=868 n_ref_event=0 n_req=15066 n_rd=12597 n_rd_L2_A=0 n_write=0 n_wr_bk=8207 bw_util=0.4954
n_activity=31477 dram_eff=0.6609
bk0: 892a 34128i bk1: 852a 34947i bk2: 880a 34626i bk3: 880a 35104i bk4: 856a 35413i bk5: 828a 35071i bk6: 881a 36049i bk7: 872a 35382i bk8: 708a 34992i bk9: 712a 34372i bk10: 736a 36307i bk11: 736a 36108i bk12: 656a 36149i bk13: 668a 36133i bk14: 720a 34779i bk15: 720a 35183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941325
Row_Buffer_Locality_read = 0.959117
Row_Buffer_Locality_write = 0.850547
Bank_Level_Parallism = 4.045230
Bank_Level_Parallism_Col = 3.633181
Bank_Level_Parallism_Ready = 1.742357
write_to_read_ratio_blp_rw_average = 0.461794
GrpLevelPara = 2.613970 

BW Util details:
bwutil = 0.495381 
total_CMD = 41996 
util_bw = 20804 
Wasted_Col = 8576 
Wasted_Row = 843 
Idle = 11773 

BW Util Bottlenecks: 
RCDc_limit = 1861 
RCDWRc_limit = 1381 
WTRc_limit = 5857 
RTWc_limit = 10814 
CCDLc_limit = 7216 
rwq = 0 
CCDLc_limit_alone = 5439 
WTRc_limit_alone = 5090 
RTWc_limit_alone = 9804 

Commands details: 
total_CMD = 41996 
n_nop = 20585 
Read = 12597 
Write = 0 
L2_Alloc = 0 
L2_WB = 8207 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 15066 
total_req = 20804 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 20804 
Row_Bus_Util =  0.041718 
CoL_Bus_Util = 0.495381 
Either_Row_CoL_Bus_Util = 0.509834 
Issued_on_Two_Bus_Simul_Util = 0.027265 
issued_two_Eff = 0.053477 
queue_avg = 18.033312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0333
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 85): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20772 n_act=856 n_pre=841 n_ref_event=0 n_req=15010 n_rd=12602 n_rd_L2_A=0 n_write=0 n_wr_bk=8028 bw_util=0.4912
n_activity=31149 dram_eff=0.6623
bk0: 880a 34092i bk1: 868a 34800i bk2: 876a 33839i bk3: 884a 33807i bk4: 852a 34289i bk5: 836a 35481i bk6: 880a 35021i bk7: 870a 35241i bk8: 700a 35146i bk9: 724a 35047i bk10: 728a 36225i bk11: 736a 36083i bk12: 656a 36275i bk13: 672a 35851i bk14: 712a 35577i bk15: 728a 35653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942901
Row_Buffer_Locality_read = 0.959775
Row_Buffer_Locality_write = 0.854470
Bank_Level_Parallism = 4.175027
Bank_Level_Parallism_Col = 3.758080
Bank_Level_Parallism_Ready = 1.736743
write_to_read_ratio_blp_rw_average = 0.467372
GrpLevelPara = 2.636295 

BW Util details:
bwutil = 0.491237 
total_CMD = 41996 
util_bw = 20630 
Wasted_Col = 8514 
Wasted_Row = 680 
Idle = 12172 

BW Util Bottlenecks: 
RCDc_limit = 1883 
RCDWRc_limit = 1321 
WTRc_limit = 5682 
RTWc_limit = 12707 
CCDLc_limit = 7098 
rwq = 0 
CCDLc_limit_alone = 5308 
WTRc_limit_alone = 4965 
RTWc_limit_alone = 11634 

Commands details: 
total_CMD = 41996 
n_nop = 20772 
Read = 12602 
Write = 0 
L2_Alloc = 0 
L2_WB = 8028 
n_act = 856 
n_pre = 841 
n_ref = 0 
n_req = 15010 
total_req = 20630 

Dual Bus Interface Util: 
issued_total_row = 1697 
issued_total_col = 20630 
Row_Bus_Util =  0.040409 
CoL_Bus_Util = 0.491237 
Either_Row_CoL_Bus_Util = 0.505381 
Issued_on_Two_Bus_Simul_Util = 0.026264 
issued_two_Eff = 0.051969 
queue_avg = 17.198185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1982
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 69): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20742 n_act=916 n_pre=900 n_ref_event=0 n_req=14998 n_rd=12557 n_rd_L2_A=0 n_write=0 n_wr_bk=8083 bw_util=0.4915
n_activity=31615 dram_eff=0.6529
bk0: 884a 33027i bk1: 856a 34687i bk2: 880a 35130i bk3: 876a 34351i bk4: 840a 33359i bk5: 832a 35606i bk6: 880a 35278i bk7: 865a 34946i bk8: 692a 34479i bk9: 716a 34375i bk10: 732a 35732i bk11: 736a 36177i bk12: 656a 36436i bk13: 672a 36354i bk14: 724a 35305i bk15: 716a 35435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938901
Row_Buffer_Locality_read = 0.956286
Row_Buffer_Locality_write = 0.849157
Bank_Level_Parallism = 4.148833
Bank_Level_Parallism_Col = 3.706543
Bank_Level_Parallism_Ready = 1.728779
write_to_read_ratio_blp_rw_average = 0.501932
GrpLevelPara = 2.629049 

BW Util details:
bwutil = 0.491475 
total_CMD = 41996 
util_bw = 20640 
Wasted_Col = 9095 
Wasted_Row = 695 
Idle = 11566 

BW Util Bottlenecks: 
RCDc_limit = 2110 
RCDWRc_limit = 1331 
WTRc_limit = 5088 
RTWc_limit = 13299 
CCDLc_limit = 7303 
rwq = 0 
CCDLc_limit_alone = 5521 
WTRc_limit_alone = 4471 
RTWc_limit_alone = 12134 

Commands details: 
total_CMD = 41996 
n_nop = 20742 
Read = 12557 
Write = 0 
L2_Alloc = 0 
L2_WB = 8083 
n_act = 916 
n_pre = 900 
n_ref = 0 
n_req = 14998 
total_req = 20640 

Dual Bus Interface Util: 
issued_total_row = 1816 
issued_total_col = 20640 
Row_Bus_Util =  0.043242 
CoL_Bus_Util = 0.491475 
Either_Row_CoL_Bus_Util = 0.506096 
Issued_on_Two_Bus_Simul_Util = 0.028622 
issued_two_Eff = 0.056554 
queue_avg = 17.403585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4036
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 68): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20729 n_act=914 n_pre=898 n_ref_event=0 n_req=15020 n_rd=12610 n_rd_L2_A=0 n_write=0 n_wr_bk=8013 bw_util=0.4911
n_activity=31634 dram_eff=0.6519
bk0: 892a 34307i bk1: 860a 35495i bk2: 880a 35119i bk3: 888a 34415i bk4: 844a 34944i bk5: 836a 34944i bk6: 880a 35279i bk7: 866a 34760i bk8: 700a 32914i bk9: 724a 34354i bk10: 728a 35718i bk11: 736a 35149i bk12: 676a 36051i bk13: 660a 35735i bk14: 728a 34385i bk15: 712a 35365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939144
Row_Buffer_Locality_read = 0.955432
Row_Buffer_Locality_write = 0.853881
Bank_Level_Parallism = 4.214095
Bank_Level_Parallism_Col = 3.791486
Bank_Level_Parallism_Ready = 1.733792
write_to_read_ratio_blp_rw_average = 0.478017
GrpLevelPara = 2.648285 

BW Util details:
bwutil = 0.491071 
total_CMD = 41996 
util_bw = 20623 
Wasted_Col = 8955 
Wasted_Row = 801 
Idle = 11617 

BW Util Bottlenecks: 
RCDc_limit = 2202 
RCDWRc_limit = 1426 
WTRc_limit = 5916 
RTWc_limit = 13134 
CCDLc_limit = 7721 
rwq = 0 
CCDLc_limit_alone = 5661 
WTRc_limit_alone = 5093 
RTWc_limit_alone = 11897 

Commands details: 
total_CMD = 41996 
n_nop = 20729 
Read = 12610 
Write = 0 
L2_Alloc = 0 
L2_WB = 8013 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 15020 
total_req = 20623 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 20623 
Row_Bus_Util =  0.043147 
CoL_Bus_Util = 0.491071 
Either_Row_CoL_Bus_Util = 0.506405 
Issued_on_Two_Bus_Simul_Util = 0.027812 
issued_two_Eff = 0.054921 
queue_avg = 17.579985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.58
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 95): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20644 n_act=897 n_pre=881 n_ref_event=0 n_req=15051 n_rd=12568 n_rd_L2_A=0 n_write=0 n_wr_bk=8139 bw_util=0.4931
n_activity=31806 dram_eff=0.651
bk0: 884a 33474i bk1: 852a 35453i bk2: 880a 34384i bk3: 884a 34204i bk4: 840a 34960i bk5: 832a 35120i bk6: 880a 35457i bk7: 868a 35445i bk8: 708a 34632i bk9: 712a 34614i bk10: 728a 35783i bk11: 736a 35253i bk12: 680a 36368i bk13: 664a 36169i bk14: 708a 34999i bk15: 712a 35138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940403
Row_Buffer_Locality_read = 0.957034
Row_Buffer_Locality_write = 0.856222
Bank_Level_Parallism = 4.079986
Bank_Level_Parallism_Col = 3.666990
Bank_Level_Parallism_Ready = 1.721882
write_to_read_ratio_blp_rw_average = 0.467934
GrpLevelPara = 2.597645 

BW Util details:
bwutil = 0.493071 
total_CMD = 41996 
util_bw = 20707 
Wasted_Col = 9262 
Wasted_Row = 799 
Idle = 11228 

BW Util Bottlenecks: 
RCDc_limit = 2141 
RCDWRc_limit = 1398 
WTRc_limit = 5973 
RTWc_limit = 13016 
CCDLc_limit = 7873 
rwq = 0 
CCDLc_limit_alone = 5706 
WTRc_limit_alone = 5002 
RTWc_limit_alone = 11820 

Commands details: 
total_CMD = 41996 
n_nop = 20644 
Read = 12568 
Write = 0 
L2_Alloc = 0 
L2_WB = 8139 
n_act = 897 
n_pre = 881 
n_ref = 0 
n_req = 15051 
total_req = 20707 

Dual Bus Interface Util: 
issued_total_row = 1778 
issued_total_col = 20707 
Row_Bus_Util =  0.042337 
CoL_Bus_Util = 0.493071 
Either_Row_CoL_Bus_Util = 0.508429 
Issued_on_Two_Bus_Simul_Util = 0.026979 
issued_two_Eff = 0.053063 
queue_avg = 17.133179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1332
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 101): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20683 n_act=866 n_pre=850 n_ref_event=0 n_req=15039 n_rd=12508 n_rd_L2_A=0 n_write=0 n_wr_bk=8205 bw_util=0.4932
n_activity=31379 dram_eff=0.6601
bk0: 888a 34169i bk1: 872a 34443i bk2: 872a 34041i bk3: 868a 34585i bk4: 840a 34996i bk5: 828a 35263i bk6: 880a 34032i bk7: 864a 34620i bk8: 696a 34715i bk9: 700a 33850i bk10: 736a 35784i bk11: 728a 35439i bk12: 672a 35919i bk13: 668a 35873i bk14: 736a 35336i bk15: 660a 36014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942416
Row_Buffer_Locality_read = 0.958746
Row_Buffer_Locality_write = 0.861715
Bank_Level_Parallism = 4.212926
Bank_Level_Parallism_Col = 3.809790
Bank_Level_Parallism_Ready = 1.786414
write_to_read_ratio_blp_rw_average = 0.495427
GrpLevelPara = 2.652497 

BW Util details:
bwutil = 0.493214 
total_CMD = 41996 
util_bw = 20713 
Wasted_Col = 8863 
Wasted_Row = 782 
Idle = 11638 

BW Util Bottlenecks: 
RCDc_limit = 2063 
RCDWRc_limit = 1284 
WTRc_limit = 5841 
RTWc_limit = 13127 
CCDLc_limit = 7598 
rwq = 0 
CCDLc_limit_alone = 5435 
WTRc_limit_alone = 5001 
RTWc_limit_alone = 11804 

Commands details: 
total_CMD = 41996 
n_nop = 20683 
Read = 12508 
Write = 0 
L2_Alloc = 0 
L2_WB = 8205 
n_act = 866 
n_pre = 850 
n_ref = 0 
n_req = 15039 
total_req = 20713 

Dual Bus Interface Util: 
issued_total_row = 1716 
issued_total_col = 20713 
Row_Bus_Util =  0.040861 
CoL_Bus_Util = 0.493214 
Either_Row_CoL_Bus_Util = 0.507501 
Issued_on_Two_Bus_Simul_Util = 0.026574 
issued_two_Eff = 0.052362 
queue_avg = 18.422159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4222
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 105): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20741 n_act=885 n_pre=869 n_ref_event=0 n_req=14936 n_rd=12457 n_rd_L2_A=0 n_write=0 n_wr_bk=8194 bw_util=0.4917
n_activity=31424 dram_eff=0.6572
bk0: 892a 33616i bk1: 876a 34472i bk2: 872a 34607i bk3: 848a 34182i bk4: 816a 35516i bk5: 808a 35533i bk6: 880a 34474i bk7: 865a 34990i bk8: 684a 33684i bk9: 700a 33177i bk10: 736a 35879i bk11: 736a 35929i bk12: 664a 36499i bk13: 672a 35816i bk14: 752a 35578i bk15: 656a 36513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940747
Row_Buffer_Locality_read = 0.958176
Row_Buffer_Locality_write = 0.853167
Bank_Level_Parallism = 4.178744
Bank_Level_Parallism_Col = 3.800882
Bank_Level_Parallism_Ready = 1.742628
write_to_read_ratio_blp_rw_average = 0.500585
GrpLevelPara = 2.694708 

BW Util details:
bwutil = 0.491737 
total_CMD = 41996 
util_bw = 20651 
Wasted_Col = 8687 
Wasted_Row = 912 
Idle = 11746 

BW Util Bottlenecks: 
RCDc_limit = 1929 
RCDWRc_limit = 1413 
WTRc_limit = 5728 
RTWc_limit = 12340 
CCDLc_limit = 7029 
rwq = 0 
CCDLc_limit_alone = 5088 
WTRc_limit_alone = 4885 
RTWc_limit_alone = 11242 

Commands details: 
total_CMD = 41996 
n_nop = 20741 
Read = 12457 
Write = 0 
L2_Alloc = 0 
L2_WB = 8194 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 14936 
total_req = 20651 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 20651 
Row_Bus_Util =  0.041766 
CoL_Bus_Util = 0.491737 
Either_Row_CoL_Bus_Util = 0.506120 
Issued_on_Two_Bus_Simul_Util = 0.027384 
issued_two_Eff = 0.054105 
queue_avg = 18.046219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0462
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 61): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20782 n_act=878 n_pre=862 n_ref_event=0 n_req=14915 n_rd=12421 n_rd_L2_A=0 n_write=0 n_wr_bk=8148 bw_util=0.4898
n_activity=31549 dram_eff=0.652
bk0: 888a 33244i bk1: 876a 34093i bk2: 864a 35037i bk3: 868a 34227i bk4: 792a 35074i bk5: 816a 35041i bk6: 880a 34595i bk7: 865a 35088i bk8: 676a 33363i bk9: 708a 33256i bk10: 736a 34847i bk11: 728a 35421i bk12: 668a 35524i bk13: 668a 35496i bk14: 736a 34240i bk15: 652a 36307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941133
Row_Buffer_Locality_read = 0.958457
Row_Buffer_Locality_write = 0.854852
Bank_Level_Parallism = 4.338900
Bank_Level_Parallism_Col = 3.970380
Bank_Level_Parallism_Ready = 1.805824
write_to_read_ratio_blp_rw_average = 0.517643
GrpLevelPara = 2.701591 

BW Util details:
bwutil = 0.489785 
total_CMD = 41996 
util_bw = 20569 
Wasted_Col = 8920 
Wasted_Row = 933 
Idle = 11574 

BW Util Bottlenecks: 
RCDc_limit = 2057 
RCDWRc_limit = 1470 
WTRc_limit = 5231 
RTWc_limit = 14039 
CCDLc_limit = 7323 
rwq = 0 
CCDLc_limit_alone = 5174 
WTRc_limit_alone = 4449 
RTWc_limit_alone = 12672 

Commands details: 
total_CMD = 41996 
n_nop = 20782 
Read = 12421 
Write = 0 
L2_Alloc = 0 
L2_WB = 8148 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 14915 
total_req = 20569 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 20569 
Row_Bus_Util =  0.041433 
CoL_Bus_Util = 0.489785 
Either_Row_CoL_Bus_Util = 0.505143 
Issued_on_Two_Bus_Simul_Util = 0.026074 
issued_two_Eff = 0.051617 
queue_avg = 17.852890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8529
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 84): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20676 n_act=879 n_pre=863 n_ref_event=0 n_req=14987 n_rd=12450 n_rd_L2_A=0 n_write=0 n_wr_bk=8289 bw_util=0.4938
n_activity=31206 dram_eff=0.6646
bk0: 888a 34110i bk1: 876a 34506i bk2: 876a 34946i bk3: 852a 34120i bk4: 804a 34927i bk5: 816a 35782i bk6: 881a 34406i bk7: 865a 33688i bk8: 676a 34447i bk9: 696a 34556i bk10: 736a 35481i bk11: 728a 35927i bk12: 676a 36263i bk13: 672a 35903i bk14: 752a 34345i bk15: 656a 35373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941349
Row_Buffer_Locality_read = 0.958474
Row_Buffer_Locality_write = 0.857312
Bank_Level_Parallism = 4.270010
Bank_Level_Parallism_Col = 3.851047
Bank_Level_Parallism_Ready = 1.744539
write_to_read_ratio_blp_rw_average = 0.491421
GrpLevelPara = 2.686534 

BW Util details:
bwutil = 0.493833 
total_CMD = 41996 
util_bw = 20739 
Wasted_Col = 8508 
Wasted_Row = 763 
Idle = 11986 

BW Util Bottlenecks: 
RCDc_limit = 1831 
RCDWRc_limit = 1393 
WTRc_limit = 5500 
RTWc_limit = 13382 
CCDLc_limit = 7179 
rwq = 0 
CCDLc_limit_alone = 5150 
WTRc_limit_alone = 4733 
RTWc_limit_alone = 12120 

Commands details: 
total_CMD = 41996 
n_nop = 20676 
Read = 12450 
Write = 0 
L2_Alloc = 0 
L2_WB = 8289 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 14987 
total_req = 20739 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 20739 
Row_Bus_Util =  0.041480 
CoL_Bus_Util = 0.493833 
Either_Row_CoL_Bus_Util = 0.507667 
Issued_on_Two_Bus_Simul_Util = 0.027645 
issued_two_Eff = 0.054456 
queue_avg = 18.656015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.656
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 61): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20870 n_act=853 n_pre=837 n_ref_event=0 n_req=14930 n_rd=12464 n_rd_L2_A=0 n_write=0 n_wr_bk=8112 bw_util=0.49
n_activity=31404 dram_eff=0.6552
bk0: 880a 32949i bk1: 888a 34306i bk2: 868a 34527i bk3: 860a 34535i bk4: 820a 34734i bk5: 828a 35407i bk6: 880a 34581i bk7: 864a 34115i bk8: 676a 33162i bk9: 712a 34298i bk10: 736a 34970i bk11: 720a 36094i bk12: 672a 35509i bk13: 672a 35521i bk14: 736a 34262i bk15: 652a 36314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942867
Row_Buffer_Locality_read = 0.957879
Row_Buffer_Locality_write = 0.866991
Bank_Level_Parallism = 4.378186
Bank_Level_Parallism_Col = 3.993412
Bank_Level_Parallism_Ready = 1.798211
write_to_read_ratio_blp_rw_average = 0.506788
GrpLevelPara = 2.696703 

BW Util details:
bwutil = 0.489951 
total_CMD = 41996 
util_bw = 20576 
Wasted_Col = 8784 
Wasted_Row = 694 
Idle = 11942 

BW Util Bottlenecks: 
RCDc_limit = 1884 
RCDWRc_limit = 1256 
WTRc_limit = 5057 
RTWc_limit = 14992 
CCDLc_limit = 7267 
rwq = 0 
CCDLc_limit_alone = 5163 
WTRc_limit_alone = 4470 
RTWc_limit_alone = 13475 

Commands details: 
total_CMD = 41996 
n_nop = 20870 
Read = 12464 
Write = 0 
L2_Alloc = 0 
L2_WB = 8112 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 14930 
total_req = 20576 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 20576 
Row_Bus_Util =  0.040242 
CoL_Bus_Util = 0.489951 
Either_Row_CoL_Bus_Util = 0.503048 
Issued_on_Two_Bus_Simul_Util = 0.027145 
issued_two_Eff = 0.053962 
queue_avg = 18.128036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.128
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 105): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20834 n_act=880 n_pre=864 n_ref_event=0 n_req=14917 n_rd=12440 n_rd_L2_A=0 n_write=0 n_wr_bk=8124 bw_util=0.4897
n_activity=31157 dram_eff=0.66
bk0: 888a 33789i bk1: 868a 34767i bk2: 868a 34772i bk3: 856a 33594i bk4: 804a 34905i bk5: 828a 35529i bk6: 880a 35067i bk7: 864a 34896i bk8: 680a 34640i bk9: 716a 34252i bk10: 736a 35612i bk11: 724a 35344i bk12: 680a 35892i bk13: 664a 35904i bk14: 744a 34730i bk15: 640a 35865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941007
Row_Buffer_Locality_read = 0.956994
Row_Buffer_Locality_write = 0.860719
Bank_Level_Parallism = 4.236248
Bank_Level_Parallism_Col = 3.838679
Bank_Level_Parallism_Ready = 1.783748
write_to_read_ratio_blp_rw_average = 0.489652
GrpLevelPara = 2.711177 

BW Util details:
bwutil = 0.489666 
total_CMD = 41996 
util_bw = 20564 
Wasted_Col = 8692 
Wasted_Row = 793 
Idle = 11947 

BW Util Bottlenecks: 
RCDc_limit = 2118 
RCDWRc_limit = 1337 
WTRc_limit = 5888 
RTWc_limit = 13587 
CCDLc_limit = 7350 
rwq = 0 
CCDLc_limit_alone = 5250 
WTRc_limit_alone = 5053 
RTWc_limit_alone = 12322 

Commands details: 
total_CMD = 41996 
n_nop = 20834 
Read = 12440 
Write = 0 
L2_Alloc = 0 
L2_WB = 8124 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 14917 
total_req = 20564 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 20564 
Row_Bus_Util =  0.041528 
CoL_Bus_Util = 0.489666 
Either_Row_CoL_Bus_Util = 0.503905 
Issued_on_Two_Bus_Simul_Util = 0.027288 
issued_two_Eff = 0.054154 
queue_avg = 17.814102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8141
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 52): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20998 n_act=886 n_pre=870 n_ref_event=0 n_req=14827 n_rd=12421 n_rd_L2_A=0 n_write=0 n_wr_bk=7988 bw_util=0.486
n_activity=30830 dram_eff=0.662
bk0: 888a 33462i bk1: 868a 33944i bk2: 864a 35110i bk3: 868a 34259i bk4: 816a 35857i bk5: 816a 34950i bk6: 881a 35143i bk7: 864a 35032i bk8: 668a 35567i bk9: 704a 34156i bk10: 736a 35362i bk11: 720a 35392i bk12: 668a 35938i bk13: 672a 34931i bk14: 736a 34373i bk15: 652a 36052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940244
Row_Buffer_Locality_read = 0.957330
Row_Buffer_Locality_write = 0.852037
Bank_Level_Parallism = 4.295578
Bank_Level_Parallism_Col = 3.869797
Bank_Level_Parallism_Ready = 1.829928
write_to_read_ratio_blp_rw_average = 0.469757
GrpLevelPara = 2.666056 

BW Util details:
bwutil = 0.485975 
total_CMD = 41996 
util_bw = 20409 
Wasted_Col = 8578 
Wasted_Row = 633 
Idle = 12376 

BW Util Bottlenecks: 
RCDc_limit = 1988 
RCDWRc_limit = 1382 
WTRc_limit = 5235 
RTWc_limit = 13182 
CCDLc_limit = 6950 
rwq = 0 
CCDLc_limit_alone = 5070 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 12039 

Commands details: 
total_CMD = 41996 
n_nop = 20998 
Read = 12421 
Write = 0 
L2_Alloc = 0 
L2_WB = 7988 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 14827 
total_req = 20409 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 20409 
Row_Bus_Util =  0.041814 
CoL_Bus_Util = 0.485975 
Either_Row_CoL_Bus_Util = 0.500000 
Issued_on_Two_Bus_Simul_Util = 0.027788 
issued_two_Eff = 0.055577 
queue_avg = 17.829556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8296
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 85): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41996 n_nop=20936 n_act=917 n_pre=901 n_ref_event=0 n_req=14862 n_rd=12424 n_rd_L2_A=0 n_write=0 n_wr_bk=8001 bw_util=0.4864
n_activity=31366 dram_eff=0.6512
bk0: 888a 33223i bk1: 872a 34904i bk2: 872a 34581i bk3: 852a 33960i bk4: 812a 34923i bk5: 824a 35336i bk6: 880a 34963i bk7: 864a 35037i bk8: 688a 35168i bk9: 696a 34969i bk10: 736a 36393i bk11: 720a 36248i bk12: 676a 36357i bk13: 664a 35711i bk14: 736a 35169i bk15: 644a 35830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938299
Row_Buffer_Locality_read = 0.955650
Row_Buffer_Locality_write = 0.849877
Bank_Level_Parallism = 4.113086
Bank_Level_Parallism_Col = 3.694479
Bank_Level_Parallism_Ready = 1.758384
write_to_read_ratio_blp_rw_average = 0.479585
GrpLevelPara = 2.620473 

BW Util details:
bwutil = 0.486356 
total_CMD = 41996 
util_bw = 20425 
Wasted_Col = 8919 
Wasted_Row = 810 
Idle = 11842 

BW Util Bottlenecks: 
RCDc_limit = 2153 
RCDWRc_limit = 1405 
WTRc_limit = 5283 
RTWc_limit = 12996 
CCDLc_limit = 7212 
rwq = 0 
CCDLc_limit_alone = 5288 
WTRc_limit_alone = 4626 
RTWc_limit_alone = 11729 

Commands details: 
total_CMD = 41996 
n_nop = 20936 
Read = 12424 
Write = 0 
L2_Alloc = 0 
L2_WB = 8001 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 14862 
total_req = 20425 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 20425 
Row_Bus_Util =  0.043290 
CoL_Bus_Util = 0.486356 
Either_Row_CoL_Bus_Util = 0.501476 
Issued_on_Two_Bus_Simul_Util = 0.028169 
issued_two_Eff = 0.056173 
queue_avg = 17.335175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22096, Miss = 8444, Miss_rate = 0.382, Pending_hits = 327, Reservation_fails = 39
L2_cache_bank[1]: Access = 22458, Miss = 8663, Miss_rate = 0.386, Pending_hits = 336, Reservation_fails = 83
L2_cache_bank[2]: Access = 22623, Miss = 8529, Miss_rate = 0.377, Pending_hits = 225, Reservation_fails = 820
L2_cache_bank[3]: Access = 22810, Miss = 8625, Miss_rate = 0.378, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[4]: Access = 22605, Miss = 8520, Miss_rate = 0.377, Pending_hits = 257, Reservation_fails = 138
L2_cache_bank[5]: Access = 22822, Miss = 8632, Miss_rate = 0.378, Pending_hits = 301, Reservation_fails = 418
L2_cache_bank[6]: Access = 22620, Miss = 8521, Miss_rate = 0.377, Pending_hits = 187, Reservation_fails = 591
L2_cache_bank[7]: Access = 22869, Miss = 8603, Miss_rate = 0.376, Pending_hits = 355, Reservation_fails = 24
L2_cache_bank[8]: Access = 22711, Miss = 8508, Miss_rate = 0.375, Pending_hits = 247, Reservation_fails = 690
L2_cache_bank[9]: Access = 23111, Miss = 8620, Miss_rate = 0.373, Pending_hits = 271, Reservation_fails = 36
L2_cache_bank[10]: Access = 22825, Miss = 8540, Miss_rate = 0.374, Pending_hits = 329, Reservation_fails = 755
L2_cache_bank[11]: Access = 23021, Miss = 8612, Miss_rate = 0.374, Pending_hits = 339, Reservation_fails = 437
L2_cache_bank[12]: Access = 22742, Miss = 8516, Miss_rate = 0.374, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[13]: Access = 22793, Miss = 8628, Miss_rate = 0.379, Pending_hits = 320, Reservation_fails = 3
L2_cache_bank[14]: Access = 22591, Miss = 8520, Miss_rate = 0.377, Pending_hits = 253, Reservation_fails = 58
L2_cache_bank[15]: Access = 22710, Miss = 8588, Miss_rate = 0.378, Pending_hits = 279, Reservation_fails = 152
L2_cache_bank[16]: Access = 22696, Miss = 8664, Miss_rate = 0.382, Pending_hits = 276, Reservation_fails = 828
L2_cache_bank[17]: Access = 22528, Miss = 8604, Miss_rate = 0.382, Pending_hits = 262, Reservation_fails = 549
L2_cache_bank[18]: Access = 22919, Miss = 8696, Miss_rate = 0.379, Pending_hits = 256, Reservation_fails = 651
L2_cache_bank[19]: Access = 22758, Miss = 8592, Miss_rate = 0.378, Pending_hits = 361, Reservation_fails = 392
L2_cache_bank[20]: Access = 22826, Miss = 8717, Miss_rate = 0.382, Pending_hits = 272, Reservation_fails = 348
L2_cache_bank[21]: Access = 22962, Miss = 8616, Miss_rate = 0.375, Pending_hits = 367, Reservation_fails = 379
L2_cache_bank[22]: Access = 22787, Miss = 8668, Miss_rate = 0.380, Pending_hits = 211, Reservation_fails = 373
L2_cache_bank[23]: Access = 22845, Miss = 8584, Miss_rate = 0.376, Pending_hits = 402, Reservation_fails = 223
L2_cache_bank[24]: Access = 23007, Miss = 8718, Miss_rate = 0.379, Pending_hits = 390, Reservation_fails = 1114
L2_cache_bank[25]: Access = 23043, Miss = 8576, Miss_rate = 0.372, Pending_hits = 420, Reservation_fails = 124
L2_cache_bank[26]: Access = 22954, Miss = 8684, Miss_rate = 0.378, Pending_hits = 409, Reservation_fails = 292
L2_cache_bank[27]: Access = 22919, Miss = 8564, Miss_rate = 0.374, Pending_hits = 370, Reservation_fails = 166
L2_cache_bank[28]: Access = 23040, Miss = 8716, Miss_rate = 0.378, Pending_hits = 373, Reservation_fails = 456
L2_cache_bank[29]: Access = 23036, Miss = 8556, Miss_rate = 0.371, Pending_hits = 298, Reservation_fails = 71
L2_cache_bank[30]: Access = 22795, Miss = 8720, Miss_rate = 0.383, Pending_hits = 317, Reservation_fails = 311
L2_cache_bank[31]: Access = 22846, Miss = 8564, Miss_rate = 0.375, Pending_hits = 389, Reservation_fails = 27
L2_cache_bank[32]: Access = 22598, Miss = 8673, Miss_rate = 0.384, Pending_hits = 611, Reservation_fails = 455
L2_cache_bank[33]: Access = 22501, Miss = 8612, Miss_rate = 0.383, Pending_hits = 448, Reservation_fails = 518
L2_cache_bank[34]: Access = 23025, Miss = 8708, Miss_rate = 0.378, Pending_hits = 414, Reservation_fails = 86
L2_cache_bank[35]: Access = 22822, Miss = 8592, Miss_rate = 0.376, Pending_hits = 439, Reservation_fails = 660
L2_cache_bank[36]: Access = 22684, Miss = 8665, Miss_rate = 0.382, Pending_hits = 328, Reservation_fails = 522
L2_cache_bank[37]: Access = 22843, Miss = 8620, Miss_rate = 0.377, Pending_hits = 500, Reservation_fails = 267
L2_cache_bank[38]: Access = 22613, Miss = 8721, Miss_rate = 0.386, Pending_hits = 443, Reservation_fails = 327
L2_cache_bank[39]: Access = 22735, Miss = 8572, Miss_rate = 0.377, Pending_hits = 387, Reservation_fails = 258
L2_cache_bank[40]: Access = 22926, Miss = 8677, Miss_rate = 0.378, Pending_hits = 416, Reservation_fails = 107
L2_cache_bank[41]: Access = 22558, Miss = 8624, Miss_rate = 0.382, Pending_hits = 399, Reservation_fails = 183
L2_cache_bank[42]: Access = 22787, Miss = 8680, Miss_rate = 0.381, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[43]: Access = 22780, Miss = 8580, Miss_rate = 0.377, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[44]: Access = 22761, Miss = 8721, Miss_rate = 0.383, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[45]: Access = 22814, Miss = 8592, Miss_rate = 0.377, Pending_hits = 476, Reservation_fails = 22
L2_cache_bank[46]: Access = 22723, Miss = 8701, Miss_rate = 0.383, Pending_hits = 458, Reservation_fails = 0
L2_cache_bank[47]: Access = 22582, Miss = 8568, Miss_rate = 0.379, Pending_hits = 435, Reservation_fails = 70
L2_cache_bank[48]: Access = 22528, Miss = 8715, Miss_rate = 0.387, Pending_hits = 416, Reservation_fails = 162
L2_cache_bank[49]: Access = 22051, Miss = 8500, Miss_rate = 0.385, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[50]: Access = 22867, Miss = 8689, Miss_rate = 0.380, Pending_hits = 383, Reservation_fails = 11
L2_cache_bank[51]: Access = 22162, Miss = 8440, Miss_rate = 0.381, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[52]: Access = 22873, Miss = 8625, Miss_rate = 0.377, Pending_hits = 363, Reservation_fails = 142
L2_cache_bank[53]: Access = 22489, Miss = 8460, Miss_rate = 0.376, Pending_hits = 343, Reservation_fails = 10
L2_cache_bank[54]: Access = 22993, Miss = 8682, Miss_rate = 0.378, Pending_hits = 444, Reservation_fails = 65
L2_cache_bank[55]: Access = 22252, Miss = 8440, Miss_rate = 0.379, Pending_hits = 290, Reservation_fails = 444
L2_cache_bank[56]: Access = 23077, Miss = 8654, Miss_rate = 0.375, Pending_hits = 251, Reservation_fails = 163
L2_cache_bank[57]: Access = 22129, Miss = 8472, Miss_rate = 0.383, Pending_hits = 288, Reservation_fails = 111
L2_cache_bank[58]: Access = 23060, Miss = 8665, Miss_rate = 0.376, Pending_hits = 350, Reservation_fails = 652
L2_cache_bank[59]: Access = 22521, Miss = 8436, Miss_rate = 0.375, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[60]: Access = 22810, Miss = 8636, Miss_rate = 0.379, Pending_hits = 329, Reservation_fails = 52
L2_cache_bank[61]: Access = 22490, Miss = 8440, Miss_rate = 0.375, Pending_hits = 287, Reservation_fails = 14
L2_cache_bank[62]: Access = 22824, Miss = 8674, Miss_rate = 0.380, Pending_hits = 374, Reservation_fails = 107
L2_cache_bank[63]: Access = 22150, Miss = 8413, Miss_rate = 0.380, Pending_hits = 243, Reservation_fails = 0
L2_total_cache_accesses = 1454396
L2_total_cache_misses = 550555
L2_total_cache_miss_rate = 0.3785
L2_total_cache_pending_hits = 22253
L2_total_cache_reservation_fails = 15956
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 597844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 301483
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 111878
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1022079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432317
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15956
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=1453005
icnt_total_pkts_simt_to_mem=1462352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1462352
Req_Network_cycles = 55929
Req_Network_injected_packets_per_cycle =      26.1466 
Req_Network_conflicts_per_cycle =      26.0997
Req_Network_conflicts_per_cycle_util =      28.9784
Req_Bank_Level_Parallism =      28.9717
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      38.3880
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       7.3567

Reply_Network_injected_packets_num = 1453043
Reply_Network_cycles = 55929
Reply_Network_injected_packets_per_cycle =       25.9801
Reply_Network_conflicts_per_cycle =       12.3440
Reply_Network_conflicts_per_cycle_util =      13.9093
Reply_Bank_Level_Parallism =      29.2743
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.5763
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3247
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 1 sec (661 sec)
gpgpu_simulation_rate = 137929 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
