Lab_ADC_ADC_FSM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_ADC_FSM_0_0/sim/Lab_ADC_ADC_FSM_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_CLK_DIVIDER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_CLK_DIVIDER_0_0/sim/Lab_ADC_CLK_DIVIDER_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_Edge_Detector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_0_0/sim/Lab_ADC_Edge_Detector_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_Edge_Detector_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_1_0/sim/Lab_ADC_Edge_Detector_1_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_PreEmphasisFilter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_PreEmphasisFilter_0_0/sim/Lab_ADC_PreEmphasisFilter_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_RAM_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_RAM_Controller_0_0/sim/Lab_ADC_RAM_Controller_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_0_0/sim/Lab_ADC_blk_mem_gen_0_0.v,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_threshold_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_threshold_0_0/sim/Lab_ADC_threshold_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_1_0/sim/Lab_ADC_blk_mem_gen_1_0.v,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_mult_gen_0_0/sim/Lab_ADC_mult_gen_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_Lab_Window_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_Lab_Window_Controller_0_0/sim/Lab_ADC_Lab_Window_Controller_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/sim/Lab_ADC.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
Lab_ADC_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_ila_0_0/sim/Lab_ADC_ila_0_0.vhd,incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/122e/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/6887/hdl/verilog"incdir="../../../../Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ipshared/9623/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
