# CompArch-ISEL-2324



Notes, practical works and assignments for the Arquitectura de Computadores discipline from ISEL

## Syllabus

### 1. Architecture of a Computer

- Computer classes
- Organization of a computer, CISC and RISC concepts
- Programming model (ISA)


### 2. Assembly Language Programming

- Instruction classes
- Instructions format
- Typical operations
- Operands and addressing modes
- Mechanisms for controlling the execution flow
- Implementation of routines
- Convention of calling functions
- Process of creating executable files
- Encoding instructions


### 3. Processor Internal Organization

- Data Processing Unit
- Arithmetic and Logical Unit
- Database and Special Records
- Control Unit and its implementation strategies (single cycle vs multiple cycles)
- Harvard and Von Neumman models


### 4. Memory Subsystem

- Processor address space
- Signal involved in addressing
- Address decoding
- BUS access protocols


### 5. Inputs and Outputs Subsystem

- Parallel input/output ports and timers


### 6. Interrupt Mechanism


## Assignments

- [Work 1](Assignments/Assigment_1)
- [Work 2](Assignments/Assigment_2)
- [Work 3](Assignments/Assigment_3)
- [Project](Assignments/Assigment_4)

## Laboratory activities

- [First contact with P16 processor](Laboratorial%20activities/lab01)
- [Translation of P16 assembly to Machine Code](Laboratorial%20activities/lab02)
- [I/O Ports](Laboratorial%20activities/lab03)
- [Interrupts](Laboratorial%20activities/lab04)
- [Pico Timer/Counter](Laboratorial%20activities/lab05)


## Notes

- [P16 Didactic Processor](Theory/P16%20Didactit%20Processor/README.md)
- [Architecture of a Computer](Theory/1.%20Architecture%20of%20a%20Computer.md)
- [Assembly Language Programming](Theory/2.%20Assembly%20Language%20Programming.md)
- [Processor Internal Organization](/Theory/3.%20Processor%20Internal%20Organization.md)
- [Memory Subsystem](/Theory/4.%20Memory%20Subsistem.md)
- [Input and Output Subsystem](/Theory/5.%20Input%20and%20Output%20Subsystem.md)
- [Interrupts Mechanism](/Theory/6.%20Interrupts%20Mechanism.md)
- [Counters and Timers](/Theory/7.%20Counters%20and%20Timers.md)

