// Seed: 1149553122
module module_0;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  real id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    inout tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    input logic id_8,
    output logic id_9,
    input wor void id_10,
    input supply1 id_11
);
  wire id_13;
  nand primCall (id_0, id_1, id_10, id_11, id_13, id_3, id_4, id_6, id_8);
  assign id_7 = id_6;
  module_0 modCall_1 ();
  assign id_2 = -1;
  always_comb id_9 <= id_8;
  always id_9 = -1;
  wire id_14;
endmodule
