
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.616674                       # Number of seconds simulated
sim_ticks                                616674432609                       # Number of ticks simulated
final_tick                               949876034139                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199350                       # Simulator instruction rate (inst/s)
host_op_rate                                   199350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40978098                       # Simulator tick rate (ticks/s)
host_mem_usage                                2360280                       # Number of bytes of host memory used
host_seconds                                 15048.88                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       473536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     40898304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41371840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       473536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        473536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31129408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31129408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       639036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              646435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        486397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             486397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       767887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     66320739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67088625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       767887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           767887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50479485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50479485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50479485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       767887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     66320739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117568111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      646435                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     486397                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    646435                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   486397                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   41371840                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                31129408                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             41371840                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             31129408                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               40470                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               40857                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               41206                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               39847                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               41393                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41833                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41268                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               40051                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               38581                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               38769                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              38243                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              39250                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              40885                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              41785                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              41490                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              40498                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               30823                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               30588                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               30925                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               30167                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               31166                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               31120                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               30811                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               30252                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               28923                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               29204                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              29019                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              29810                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              31194                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              31133                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              30745                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              30517                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  616672508202                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                646435                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               486397                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  455466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  114841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   16186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   20820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   21086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   21095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   21099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   21100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   21102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   21106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   21108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       489724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.040807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.201234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.285896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       316377     64.60%     64.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        83892     17.13%     81.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        31650      6.46%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        15962      3.26%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         9292      1.90%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         5797      1.18%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         4123      0.84%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         2876      0.59%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         2050      0.42%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1567      0.32%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1318      0.27%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1248      0.25%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1036      0.21%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          920      0.19%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          902      0.18%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1076      0.22%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          877      0.18%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          850      0.17%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          732      0.15%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         1138      0.23%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          664      0.14%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          601      0.12%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          491      0.10%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1209      0.25%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          396      0.08%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          282      0.06%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          297      0.06%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          406      0.08%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          177      0.04%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          201      0.04%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          111      0.02%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          232      0.05%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          130      0.03%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           87      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           56      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          165      0.03%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           64      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           41      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           52      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           69      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           28      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           33      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           16      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           23      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           21      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            7      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           10      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           22      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            9      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            3      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            5      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            5      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            8      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            5      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            7      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            7      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       489724                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  18854324619                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             33642092119                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3232130000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               11555637500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29167.03                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  17876.20                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52043.22                       # Average memory access latency
system.mem_ctrls.avgRdBW                        67.09                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        50.48                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                67.09                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                50.48                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length over time
system.mem_ctrls.readRowHits                   455290                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  187793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     544363.60                       # Average gap between requests
system.membus.throughput                    117568111                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              262578                       # Transaction distribution
system.membus.trans_dist::ReadResp             262578                       # Transaction distribution
system.membus.trans_dist::Writeback            486397                       # Transaction distribution
system.membus.trans_dist::ReadExReq            383857                       # Transaction distribution
system.membus.trans_dist::ReadExResp           383857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1779267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1779267                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     72501248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            72501248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               72501248                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1673012432                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2029998562                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       499390579                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    353612535                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31331823                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    341403980                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       252877598                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.069903                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        47667088                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       778641                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            782758234                       # DTB read hits
system.switch_cpus.dtb.read_misses           14575416                       # DTB read misses
system.switch_cpus.dtb.read_acv                 89944                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        797333650                       # DTB read accesses
system.switch_cpus.dtb.write_hits           414953406                       # DTB write hits
system.switch_cpus.dtb.write_misses           2971875                       # DTB write misses
system.switch_cpus.dtb.write_acv                  971                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       417925281                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1197711640                       # DTB hits
system.switch_cpus.dtb.data_misses           17547291                       # DTB misses
system.switch_cpus.dtb.data_acv                 90915                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1215258931                       # DTB accesses
system.switch_cpus.itb.fetch_hits           481584342                       # ITB hits
system.switch_cpus.itb.fetch_misses           1237681                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       482822023                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                 1471                       # Number of system calls
system.switch_cpus.numCycles               1851875173                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    964684355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3275245971                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           499390579                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    300544686                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             619660985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       149966046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      117557070                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       134433                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     12665038                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          433                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         481584342                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      23383831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1825432678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.794230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.896901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1205771693     66.05%     66.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56715210      3.11%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         63175268      3.46%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         59217258      3.24%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         69851825      3.83%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         56208068      3.08%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         65425681      3.58%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31014675      1.70%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        218053000     11.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1825432678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.269668                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.768611                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        998389559                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     113873253                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         603863845                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1128031                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      108177989                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     65422359                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2595889                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3185112947                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9367665                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      108177989                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1016264854                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        30460412                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     70387052                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         586599969                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      13542401                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3102605695                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5164                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         276155                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      10940172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2123566483                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3842236109                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3815971838                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     26264271                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1397224081                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        726342391                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2208667                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1733971                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          34915611                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    973438912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    465642242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     40786361                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10589480                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2884051219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3179162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2530723311                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7331933                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    875662799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    562915215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       515235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1825432678                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.386369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.643724                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    797077250     43.67%     43.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    346846640     19.00%     62.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    268067421     14.69%     77.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    165477875      9.07%     86.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    139796847      7.66%     94.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69153311      3.79%     97.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     27977556      1.53%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9797299      0.54%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1238479      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1825432678                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1139490      2.12%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      2.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       28716804     53.32%     55.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24002863     44.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          138      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1251130228     49.44%     49.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       443211      0.02%     49.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3220880      0.13%     49.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1288190      0.05%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       582954      0.02%     49.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       128205      0.01%     49.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       128274      0.01%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    851324709     33.64%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    422476522     16.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2530723311                       # Type of FU issued
system.switch_cpus.iq.rate                   1.366573                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            53859157                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021282                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6920942352                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3740571841                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2395578129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27128038                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     22508289                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12555253                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2570891800                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13690530                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     76985400                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    303535932                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      1575535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       192786                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    152821740                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1162656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      108177989                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        20775116                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        498355                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2950669102                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8117096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     973438912                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    465642242                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1725292                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         392663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         33671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       192786                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     25238166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6689341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     31927507                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2454653429                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     797603307                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     76069882                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              63438721                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1215681866                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        373893355                       # Number of branches executed
system.switch_cpus.iew.exec_stores          418078559                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.325496                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2432252847                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2408133382                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1278184978                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1760865748                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.300376                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.725884                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    739771674                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2663927                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     28779448                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1717254689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.191460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.090474                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1006516934     58.61%     58.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    310745988     18.10%     76.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    131760179      7.67%     84.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59415082      3.46%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51274860      2.99%     90.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32707529      1.90%     92.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     24519611      1.43%     94.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24741707      1.44%     95.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     75572799      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1717254689                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2046040684                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2046040684                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              982723480                       # Number of memory references committed
system.switch_cpus.commit.loads             669902978                       # Number of loads committed
system.switch_cpus.commit.membars             1331228                       # Number of memory barriers committed
system.switch_cpus.commit.branches          320071823                       # Number of branches committed
system.switch_cpus.commit.fp_insts            9094135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970277568                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     30290140                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      75572799                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4334485241                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5679858144                       # The number of ROB writes
system.switch_cpus.timesIdled                  140310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                26442495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.925938                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.925938                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.079986                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.079986                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3112217161                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1657039284                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          11201791                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          7436776                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3098933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2662525                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1127                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1125                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008598                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008583                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2852474839                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         932112.720024                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          932112.720024                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    646440                       # number of replacements
system.l2.tags.tagsinuse                 129094.017675                       # Cycle average of tags in use
system.l2.tags.total_refs                     2144532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    775384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.765768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    72831.320598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   901.184170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 50014.420588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         97.960530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5249.131789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.555659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.381580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.040048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        15710                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       907727                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  923437                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1024866                       # number of Writeback hits
system.l2.Writeback_hits::total               1024866                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       179407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179407                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         15710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1087134                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1102844                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        15710                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1087134                       # number of overall hits
system.l2.overall_hits::total                 1102844                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       255179                       # number of ReadReq misses
system.l2.ReadReq_misses::total                262578                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       383857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              383857                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       639036                       # number of demand (read+write) misses
system.l2.demand_misses::total                 646435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7399                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       639036                       # number of overall misses
system.l2.overall_misses::total                646435                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    681042429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  21824228259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22505270688                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  30734597410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30734597410                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    681042429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  52558825669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53239868098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    681042429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  52558825669                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53239868098                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        23109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1162906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1186015                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1024866                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1024866                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       563264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            563264                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        23109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1726170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1749279                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        23109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1726170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1749279                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.320178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.219432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.221395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.681487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681487                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.320178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.370205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369544                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.320178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.370205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369544                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 92045.199216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85525.173541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85708.896739                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80067.831015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80067.831015                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 92045.199216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82247.049726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82359.197905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 92045.199216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82247.049726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82359.197905                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               486397                       # number of writebacks
system.l2.writebacks::total                    486397                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       255179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           262578                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       383857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         383857                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       639036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            646435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       639036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           646435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    624783771                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  19919087973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  20543871744                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  27774947810                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27774947810                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    624783771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  47694035783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48318819554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    624783771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  47694035783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48318819554                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.320178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.219432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.221395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.681487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681487                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.320178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.370205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.320178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.370205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.369544                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 84441.650358                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78059.275932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78239.120353                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72357.538901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72357.538901                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 84441.650358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74634.348899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74746.601830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 84441.650358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74634.348899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74746.601830                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   287907639                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1186015                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1186015                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1024866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           563264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          563264                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        46218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4477206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4523424                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1478976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    176066304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          177545280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             177545280                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1606374069                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24524152                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1845459188                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2852480582                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 29347749.236187                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  29347749.236187                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             23107                       # number of replacements
system.cpu.icache.tags.tagsinuse          4095.936089                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1323484157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27203                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48652.139727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      358775967248                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  2481.203396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1614.732692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.605763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.394222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    481558589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       481558589                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    481558589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        481558589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    481558589                       # number of overall hits
system.cpu.icache.overall_hits::total       481558589                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        25741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25741                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        25741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        25741                       # number of overall misses
system.cpu.icache.overall_misses::total         25741                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    960188490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    960188490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    960188490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    960188490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    960188490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    960188490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    481584330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    481584330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    481584330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    481584330                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    481584330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    481584330                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 37301.910959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37301.910959                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 37301.910959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37301.910959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 37301.910959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37301.910959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21837                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   291.160000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2632                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2632                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2632                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2632                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2632                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2632                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        23109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23109                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        23109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        23109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        23109                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    746056829                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    746056829                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    746056829                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    746056829                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    746056829                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    746056829                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 32284.254143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32284.254143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 32284.254143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32284.254143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 32284.254143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32284.254143                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1244                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           31                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303711                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007568                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2852480580                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 55208249.001657                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  55208249.001657                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1726170                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4065                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1124170336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1730235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            649.721186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4012.225830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    52.774170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.979547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.012884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992432                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    700587521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       700587521                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    308456698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      308456698                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1453808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1453808                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1331228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1331228                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1009044219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1009044219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1009044219                       # number of overall hits
system.cpu.dcache.overall_hits::total      1009044219                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2614175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2614175                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3032575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3032575                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5646750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5646750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5646750                       # number of overall misses
system.cpu.dcache.overall_misses::total       5646750                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  80495337509                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  80495337509                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 170890635322                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 170890635322                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        44955                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        44955                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 251385972831                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 251385972831                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 251385972831                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 251385972831                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    703201696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    703201696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1453817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1453817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1014690969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1014690969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1014690969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1014690969                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.009736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009736                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30791.870288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30791.870288                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56351.659999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56351.659999                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 44518.700639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44518.700639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 44518.700639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44518.700639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9458438                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             71841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   131.657939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   275.933333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1024866                       # number of writebacks
system.cpu.dcache.writebacks::total           1024866                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1450005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1450005                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2470584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2470584                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3920589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3920589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3920589                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3920589                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1164170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1164170                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       561991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       561991                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1726161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1726161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1726161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1726161                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25446721793                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25446721793                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  31821482433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31821482433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        32967                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        32967                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  57268204226                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57268204226                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  57268204226                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57268204226                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001701                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21858.252483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21858.252483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 56622.761633                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56622.761633                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 33176.629657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33176.629657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 33176.629657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33176.629657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
