#ChipScope Core Inserter Project File Version 3.0
#Mon Mar 27 19:41:47 CEST 2017
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=7
Project.filter<0>=*state*
Project.filter<1>=
Project.filter<2>=CONFIGURATOR*
Project.filter<3>=*cfg_data*
Project.filter<4>=*cfg_addr*
Project.filter<5>=*addr*
Project.filter<6>=*conf_*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=g_rst
Project.unit<0>.dataChannel<10>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.dataChannel<11>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.dataChannel<12>=conf_settings_din<0>
Project.unit<0>.dataChannel<13>=conf_settings_din<1>
Project.unit<0>.dataChannel<14>=conf_settings_din<2>
Project.unit<0>.dataChannel<15>=conf_settings_din<3>
Project.unit<0>.dataChannel<16>=conf_settings_din<4>
Project.unit<0>.dataChannel<17>=conf_settings_din<5>
Project.unit<0>.dataChannel<18>=conf_settings_din<6>
Project.unit<0>.dataChannel<19>=conf_settings_din<7>
Project.unit<0>.dataChannel<1>=conf_busy
Project.unit<0>.dataChannel<20>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.dataChannel<21>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.dataChannel<22>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.dataChannel<23>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.dataChannel<24>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.dataChannel<25>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.dataChannel<26>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.dataChannel<27>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.dataChannel<28>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.dataChannel<29>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.dataChannel<2>=conf_calculate
Project.unit<0>.dataChannel<30>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.dataChannel<31>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.dataChannel<32>=CONFIGURATOR_inst/cur_reg_cfg_addr<4>
Project.unit<0>.dataChannel<33>=CONFIGURATOR_inst/cur_reg_cfg_addr<5>
Project.unit<0>.dataChannel<34>=CONFIGURATOR_inst/cur_reg_cfg_addr<6>
Project.unit<0>.dataChannel<35>=CONFIGURATOR_inst/cur_reg_cfg_addr<7>
Project.unit<0>.dataChannel<36>=CONFIGURATOR_inst/cur_reg_cfg_addr<8>
Project.unit<0>.dataChannel<37>=CONFIGURATOR_inst/cur_reg_cfg_addr<9>
Project.unit<0>.dataChannel<38>=configurator_stim_gen.state_FSM_FFd1
Project.unit<0>.dataChannel<39>=configurator_stim_gen.state_FSM_FFd2
Project.unit<0>.dataChannel<3>=conf_configure_ledcon
Project.unit<0>.dataChannel<40>=configurator_stim_gen.state_FSM_FFd3
Project.unit<0>.dataChannel<41>=configurator_stim_gen.state_FSM_FFd4
Project.unit<0>.dataChannel<42>=configurator_stim_gen.state_FSM_FFd5
Project.unit<0>.dataChannel<43>=spi_flash_control_stim_gen.state_FSM_FFd1
Project.unit<0>.dataChannel<44>=spi_flash_control_stim_gen.state_FSM_FFd2
Project.unit<0>.dataChannel<45>=spi_flash_control_stim_gen.state_FSM_FFd3
Project.unit<0>.dataChannel<4>=conf_configure_ledcor
Project.unit<0>.dataChannel<5>=conf_configure_ledex
Project.unit<0>.dataChannel<6>=conf_settings_wr_en
Project.unit<0>.dataChannel<7>=configurator_stim_gen.config_valid
Project.unit<0>.dataChannel<8>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.dataChannel<9>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcon
Project.unit<0>.dataDepth=1024
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=46
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=g_rst
Project.unit<0>.triggerChannel<0><10>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.triggerChannel<0><11>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.triggerChannel<0><1>=conf_busy
Project.unit<0>.triggerChannel<0><2>=conf_calculate
Project.unit<0>.triggerChannel<0><3>=conf_configure_ledcon
Project.unit<0>.triggerChannel<0><4>=conf_configure_ledcor
Project.unit<0>.triggerChannel<0><5>=conf_configure_ledex
Project.unit<0>.triggerChannel<0><6>=conf_settings_wr_en
Project.unit<0>.triggerChannel<0><7>=configurator_stim_gen.config_valid
Project.unit<0>.triggerChannel<0><8>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.triggerChannel<0><9>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcon
Project.unit<0>.triggerChannel<1><0>=conf_settings_din<0>
Project.unit<0>.triggerChannel<1><1>=conf_settings_din<1>
Project.unit<0>.triggerChannel<1><2>=conf_settings_din<2>
Project.unit<0>.triggerChannel<1><3>=conf_settings_din<3>
Project.unit<0>.triggerChannel<1><4>=conf_settings_din<4>
Project.unit<0>.triggerChannel<1><5>=conf_settings_din<5>
Project.unit<0>.triggerChannel<1><6>=conf_settings_din<6>
Project.unit<0>.triggerChannel<1><7>=conf_settings_din<7>
Project.unit<0>.triggerChannel<2><0>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.triggerChannel<2><1>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.triggerChannel<2><2>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.triggerChannel<2><3>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.triggerChannel<2><4>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.triggerChannel<2><5>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.triggerChannel<2><6>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.triggerChannel<2><7>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.triggerChannel<3><0>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.triggerChannel<3><1>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.triggerChannel<3><2>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.triggerChannel<3><3>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.triggerChannel<3><4>=CONFIGURATOR_inst/cur_reg_cfg_addr<4>
Project.unit<0>.triggerChannel<3><5>=CONFIGURATOR_inst/cur_reg_cfg_addr<5>
Project.unit<0>.triggerChannel<3><6>=CONFIGURATOR_inst/cur_reg_cfg_addr<6>
Project.unit<0>.triggerChannel<3><7>=CONFIGURATOR_inst/cur_reg_cfg_addr<7>
Project.unit<0>.triggerChannel<3><8>=CONFIGURATOR_inst/cur_reg_cfg_addr<8>
Project.unit<0>.triggerChannel<3><9>=CONFIGURATOR_inst/cur_reg_cfg_addr<9>
Project.unit<0>.triggerChannel<4><0>=configurator_stim_gen.state_FSM_FFd1
Project.unit<0>.triggerChannel<4><1>=configurator_stim_gen.state_FSM_FFd2
Project.unit<0>.triggerChannel<4><2>=configurator_stim_gen.state_FSM_FFd3
Project.unit<0>.triggerChannel<4><3>=configurator_stim_gen.state_FSM_FFd4
Project.unit<0>.triggerChannel<4><4>=configurator_stim_gen.state_FSM_FFd5
Project.unit<0>.triggerChannel<5><0>=spi_flash_control_stim_gen.state_FSM_FFd1
Project.unit<0>.triggerChannel<5><1>=spi_flash_control_stim_gen.state_FSM_FFd2
Project.unit<0>.triggerChannel<5><2>=spi_flash_control_stim_gen.state_FSM_FFd3
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCount<5>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchCountWidth<5><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=0
Project.unit<0>.triggerMatchType<2><0>=0
Project.unit<0>.triggerMatchType<3><0>=0
Project.unit<0>.triggerMatchType<4><0>=0
Project.unit<0>.triggerMatchType<5><0>=0
Project.unit<0>.triggerPortCount=6
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortIsData<5>=true
Project.unit<0>.triggerPortWidth<0>=12
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=8
Project.unit<0>.triggerPortWidth<3>=10
Project.unit<0>.triggerPortWidth<4>=5
Project.unit<0>.triggerPortWidth<5>=3
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=0
Project.unit<0>.type=ilapro
