static int F_1 ( T_1 * V_1 , int V_2 , T_2 V_3 , int V_4 ,\r\nint V_5 , int V_6 )\r\n{\r\nwhile ( 1 ) {\r\nT_2 V_7 = F_2 ( V_1 -> V_8 + V_2 ) & V_3 ;\r\nif ( ! ! V_7 == V_4 )\r\nreturn 0 ;\r\nif ( -- V_5 == 0 )\r\nreturn 1 ;\r\nif ( V_6 )\r\nF_3 ( V_6 ) ;\r\n}\r\n}\r\nint F_4 ( T_1 * V_1 , T_2 V_9 , T_2 V_10 )\r\n{\r\nint V_11 ;\r\nF_5 ( V_9 , V_1 -> V_8 + V_12 ) ;\r\nF_5 ( V_10 , V_1 -> V_8 + V_13 ) ;\r\nF_5 ( V_14 , V_1 -> V_8 + V_15 ) ;\r\nV_11 = F_1 ( V_1 , V_15 , V_16 , 1 ,\r\nV_17 , 3 ) ;\r\nif ( V_11 )\r\nF_6 ( L_1 ,\r\nV_1 -> V_18 , V_9 ) ;\r\nreturn V_11 ;\r\n}\r\nint F_7 ( T_1 * V_1 , T_2 V_9 , T_2 V_10 )\r\n{\r\nint V_19 ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nV_19 = F_4 ( V_1 , V_9 , V_10 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn V_19 ;\r\n}\r\nint F_10 ( T_1 * V_1 , T_2 V_9 , T_2 * V_21 )\r\n{\r\nint V_11 ;\r\nF_5 ( V_9 , V_1 -> V_8 + V_12 ) ;\r\nF_5 ( 0 , V_1 -> V_8 + V_15 ) ;\r\nV_11 = F_1 ( V_1 , V_15 , V_16 , 1 ,\r\nV_17 , 3 ) ;\r\nif ( V_11 )\r\nF_6 ( L_2 ,\r\nV_1 -> V_18 , V_9 ) ;\r\nelse\r\n* V_21 = F_2 ( V_1 -> V_8 + V_22 ) ;\r\nreturn V_11 ;\r\n}\r\nint F_11 ( T_1 * V_1 , T_2 V_9 , T_2 * V_21 )\r\n{\r\nint V_19 ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nV_19 = F_10 ( V_1 , V_9 , V_21 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic void F_12 ( T_1 * V_1 , T_2 V_10 )\r\n{\r\nF_5 ( F_13 ( V_10 ) , V_1 -> V_8 + V_23 ) ;\r\n}\r\nvoid F_14 ( T_1 * V_1 , int V_24 )\r\n{\r\nint V_25 , V_26 , V_27 , V_28 ;\r\nstruct V_29 * V_30 = V_1 -> V_31 [ V_24 ] . V_30 ;\r\nstruct V_32 * V_33 = & V_1 -> V_31 [ V_24 ] . V_32 ;\r\nV_30 -> V_34 -> V_35 ( V_30 , & V_25 , & V_26 , & V_27 , & V_28 ) ;\r\nV_33 -> V_26 = V_26 < 0 ? V_36 : V_26 ;\r\nV_33 -> V_27 = V_27 < 0 ? V_37 : V_27 ;\r\nif ( ! ( V_33 -> V_38 & V_39 ) )\r\nV_28 = V_33 -> V_38 & ( V_40 | V_41 ) ;\r\nif ( V_25 && V_26 >= 0 && V_33 -> V_42 == V_43 ) {\r\nstruct V_44 * V_45 = V_1 -> V_31 [ V_24 ] . V_45 ;\r\nV_45 -> V_34 -> V_46 ( V_45 , V_26 , V_27 , V_28 ) ;\r\nV_33 -> V_28 = ( unsigned char ) V_28 ;\r\n}\r\nF_15 ( V_1 , V_24 , V_25 , V_26 , V_27 , V_28 ) ;\r\n}\r\nstatic int F_16 ( T_1 * V_1 )\r\n{\r\nT_2 V_47 ;\r\nF_17 ( V_1 -> V_48 , V_49 , & V_47 ) ;\r\nif ( V_47 ) {\r\nF_18 ( V_1 -> V_48 , V_49 ,\r\nV_47 ) ;\r\nF_19 ( V_1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( T_1 * V_1 )\r\n{\r\nint V_50 ;\r\nT_2 V_51 = F_2 ( V_1 -> V_8 + V_52 ) ;\r\nF_21 (adapter, p)\r\nif ( V_51 & ( 1 << V_50 ) ) {\r\nstruct V_29 * V_30 = V_1 -> V_31 [ V_50 ] . V_30 ;\r\nint V_53 = V_30 -> V_34 -> V_54 ( V_30 ) ;\r\nif ( V_53 & V_55 )\r\nF_14 ( V_1 , V_50 ) ;\r\n}\r\nF_5 ( V_51 , V_1 -> V_8 + V_52 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( T_1 * V_1 )\r\n{\r\nT_2 V_51 = F_2 ( V_1 -> V_8 + V_56 ) ;\r\nV_51 &= ~ V_57 ;\r\nif ( V_51 & V_58 )\r\nF_23 ( V_1 -> V_59 ) ;\r\nif ( V_51 & V_60 )\r\nF_20 ( V_1 ) ;\r\nif ( V_51 & V_61 ) {\r\nT_2 V_62 = F_2 ( V_1 -> V_8 + V_63 ) ;\r\nF_5 ( V_62 , V_1 -> V_8 + V_63 ) ;\r\n}\r\nif ( V_51 & V_64 )\r\nF_16 ( V_1 ) ;\r\nif ( V_51 )\r\nF_5 ( V_51 , V_1 -> V_8 + V_56 ) ;\r\nreturn V_51 != 0 ;\r\n}\r\nstatic int F_24 ( T_1 * V_1 , int V_65 )\r\n{\r\nint V_5 = 100 , V_66 ;\r\ndo {\r\nT_2 V_7 ;\r\nF_10 ( V_1 , V_65 , & V_7 ) ;\r\nV_66 = V_7 & V_67 ;\r\nif ( V_66 )\r\nF_3 ( 10 ) ;\r\n} while ( V_66 && -- V_5 );\r\nif ( V_66 )\r\nF_6 ( L_3 , V_1 -> V_18 ) ;\r\nreturn V_66 ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 , const struct V_68 * V_69 )\r\n{\r\nT_2 V_70 = V_69 -> V_71 / ( 2 * V_69 -> V_72 ) - 1 ;\r\nT_2 V_7 = V_73 | F_26 ( V_69 -> V_74 ) |\r\nF_27 ( V_69 -> V_75 ) | F_28 ( V_70 ) ;\r\nif ( ! ( V_69 -> V_76 & V_77 ) )\r\nV_7 |= F_29 ( 1 ) ;\r\nF_7 ( V_1 , V_78 , V_7 ) ;\r\n}\r\nstatic int F_30 ( struct V_79 * V_80 , int V_81 , int V_82 ,\r\nT_3 V_83 )\r\n{\r\nstruct V_1 * V_1 = V_80 -> V_84 ;\r\nT_2 V_9 = F_31 ( V_83 ) | F_32 ( V_81 ) ;\r\nunsigned int V_7 ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nF_4 ( V_1 , V_85 , V_9 ) ;\r\nF_4 ( V_1 ,\r\nV_86 , V_87 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_10 ( V_1 , V_88 , & V_7 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_33 ( struct V_79 * V_80 , int V_81 , int V_82 ,\r\nT_3 V_83 , T_3 V_7 )\r\n{\r\nstruct V_1 * V_1 = V_80 -> V_84 ;\r\nT_2 V_9 = F_31 ( V_83 ) | F_32 ( V_81 ) ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nF_4 ( V_1 , V_85 , V_9 ) ;\r\nF_4 ( V_1 , V_88 , V_7 ) ;\r\nF_4 ( V_1 ,\r\nV_86 , V_89 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_79 * V_80 , int V_81 , int V_82 ,\r\nT_3 V_83 )\r\n{\r\nstruct V_1 * V_1 = V_80 -> V_84 ;\r\nT_2 V_9 = F_31 ( V_82 ) | F_32 ( V_81 ) ;\r\nunsigned int V_7 ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nF_4 ( V_1 , V_85 , V_9 ) ;\r\nF_4 ( V_1 , V_88 , V_83 ) ;\r\nF_4 ( V_1 , V_86 ,\r\nV_90 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_4 ( V_1 ,\r\nV_86 , V_91 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_10 ( V_1 , V_88 , & V_7 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_35 ( struct V_79 * V_80 , int V_81 ,\r\nint V_82 , T_3 V_83 , T_3 V_7 )\r\n{\r\nstruct V_1 * V_1 = V_80 -> V_84 ;\r\nT_2 V_9 = F_31 ( V_82 ) | F_32 ( V_81 ) ;\r\nF_8 ( & V_1 -> V_20 ) ;\r\nF_4 ( V_1 , V_85 , V_9 ) ;\r\nF_4 ( V_1 , V_88 , V_83 ) ;\r\nF_4 ( V_1 , V_86 ,\r\nV_90 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_4 ( V_1 , V_88 , V_7 ) ;\r\nF_4 ( V_1 , V_86 , V_92 ) ;\r\nF_24 ( V_1 , V_86 ) ;\r\nF_9 ( & V_1 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\nconst struct V_68 * F_36 ( unsigned int V_93 )\r\n{\r\nreturn V_93 < F_37 ( V_94 ) ? & V_94 [ V_93 ] : NULL ;\r\n}\r\nint F_38 ( T_1 * V_1 , T_2 V_9 , T_4 * V_95 )\r\n{\r\nint V_96 = V_97 ;\r\nT_3 V_7 ;\r\nT_2 V_98 ;\r\nif ( V_9 >= V_99 || ( V_9 & 3 ) )\r\nreturn - V_100 ;\r\nF_39 ( V_1 -> V_48 , V_101 , ( T_3 ) V_9 ) ;\r\ndo {\r\nF_3 ( 50 ) ;\r\nF_40 ( V_1 -> V_48 , V_101 , & V_7 ) ;\r\n} while ( ! ( V_7 & V_102 ) && -- V_96 );\r\nif ( ! ( V_7 & V_102 ) ) {\r\nF_41 ( L_4 ,\r\nV_1 -> V_18 , V_9 ) ;\r\nreturn - V_103 ;\r\n}\r\nF_17 ( V_1 -> V_48 , V_104 , & V_98 ) ;\r\n* V_95 = F_42 ( V_98 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_43 ( T_1 * V_1 , struct V_105 * V_106 )\r\n{\r\nint V_9 , V_19 = 0 ;\r\nfor ( V_9 = 0 ; ! V_19 && V_9 < sizeof( * V_106 ) ; V_9 += sizeof( T_2 ) )\r\nV_19 = F_38 ( V_1 , V_9 ,\r\n( T_4 * ) ( ( V_107 * ) V_106 + V_9 ) ) ;\r\nreturn V_19 ;\r\n}\r\nstatic int F_44 ( T_1 * V_1 , int V_108 , V_107 V_109 [] )\r\n{\r\nstruct V_105 V_106 ;\r\nif ( F_43 ( V_1 , & V_106 ) )\r\nreturn 1 ;\r\nmemcpy ( V_109 , V_106 . V_110 , 5 ) ;\r\nV_109 [ 5 ] = V_106 . V_110 [ 5 ] + V_108 ;\r\nreturn 0 ;\r\n}\r\nint F_45 ( struct V_29 * V_30 , struct V_44 * V_45 , struct V_32 * V_33 )\r\n{\r\nunsigned int V_28 = V_33 -> V_38 & ( V_40 | V_41 ) ;\r\nif ( V_33 -> V_111 & V_112 ) {\r\nV_33 -> V_113 &= ~ ( V_114 | V_115 ) ;\r\nif ( V_28 ) {\r\nif ( V_28 == ( ( V_40 | V_41 ) &\r\n( V_45 -> V_1 -> V_116 . V_117 < 2 ) ) )\r\nV_33 -> V_113 |= V_115 ;\r\nelse {\r\nV_33 -> V_113 |= V_114 ;\r\nif ( V_28 == V_40 )\r\nV_33 -> V_113 |= V_115 ;\r\n}\r\n}\r\nV_30 -> V_34 -> V_118 ( V_30 , V_33 -> V_113 ) ;\r\nif ( V_33 -> V_42 == V_119 ) {\r\nV_33 -> V_26 = V_33 -> V_120 ;\r\nV_33 -> V_27 = V_33 -> V_121 ;\r\nV_33 -> V_28 = ( unsigned char ) V_28 ;\r\nV_45 -> V_34 -> V_46 ( V_45 , V_33 -> V_26 ,\r\nV_33 -> V_27 , V_28 ) ;\r\nV_30 -> V_122 = V_123 ;\r\nV_30 -> V_34 -> V_124 ( V_30 , V_33 -> V_26 , V_33 -> V_27 ) ;\r\nV_30 -> V_34 -> V_125 ( V_30 , 0 ) ;\r\n} else {\r\nV_30 -> V_122 = V_126 ;\r\nV_30 -> V_34 -> V_127 ( V_30 ) ;\r\n}\r\n} else {\r\nV_30 -> V_122 = V_123 ;\r\nV_45 -> V_34 -> V_46 ( V_45 , - 1 , - 1 , V_28 ) ;\r\nV_33 -> V_28 = ( unsigned char ) V_28 ;\r\nV_30 -> V_34 -> V_125 ( V_30 , 0 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_46 ( T_1 * V_1 )\r\n{\r\nstruct V_29 * V_30 ;\r\nint V_53 ;\r\nT_2 V_51 ;\r\nF_11 ( V_1 , V_128 , & V_51 ) ;\r\nswitch ( V_68 ( V_1 ) -> V_129 ) {\r\n#ifdef F_47\r\ncase V_130 :\r\ncase V_131 :\r\ncase V_132 :\r\ncase V_133 : {\r\nint V_96 , V_134 ;\r\nF_21 (adapter, i) {\r\nV_134 = V_96 + 1 ;\r\nif ( ! ( V_51 & ( 1 << V_134 ) ) )\r\ncontinue;\r\nV_30 = V_1 -> V_31 [ V_96 ] . V_30 ;\r\nV_53 = V_30 -> V_34 -> V_54 ( V_30 ) ;\r\nif ( V_53 & V_55 )\r\nF_14 ( V_1 , V_96 ) ;\r\n}\r\nbreak;\r\n}\r\ncase V_135 :\r\nif ( V_51 & V_136 ) {\r\nV_30 = V_1 -> V_31 [ 0 ] . V_30 ;\r\nV_53 = V_30 -> V_34 -> V_54 ( V_30 ) ;\r\nif ( V_53 & V_55 )\r\nF_14 ( V_1 , 0 ) ;\r\n}\r\nbreak;\r\ncase V_137 : {\r\nint V_50 ;\r\nF_21 (adapter, p) {\r\nV_30 = V_1 -> V_31 [ V_50 ] . V_30 ;\r\nV_53 = V_30 -> V_34 -> V_54 ( V_30 ) ;\r\nif ( V_53 & V_55 )\r\nF_14 ( V_1 , V_50 ) ;\r\n}\r\nbreak;\r\n}\r\n#endif\r\ncase V_138 :\r\ncase V_139 :\r\ncase V_140 :\r\nif ( V_51 & V_141 ) {\r\nV_30 = V_1 -> V_31 [ 0 ] . V_30 ;\r\nV_53 = V_30 -> V_34 -> V_54 ( V_30 ) ;\r\nif ( V_53 & V_55 )\r\nF_14 ( V_1 , 0 ) ;\r\n}\r\nbreak;\r\ncase V_142 :\r\ncase V_143 :\r\nif ( F_48 ( V_1 ) )\r\nF_49 ( & V_1 -> V_48 -> V_80 ,\r\nL_5 , V_51 ) ;\r\nif ( V_51 & V_136 ) {\r\nstruct V_44 * V_45 = V_1 -> V_31 [ 0 ] . V_45 ;\r\nV_45 -> V_34 -> V_54 ( V_45 ) ;\r\n}\r\nif ( V_51 & V_144 ) {\r\nT_2 V_145 ;\r\nF_11 ( V_1 ,\r\nV_146 , & V_145 ) ;\r\nif ( F_50 ( V_1 ) )\r\nF_51 ( & V_1 -> V_48 -> V_80 , L_6 ,\r\nV_145 ? L_7 : L_8 ) ;\r\n}\r\nbreak;\r\n}\r\nF_7 ( V_1 , V_128 , V_51 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_52 ( T_1 * V_1 )\r\n{\r\nunsigned int V_96 ;\r\nV_1 -> V_147 = V_58 | V_148 ;\r\nF_53 ( V_1 -> V_59 ) ;\r\nF_54 ( V_1 -> V_149 ) ;\r\nif ( V_1 -> V_150 ) {\r\nV_1 -> V_147 |= V_151 ;\r\nF_55 ( V_1 -> V_150 ) ;\r\n}\r\nF_21 (adapter, i) {\r\nV_1 -> V_31 [ V_96 ] . V_45 -> V_34 -> V_152 ( V_1 -> V_31 [ V_96 ] . V_45 ) ;\r\nV_1 -> V_31 [ V_96 ] . V_30 -> V_34 -> V_152 ( V_1 -> V_31 [ V_96 ] . V_30 ) ;\r\n}\r\nif ( F_56 ( V_1 ) ) {\r\nT_2 V_153 = F_2 ( V_1 -> V_8 + V_154 ) ;\r\nF_18 ( V_1 -> V_48 , V_155 ,\r\n0xffffffff ) ;\r\nV_1 -> V_147 |= V_156 | V_157 ;\r\nV_153 |= V_156 | V_157 ;\r\nF_5 ( V_153 , V_1 -> V_8 + V_154 ) ;\r\n}\r\n}\r\nvoid F_57 ( T_1 * V_1 )\r\n{\r\nunsigned int V_96 ;\r\nF_58 ( V_1 -> V_59 ) ;\r\nF_59 ( V_1 -> V_149 ) ;\r\nif ( V_1 -> V_150 )\r\nF_60 ( V_1 -> V_150 ) ;\r\nF_21 (adapter, i) {\r\nV_1 -> V_31 [ V_96 ] . V_45 -> V_34 -> V_158 ( V_1 -> V_31 [ V_96 ] . V_45 ) ;\r\nV_1 -> V_31 [ V_96 ] . V_30 -> V_34 -> V_158 ( V_1 -> V_31 [ V_96 ] . V_30 ) ;\r\n}\r\nif ( F_56 ( V_1 ) )\r\nF_5 ( 0 , V_1 -> V_8 + V_154 ) ;\r\nF_18 ( V_1 -> V_48 , V_155 , 0 ) ;\r\nV_1 -> V_147 = 0 ;\r\n}\r\nvoid F_61 ( T_1 * V_1 )\r\n{\r\nunsigned int V_96 ;\r\nF_62 ( V_1 -> V_59 ) ;\r\nF_63 ( V_1 -> V_149 ) ;\r\nif ( V_1 -> V_150 )\r\nF_64 ( V_1 -> V_150 ) ;\r\nF_21 (adapter, i) {\r\nV_1 -> V_31 [ V_96 ] . V_45 -> V_34 -> V_159 ( V_1 -> V_31 [ V_96 ] . V_45 ) ;\r\nV_1 -> V_31 [ V_96 ] . V_30 -> V_34 -> V_159 ( V_1 -> V_31 [ V_96 ] . V_30 ) ;\r\n}\r\nif ( F_56 ( V_1 ) ) {\r\nT_2 V_153 = F_2 ( V_1 -> V_8 + V_56 ) ;\r\nF_5 ( V_153 | V_156 | V_157 ,\r\nV_1 -> V_8 + V_56 ) ;\r\n}\r\nF_18 ( V_1 -> V_48 , V_49 , 0xffffffff ) ;\r\n}\r\nstatic int F_65 ( T_1 * V_1 )\r\n{\r\nT_2 V_51 = F_2 ( V_1 -> V_8 + V_56 ) ;\r\nV_51 &= V_1 -> V_147 ;\r\nif ( ! V_51 )\r\nreturn 0 ;\r\nif ( V_51 & V_58 )\r\nF_23 ( V_1 -> V_59 ) ;\r\nif ( V_51 & V_148 )\r\nF_66 ( V_1 -> V_149 ) ;\r\nif ( V_51 & V_151 )\r\nF_67 ( V_1 -> V_150 ) ;\r\nif ( V_51 & V_157 )\r\nF_16 ( V_1 ) ;\r\nif ( V_51 & V_156 )\r\nF_68 ( V_1 ) ;\r\nF_5 ( V_51 , V_1 -> V_8 + V_56 ) ;\r\nF_2 ( V_1 -> V_8 + V_56 ) ;\r\nreturn 1 ;\r\n}\r\nint F_69 ( T_1 * V_1 )\r\n{\r\n#ifdef F_47\r\nif ( ! F_56 ( V_1 ) )\r\nreturn F_22 ( V_1 ) ;\r\n#endif\r\nreturn F_65 ( V_1 ) ;\r\n}\r\nstatic void F_70 ( T_1 * V_1 )\r\n{\r\nT_2 V_145 ;\r\nT_2 V_160 ;\r\nF_11 ( V_1 , V_146 , & V_145 ) ;\r\nif ( ! ( V_144 & V_145 ) ) {\r\nF_11 ( V_1 , V_161 , & V_160 ) ;\r\nV_160 |= V_162 ;\r\nF_7 ( V_1 , V_161 , V_160 ) ;\r\n}\r\n}\r\nint T_5 F_71 ( T_1 * V_1 , const struct V_68 * V_69 ,\r\nstruct V_163 * V_50 )\r\n{\r\nV_50 -> V_164 = V_69 -> V_165 ;\r\nV_50 -> V_166 = ( V_50 -> V_164 != V_167 ) ;\r\nif ( V_50 -> V_164 == V_168 ||\r\nV_50 -> V_164 == V_169 ||\r\nV_50 -> V_164 == V_167 ) {\r\nT_2 V_7 = F_2 ( V_1 -> V_8 + V_170 ) ;\r\nV_7 = F_72 ( V_7 ) ;\r\nif ( V_7 == 2 )\r\nV_50 -> V_171 = V_172 ;\r\nelse if ( V_7 == 3 )\r\nV_50 -> V_171 = V_173 ;\r\nelse\r\nreturn - 1 ;\r\n} else\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_73 ( T_1 * V_1 , const struct V_68 * V_69 )\r\n{\r\nswitch ( V_69 -> V_129 ) {\r\ncase V_142 :\r\ncase V_140 :\r\ncase V_139 :\r\ncase V_138 :\r\nF_12 ( V_1 , 0xf ) ;\r\nF_7 ( V_1 , V_161 , 0x800 ) ;\r\nbreak;\r\ncase V_143 :\r\nF_12 ( V_1 , 0xf ) ;\r\nF_7 ( V_1 , V_161 , 0x1800 ) ;\r\nF_70 ( V_1 ) ;\r\nbreak;\r\n#ifdef F_47\r\ncase V_131 :\r\ncase V_130 :\r\ncase V_133 :\r\ncase V_132 :\r\nF_12 ( V_1 , 0xf ) ;\r\nF_7 ( V_1 , V_161 , 0x804 ) ;\r\nbreak;\r\ncase V_135 :\r\ncase V_137 :\r\nF_12 ( V_1 , 0xf ) ;\r\nF_7 ( V_1 , V_161 , 0x1804 ) ;\r\nbreak;\r\n#endif\r\n}\r\nreturn 0 ;\r\n}\r\nint F_74 ( T_1 * V_1 )\r\n{\r\nint V_174 = - V_103 ;\r\nconst struct V_68 * V_69 = V_68 ( V_1 ) ;\r\nif ( ! V_69 -> V_175 ) {\r\nT_2 V_7 = F_2 ( V_1 -> V_8 + V_176 ) ;\r\nF_5 ( V_7 | V_177 | V_178 , V_1 -> V_8 + V_176 ) ;\r\nF_5 ( V_179 | V_180 ,\r\nV_1 -> V_8 + V_181 ) ;\r\n}\r\nif ( V_1 -> V_150 && F_75 ( V_1 -> V_150 , V_69 -> V_182 ,\r\nV_69 -> V_183 ) )\r\ngoto V_184;\r\nif ( F_76 ( V_1 -> V_149 , & V_1 -> V_116 . V_149 , V_69 -> V_185 ) )\r\ngoto V_184;\r\nV_174 = F_77 ( V_1 -> V_59 , & V_1 -> V_116 . V_59 ) ;\r\nif ( V_174 )\r\ngoto V_184;\r\nV_174 = 0 ;\r\nV_184:\r\nreturn V_174 ;\r\n}\r\nstatic void T_5 F_78 ( T_1 * V_1 , struct V_186 * V_50 )\r\n{\r\nstatic const unsigned short V_187 [] = { 33 , 66 , 100 , 133 } ;\r\nT_2 V_188 ;\r\nF_17 ( V_1 -> V_48 , V_189 , & V_188 ) ;\r\nV_50 -> V_26 = V_187 [ F_79 ( V_188 ) ] ;\r\nV_50 -> V_190 = ( V_188 & V_191 ) ? 64 : 32 ;\r\nV_50 -> V_192 = ( V_188 & V_193 ) != 0 ;\r\n}\r\nvoid F_80 ( T_1 * V_1 )\r\n{\r\nunsigned int V_96 ;\r\nF_21 (adapter, i) {\r\nstruct V_44 * V_45 = V_1 -> V_31 [ V_96 ] . V_45 ;\r\nstruct V_29 * V_30 = V_1 -> V_31 [ V_96 ] . V_30 ;\r\nif ( V_45 )\r\nV_45 -> V_34 -> V_194 ( V_45 ) ;\r\nif ( V_30 )\r\nV_30 -> V_34 -> V_194 ( V_30 ) ;\r\n}\r\nif ( V_1 -> V_59 )\r\nF_81 ( V_1 -> V_59 ) ;\r\nif ( V_1 -> V_149 )\r\nF_82 ( V_1 -> V_149 ) ;\r\nif ( V_1 -> V_150 )\r\nF_83 ( V_1 -> V_150 ) ;\r\n}\r\nstatic void T_5 F_84 ( struct V_32 * V_33 ,\r\nconst struct V_68 * V_69 )\r\n{\r\nV_33 -> V_111 = V_69 -> V_76 ;\r\nV_33 -> V_120 = V_33 -> V_26 = V_36 ;\r\nV_33 -> V_121 = V_33 -> V_27 = V_37 ;\r\nV_33 -> V_38 = V_33 -> V_28 = V_40 | V_41 ;\r\nif ( V_33 -> V_111 & V_112 ) {\r\nV_33 -> V_113 = V_33 -> V_111 ;\r\nV_33 -> V_42 = V_43 ;\r\nV_33 -> V_38 |= V_39 ;\r\n} else {\r\nV_33 -> V_113 = 0 ;\r\nV_33 -> V_42 = V_119 ;\r\n}\r\n}\r\nint T_5 F_85 ( T_1 * V_1 ,\r\nconst struct V_68 * V_69 )\r\n{\r\nunsigned int V_96 ;\r\nV_1 -> V_116 . V_195 = V_69 ;\r\nV_1 -> V_116 . V_117 = V_69 -> V_196 ;\r\nV_1 -> V_116 . V_197 = V_69 -> V_198 -> V_197 ;\r\nV_1 -> V_59 = F_86 ( V_1 , & V_1 -> V_116 . V_59 ) ;\r\nif ( ! V_1 -> V_59 ) {\r\nF_41 ( L_9 ,\r\nV_1 -> V_18 ) ;\r\ngoto error;\r\n}\r\nif ( V_69 -> V_183 && ! ( V_1 -> V_150 = F_87 ( V_1 ) ) ) {\r\nF_41 ( L_10 ,\r\nV_1 -> V_18 ) ;\r\ngoto error;\r\n}\r\nV_1 -> V_149 = F_88 ( V_1 , & V_1 -> V_116 . V_149 ) ;\r\nif ( ! V_1 -> V_149 ) {\r\nF_41 ( L_11 ,\r\nV_1 -> V_18 ) ;\r\ngoto error;\r\n}\r\nF_73 ( V_1 , V_69 ) ;\r\nV_69 -> V_199 -> V_200 ( V_1 , V_69 ) ;\r\nif ( V_69 -> V_201 -> V_125 )\r\nV_69 -> V_201 -> V_125 ( V_1 ) ;\r\nif ( V_69 -> V_198 -> V_125 )\r\nV_69 -> V_198 -> V_125 ( V_1 ) ;\r\nF_21 (adapter, i) {\r\nV_107 V_202 [ 6 ] ;\r\nstruct V_44 * V_45 ;\r\nint V_81 = V_69 -> V_203 + V_96 ;\r\nV_1 -> V_31 [ V_96 ] . V_30 = V_69 -> V_201 -> V_204 ( V_1 -> V_31 [ V_96 ] . V_80 ,\r\nV_81 , V_69 -> V_199 ) ;\r\nif ( ! V_1 -> V_31 [ V_96 ] . V_30 ) {\r\nF_41 ( L_12 ,\r\nV_1 -> V_18 , V_96 ) ;\r\ngoto error;\r\n}\r\nV_1 -> V_31 [ V_96 ] . V_45 = V_45 = V_69 -> V_198 -> V_204 ( V_1 , V_96 ) ;\r\nif ( ! V_45 ) {\r\nF_41 ( L_13 ,\r\nV_1 -> V_18 , V_96 ) ;\r\ngoto error;\r\n}\r\nif ( ! F_56 ( V_1 ) || V_69 -> V_182 == V_205 )\r\nV_45 -> V_34 -> V_206 ( V_45 , V_202 ) ;\r\nelse if ( F_44 ( V_1 , V_96 , V_202 ) ) {\r\nF_41 ( L_14 ,\r\nV_1 -> V_31 [ V_96 ] . V_80 -> V_18 ) ;\r\ngoto error;\r\n}\r\nmemcpy ( V_1 -> V_31 [ V_96 ] . V_80 -> V_207 , V_202 , V_208 ) ;\r\nF_84 ( & V_1 -> V_31 [ V_96 ] . V_32 , V_69 ) ;\r\n}\r\nF_78 ( V_1 , & V_1 -> V_116 . V_209 ) ;\r\nF_61 ( V_1 ) ;\r\nreturn 0 ;\r\nerror:\r\nF_80 ( V_1 ) ;\r\nreturn - 1 ;\r\n}
