[2025-09-17 04:05:15] START suite=qualcomm_srv trace=srv436_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2574711 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4994375 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4994375 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4994376 heartbeat IPC: 4.133 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13233790 heartbeat IPC: 1.214 cumulative IPC: 1.214 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21478477 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29680611 heartbeat IPC: 1.219 cumulative IPC: 1.215 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 37883814 heartbeat IPC: 1.219 cumulative IPC: 1.216 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 46073515 heartbeat IPC: 1.221 cumulative IPC: 1.217 (Simulation time: 00 hr 06 min 33 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 54261545 heartbeat IPC: 1.221 cumulative IPC: 1.218 (Simulation time: 00 hr 07 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000025 cycles: 62479072 heartbeat IPC: 1.217 cumulative IPC: 1.218 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 70734252 heartbeat IPC: 1.211 cumulative IPC: 1.217 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 110000029 cycles: 79017187 heartbeat IPC: 1.207 cumulative IPC: 1.216 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82308388 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82308388 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.215 instructions: 100000002 cycles: 82308388
CPU 0 Branch Prediction Accuracy: 92.74% MPKI: 12.89 Average ROB Occupancy at Mispredict: 30.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08545
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.07
BRANCH_DIRECT_CALL: 0.4206
BRANCH_INDIRECT_CALL: 0.5443
BRANCH_RETURN: 0.4056


====Backend Stall Breakdown====
ROB_STALL: 26253
LQ_STALL: 0
SQ_STALL: 63219


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 5.8404894

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 26253

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4495

cpu0->cpu0_STLB TOTAL        ACCESS:    2121235 HIT:    2120578 MISS:        657 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121235 HIT:    2120578 MISS:        657 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 114.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9467647 HIT:    8679578 MISS:     788069 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7737588 HIT:    7060393 MISS:     677195 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581734 HIT:     508082 MISS:      73652 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147139 HIT:    1110656 MISS:      36483 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1186 HIT:        447 MISS:        739 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15841102 HIT:    7716028 MISS:    8125074 MSHR_MERGE:    2015913
cpu0->cpu0_L1I LOAD         ACCESS:   15841102 HIT:    7716028 MISS:    8125074 MSHR_MERGE:    2015913
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30604242 HIT:   26727791 MISS:    3876451 MSHR_MERGE:    1665104
cpu0->cpu0_L1D LOAD         ACCESS:   16742026 HIT:   14613130 MISS:    2128896 MSHR_MERGE:     500469
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13860899 HIT:   12114554 MISS:    1746345 MSHR_MERGE:    1164611
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1317 HIT:        107 MISS:       1210 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12983052 HIT:   10696654 MISS:    2286398 MSHR_MERGE:    1154802
cpu0->cpu0_ITLB LOAD         ACCESS:   12983052 HIT:   10696654 MISS:    2286398 MSHR_MERGE:    1154802
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29087606 HIT:   27763954 MISS:    1323652 MSHR_MERGE:     334013
cpu0->cpu0_DTLB LOAD         ACCESS:   29087606 HIT:   27763954 MISS:    1323652 MSHR_MERGE:     334013
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->LLC TOTAL        ACCESS:     906239 HIT:     896111 MISS:      10128 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     677195 HIT:     667275 MISS:       9920 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73652 HIT:      73642 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     154653 HIT:     154650 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        739 HIT:        544 MISS:        195 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:      10109
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6859

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541414       530446        68593          685
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           40           63           13
  STLB miss resolved @ L2C                0           46          218          275           26
  STLB miss resolved @ LLC                0           27          221          366           46
  STLB miss resolved @ MEM                0            0           60          108          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198994        53979      1566413       114041            7
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            4            0
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            3            0           20            0
  STLB miss resolved @ MEM                0            0            0           10            6
[2025-09-17 04:17:21] END   suite=qualcomm_srv trace=srv436_ap (rc=0)
