$date
	Sat Feb 28 16:09:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_tb $end
$var wire 1 ! valid_out $end
$var wire 8 " data_out [7:0] $end
$var wire 8 # count_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rst_n $end
$var reg 1 ' valid_in $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 & rst_n $end
$var wire 1 ' valid_in $end
$var reg 8 ) count_out [7:0] $end
$var reg 8 * counter [7:0] $end
$var reg 8 + data_out [7:0] $end
$var reg 8 , last_byte [7:0] $end
$var reg 1 ! valid_out $end
$upscope $end
$scope task send_byte $end
$var reg 8 - b [7:0] $end
$upscope $end
$upscope $end
$scope module dump_trigger $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
b0 ,
bx +
b0 *
bx )
b0 (
0'
0&
b0 %
0$
bx #
bx "
0!
$end
#5
1$
#10
0$
#15
1$
#20
0$
b1000001 -
1&
#25
b1 *
b1000001 ,
b0 #
b0 )
b0 "
b0 +
1'
b1000001 %
b1000001 (
1$
#30
0$
#35
b10 *
1$
#40
0$
#45
b11 *
1$
#50
0$
#55
b100 *
1$
#56
b1000010 -
#60
0$
#65
b1 *
b1000010 ,
1!
b100 #
b100 )
b1000001 "
b1000001 +
b1000010 %
b1000010 (
1$
#70
0$
#75
0!
b10 *
1$
#76
b1000011 -
#80
0$
#85
b1 *
b1000011 ,
1!
b10 #
b10 )
b1000010 "
b1000010 +
b1000011 %
b1000011 (
1$
#86
b0 -
#90
0$
#95
b0 ,
b1 #
b1 )
b1000011 "
b1000011 +
b0 %
b0 (
1$
#100
0$
#105
0!
b10 *
1$
#110
0$
#115
b11 *
1$
#120
0$
#125
b100 *
1$
#130
0$
#135
b101 *
1$
#140
0$
#145
b110 *
1$
#146
