/*!
   @file LoRa.h
   @brief LORO
   @n lora mode
*/

#include "sx1278_reg.h"
uint8_t lora_version = 255;
LoRa::LoRa()
{
}
void LoRa::spiInit()
{
  SPI.begin();
  //init slave select pin
  pinMode(NSSPin, OUTPUT);
  digitalWrite(NSSPin, HIGH);

  // depends on LoRa spi timing
  SPI.setBitOrder(MSBFIRST);
  // too fast may cause error
  SPI.setClockDivider(SPI_CLOCK_DIV32);
  SPI.setDataMode(SPI_MODE0);
}
void LoRa::pinInit()
{
  //  pinMode(NRESETPin, OUTPUT);
  //  digitalWrite(NRESETPin, LOW);
}
bool LoRa::init(uint8_t _NSSPin)
{

  NSSPin = _NSSPin;

  pinInit();
  spiInit();

  // check version
  lora_version = readRegister(LR_RegVERSION);
  if (lora_version != 0x12) {
    return 0;
  }

  // reset lora
  powerOnReset();
  // Set RF parameter,like frequency,data rate etc
  config();

  return true;
}
void LoRa::powerOnReset()
{
  digitalWrite(NRESETPin, LOW);
  delay(10);
  digitalWrite(NRESETPin, HIGH);
  delay(10);
}
bool LoRa::config()
{
  // In setting mode, RF module should turn to sleep mode
  // low frequency mode??sleep mode
  writeRegister(LR_RegOpMode, LR_Mode_SLEEP | LORA_FREQUENCY_BAND);
  // wait for steady
  delay(5);

  // external Crystal
  writeRegister(LR_RegTCXO, LR_EXT_CRYSTAL | LR_REGTCXO_RESERVED);
  // set lora mode
  writeRegister(LR_RegOpMode, LR_LongRangeMode_LORA | LORA_FREQUENCY_BAND);
  // RF frequency 434M
  setFrequency(434000000);
  // max power ,20dB
  setTxPower(0x0f);
  // close ocp
  writeRegister(LR_RegOcp, LR_OCPON_OFF | 0x0B);
  // enable LNA
  writeRegister(LR_RegLna, LR_LNAGAIN_G1 | LR_LNABOOSTHF_1);

  headerMode = LR_EXPLICIT_HEADER_MODE;

  // bandwidth = 500Hz, spreading factor=7,
  // coding rate = 4/5,implict header mode
  setHeaderMode(headerMode);
  setRFpara(LR_BW_125k, LR_CODINGRATE_2, LR_SPREADING_FACTOR_11, LR_PAYLOAD_CRC_ON);
  // LNA
  writeRegister(LR_RegModemConfig3, LR_MOBILE_MODE);
  // max rx time out
  setRxTimeOut(0x3ff);
  // preamble 12+4.25 bytes
  setPreambleLen(12);

  // 20dBm on PA_BOOST pin
  writeRegister(LR_RegPADAC, LR_REGPADAC_RESERVED | LR_20DB_OUTPUT_ON);
  // no hopping
  writeRegister(LR_RegHopPeriod, 0x00);

  // DIO5=ModeReady,DIO4=CadDetected
  writeRegister(LR_RegDIOMAPPING2, LR_DIO4_CADDETECTED | LR_DIO5_MODEREADY);
  // standby mode
  writeRegister(LR_RegOpMode, LR_LongRangeMode_LORA | LR_Mode_STBY | LORA_FREQUENCY_BAND);

  // default payload length is 10 bytes in implicit mode
  setPayloadLength(10);
  return true;
}
bool LoRa::setFrequency(uint32_t freq)
{
  uint32_t frf;
  uint32_t temp1;
  uint32_t temp2;
  uint8_t reg[3];

  // Frf(23:0)=frequency/(XOSC/2^19)

  temp1 = freq / 1000000;
  temp2 = LORA_XOSC / 1000000;
  frf = temp1 * 524288 / temp2;

  temp1 = freq % 1000000 / 1000;
  temp2 = LORA_XOSC / 1000;
  frf = frf + temp1 * 524288 / temp2;

  temp1 = freq % 1000;
  temp2 = LORA_XOSC;
  frf = frf + temp1 * 524288 / temp2;

  reg[0] = frf >> 16 & 0xff;
  reg[1] = frf >> 8 & 0xff;
  reg[2] = frf & 0xff;

  writeRegister(LR_RegFrMsb, reg[0]);
  writeRegister(LR_RegFrMid, reg[1]);
  writeRegister(LR_RegFrLsb, reg[2]);

  // read if the value has been in register
  if ((reg[0] != readRegister(LR_RegFrMsb)) || (reg[1] != readRegister(LR_RegFrMid)) || (reg[2] != readRegister(LR_RegFrLsb)))
    return false;
  return true;
}
bool LoRa::setRFpara(uint8_t BW, uint8_t CR, uint8_t SF, uint8_t payloadCRC)
{
  // check if the data is correct
  if (((BW & 0x0f) != 0) || ((BW >> 8) > 0x09))
    return false;
  if (((CR & 0xf1) != 0) || ((CR >> 1) > 0x04) || ((CR >> 1) < 0x00))
    return false;
  if (((SF & 0x0f) != 0) || ((SF >> 4) > 12) || ((SF >> 4) < 6))
    return false;
  if ((payloadCRC & 0xfb) != 0)
    return false;
  Serial.printf_P(PSTR("BW:0x%02x,SF:0x%02x,CR:0x%02x\r\n"), BW, SF, CR);
  uint8_t temp;
  if (BW <= LR_BW_62p5k) {
    temp = LR_TCXO_INPUT_ON;
    writeRegister(LR_RegModemConfig3, readRegister(LR_RegModemConfig3) | LR_MOBILE_MODE); //LowDataRateOptimize
  } else {
    writeRegister(LR_RegModemConfig3, readRegister(LR_RegModemConfig3) &  ~LR_MOBILE_MODE); //LowDataRateO
    temp = LR_EXT_CRYSTAL;
  }
  writeRegister(LR_RegTCXO, temp);
  //SF=6 must be use in implicit header mode,and have some special setting
  if (SF == LR_SPREADING_FACTOR_6)
  {
    headerMode = LR_IMPLICIT_HEADER_MODE;
    writeRegister(LR_RegModemConfig1, BW | CR | LR_IMPLICIT_HEADER_MODE);
    temp = readRegister(LR_RegModemConfig2);
    temp = temp & 0x03;
    writeRegister(LR_RegModemConfig2, SF | payloadCRC | temp);

    // according to datasheet
    temp = readRegister(0x31);
    temp &= 0xF8;
    temp |= 0x05;
    writeRegister(0x31, temp);
    writeRegister(0x37, 0x0C);
  }
  else
  {
    temp = readRegister(LR_RegModemConfig2);
    temp = temp & 0x03;
    writeRegister(LR_RegModemConfig1, BW | CR | headerMode);
    writeRegister(LR_RegModemConfig2, SF | payloadCRC | temp);
  }
  return true;
}
bool LoRa::setPreambleLen(uint16_t length)
{
  // preamble length is 6~65535
  if (length < 6)
    return false;
  writeRegister(LR_RegPreambleMsb, length >> 8);
  // the actual preamble len is length+4.25
  writeRegister(LR_RegPreambleLsb, length & 0xff);
  return true;
}
bool LoRa::setHeaderMode(uint8_t mode)
{
  if (headerMode > 0x01)
    return false;
  headerMode = mode;

  uint8_t temp;
  // avoid overload the other setting
  temp = readRegister(LR_RegModemConfig1);
  temp = temp & 0xfe;
  writeRegister(LR_RegModemConfig1, temp | mode);
  return true;
}
// in implict header mode, the payload length is fix len
// need to set payload length first in this mode
bool LoRa::setPayloadLength(uint8_t len)
{
  payloadLength = len;
  writeRegister(LR_RegPayloadLength, len);
  return true;
}
bool LoRa::setTxPower(uint8_t power)
{
  if (power > 0x0f)
    return false;
  writeRegister(LR_RegPaConfig, LR_PASELECT_PA_POOST | 0x70 | power);
  return true;
}
// only valid in rx single mode
bool LoRa::setRxTimeOut(uint16_t symbTimeOut)
{
  //rxtimeout=symbTimeOut*(2^SF*BW)
  if ((symbTimeOut == 0) || (symbTimeOut > 0x3ff))
    return false;

  uint8_t temp;
  temp = readRegister(LR_RegModemConfig2);
  temp = temp & 0xfc;
  writeRegister(LR_RegModemConfig2, temp | (symbTimeOut >> 8 & 0x03));
  writeRegister(LR_RegSymbTimeoutLsb, symbTimeOut & 0xff);
  return true;
}
// RSSI[dBm]=-137+rssi value
uint8_t LoRa::readRSSI(uint8_t mode)
{
  if (!mode)	//read current rssi
  {
    return readRegister(LR_RegRssiValue);
  }
  else			// read rssi of last packet received
    return readRegister(LR_RegPktRssiValue);
}

bool LoRa::rxInit()
{
  if (headerMode == LR_IMPLICIT_HEADER_MODE)
    setPayloadLength(payloadLength);
  setRxInterrupt();	// enable RxDoneIrq
  clearIRQFlags();		// clear irq flag
  setFifoAddrPtr(LR_RegFifoRxBaseAddr);	// set FIFO addr
  enterRxMode();		// start rx
  return true;
}
bool LoRa::sendPackage(uint8_t* sendbuf, uint8_t sendLen)
{
  uint8_t temp;

  setTxInterrupt();	// enable TxDoneIrq
  clearIRQFlags();		// clear irq flag
  writeFifo(sendbuf, sendLen);
  enterTxMode();

  uint16_t txTimer;

  // you should make sure the tx timeout is greater than the max time on air
  txTimer = LORA_TX_TIMEOUT;
  while (txTimer--)
  {
    // wait for txdone
    if (waitIrq(LR_TXDONE_MASK))
    {
      idle();
      clearIRQFlags();
      return true;
    }
    delay(1);
  }
  // if tx time out , reset lora module
  init();
  return false;
}
uint8_t LoRa::receivePackage(uint8_t* recvbuf)
{
  // read data from fifo
  return readFifo(recvbuf);
}
bool LoRa::waitIrq(uint8_t irqMask)
{
  uint8_t flag;
  // read irq flag
  flag = readRegister(LR_RegIrqFlags);
  // if irq flag was set
  if (flag & irqMask)
    return true;
  return false;
}
void LoRa::setFifoAddrPtr(uint8_t addrReg)
{
  uint8_t addr;
  // read BaseAddr
  addr = readRegister(addrReg);
  // BaseAddr->FifoAddrPtr
  writeRegister(LR_RegFifoAddrPtr, addr);
}
void LoRa::enterRxMode()
{
  // enter rx continuous mode
  writeRegister(LR_RegOpMode, LR_LongRangeMode_LORA | LR_Mode_RXCONTINUOUS | LORA_FREQUENCY_BAND);
}
void LoRa::enterTxMode()
{
  // enter tx mode
  writeRegister(LR_RegOpMode, LR_LongRangeMode_LORA | LR_Mode_TX | LORA_FREQUENCY_BAND);
}
void LoRa::idle()
{
  // enter Standby mode
  writeRegister(LR_RegOpMode, 0x89);
}
void LoRa::sleep()
{
  // enter sleep mode
  writeRegister(LR_RegOpMode, 0x89);
  writeRegister(LR_RegOpMode, 0x88);
}
void LoRa::writeFifo(uint8_t* databuf, uint8_t length)
{
  // set packet length
  if (headerMode == LR_EXPLICIT_HEADER_MODE)
    writeRegister(LR_RegPayloadLength, length);
  // set Fifo addr
  setFifoAddrPtr(LR_RegFifoTxBaseAddr);
  // fill data into fifo
  writeData(0x00, databuf, length);
}
uint8_t LoRa::readFifo(uint8_t* databuf)
{
  uint8_t readLen;

  // set Fifo addr
  setFifoAddrPtr(LR_RegFifoRxCurrentaddr);
  // read length of packet
  if (headerMode == LR_IMPLICIT_HEADER_MODE)
    readLen = payloadLength;
  else
    readLen = readRegister(LR_RegRxNbBytes);
  // read from fifo
  readData(0x00, databuf, readLen);

  return readLen;
}
void LoRa::setTxInterrupt()
{
  // DIO0=TxDone,DIO1=RxTimeout,DIO3=ValidHeader
  writeRegister(LR_RegDIOMAPPING1, LR_DIO0_TXDONE);
  // enable txdone irq
  writeRegister(LR_RegIrqFlagsMask, 0xff ^ LR_TXDONE_MASK);
}
void LoRa::setRxInterrupt()
{
  //DIO0=00, DIO1=00, DIO2=00, DIO3=01  DIO0=00--RXDONE
  writeRegister(LR_RegDIOMAPPING1, LR_DIO0_RXDONE);
  // enable rxdone irq
  writeRegister(LR_RegIrqFlagsMask, 0xff ^ LR_RXDONE_MASK);
}
void LoRa::clearIRQFlags()
{
  writeRegister(LR_RegIrqFlags, 0xff);
}
// SPI read register
uint8_t LoRa::readRegister(uint8_t addr)
{
  uint8_t data;

  digitalWrite(NSSPin, LOW);
  // write register address
  SPI.transfer(addr);
  // read register value
  data = SPI.transfer(0);
  digitalWrite(NSSPin, HIGH);

  return (data);
}

// SPI write register
void LoRa::writeRegister(uint8_t addr, uint8_t value)
{
  digitalWrite(NSSPin, LOW);
  // write register address
  SPI.transfer(addr | LORA_SPI_WNR);
  // write register value
  SPI.transfer(value);
  digitalWrite(NSSPin, HIGH);

}
void LoRa::readData(uint8_t addr, uint8_t *ptr, uint8_t len)
{
  uint8_t i;
  // length>1,use burst mode
  if (len <= 1)
    return;
  else
  {
    digitalWrite(NSSPin, LOW);
    SPI.transfer(addr);
    for (i = 0; i < len; i++)
      ptr[i] = SPI.transfer(0);
    digitalWrite(NSSPin, HIGH);
  }
}
void LoRa::writeData(uint8_t addr, uint8_t *ptr, uint8_t len)
{
  uint8_t i;
  // length>1,use burst mode
  if (len <= 1)
    return;
  else
  {
    digitalWrite(NSSPin, LOW);
    SPI.transfer(addr | LORA_SPI_WNR);
    for (i = 0; i < len; i++)
      SPI.transfer(ptr[i]);
    digitalWrite(NSSPin, HIGH);
  }
}
