##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyClk_Peri
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyClk_Peri:R vs. CyClk_Peri:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADCCounterClk    | N/A                    | Target: 50.00 MHz   | 
Clock: ADC_intSarClock  | N/A                    | Target: 1.00 MHz    | 
Clock: CyClk_Fast       | N/A                    | Target: 100.00 MHz  | 
Clock: CyClk_HF0        | N/A                    | Target: 100.00 MHz  | 
Clock: CyClk_LF         | N/A                    | Target: 0.03 MHz    | 
Clock: CyClk_Peri       | Frequency: 377.36 MHz  | Target: 50.00 MHz   | 
Clock: CyClk_Slow       | N/A                    | Target: 50.00 MHz   | 
Clock: CyFLL            | N/A                    | Target: 100.00 MHz  | 
Clock: CyILO            | N/A                    | Target: 0.03 MHz    | 
Clock: CyIMO            | N/A                    | Target: 8.00 MHz    | 
Clock: CyPeriClk_App    | N/A                    | Target: 50.00 MHz   | 
Clock: UART_SCBCLK      | N/A                    | Target: 5.56 MHz    | 
Clock: mI2C_SCBCLK      | N/A                    | Target: 8.33 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyClk_Peri    CyClk_Peri     20000            17350       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name   Clock to Out  Clock Name:Phase  
----------  ------------  ----------------  
O_6(0)_PAD  3417          CyClk_Peri:R      
O_6(1)_PAD  3327          CyClk_Peri:R      
O_8(0)_PAD  3487          CyClk_Peri:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyClk_Peri
****************************************
Clock: CyClk_Peri
Frequency: 377.36 MHz | Target: 50.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 17350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1990
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18010

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       660
-------------------------------------   --- 
End-of-path arrival time (ps)           660
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_0  controlcell1    660    660  17350  RISE       1
AMuxHw_Decoder_old_id_0/main_0      macrocell6        0    660  17350  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                         macrocell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyClk_Peri:R vs. CyClk_Peri:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 17350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1990
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18010

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       660
-------------------------------------   --- 
End-of-path arrival time (ps)           660
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_0  controlcell1    660    660  17350  RISE       1
AMuxHw_Decoder_old_id_0/main_0      macrocell6        0    660  17350  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                         macrocell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 17350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1990
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18010

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       660
-------------------------------------   --- 
End-of-path arrival time (ps)           660
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_0  controlcell1    660    660  17350  RISE       1
AMuxHw_Decoder_old_id_0/main_0      macrocell6        0    660  17350  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                         macrocell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 17620p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1720
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18280

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       660
-------------------------------------   --- 
End-of-path arrival time (ps)           660
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_0  controlcell1    660    660  17350  RISE       1
AMuxHw_Decoder_one_hot_0/main_0     macrocell7        0    660  17620  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                        macrocell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 17710p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1720
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18280

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       570
-------------------------------------   --- 
End-of-path arrival time (ps)           570
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_1  controlcell1    570    570  17710  RISE       1
AMuxHw_Decoder_one_hot_0/main_2     macrocell7        0    570  17710  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                        macrocell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMuxCtrl:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 17780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18350

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       570
-------------------------------------   --- 
End-of-path arrival time (ps)           570
 
Launch Clock Path
pin name                                                model name    delay     AT  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock             0      0  RISE       1
\AMuxCtrl:Sync:ctrl_reg\/clock                          controlcell1      0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\AMuxCtrl:Sync:ctrl_reg\/control_1  controlcell1    570    570  17710  RISE       1
AMuxHw_Decoder_old_id_1/main_0      macrocell5        0    570  17780  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                         macrocell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 17880p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1720
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18280

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       400
-------------------------------------   --- 
End-of-path arrival time (ps)           400
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                         macrocell5       0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell5     400    400  17880  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell7       0    400  17880  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                        macrocell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 17890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyClk_Peri:R#1 vs. CyClk_Peri:R#2)   20000
- Setup time                                         -1720
--------------------------------------------------   ----- 
End-of-path required time (ps)                       18280

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       390
-------------------------------------   --- 
End-of-path arrival time (ps)           390
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                         macrocell6       0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell6     390    390  17890  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell7       0    390  17890  RISE       1

Capture Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/periclk                                      Clock            0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                        macrocell7       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

