# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../05_RAM.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../RAM_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
