// Seed: 288351114
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd18,
    parameter id_5 = 32'd28
) (
    id_1,
    id_2,
    _id_3[-1'b0 : id_4],
    _id_4
);
  input wire _id_4;
  inout logic [7:0] _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign id_3 = id_2;
  wire [-1 : id_3] _id_5;
  wire id_6, id_7[id_5 : 1  %  -1];
  wire id_8;
  wire id_9;
  ;
endmodule
