#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5618d0e6ba30 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -12;
v0x5618d0ea1320_0 .var "a", 0 0;
v0x5618d0ea13e0_0 .var "b", 0 0;
v0x5618d0ea14a0_0 .var "clk", 0 0;
v0x5618d0ea1540_0 .net "out", 3 0, v0x5618d0ea0860_0;  1 drivers
v0x5618d0ea1630_0 .var "rst", 0 0;
S_0x5618d0e6a5c0 .scope module, "uut" "top" 2 12, 3 5 0, S_0x5618d0e6ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 4 "out"
v0x5618d0ea0ad0_0 .net "a", 0 0, v0x5618d0ea1320_0;  1 drivers
v0x5618d0ea0b90_0 .net "b", 0 0, v0x5618d0ea13e0_0;  1 drivers
v0x5618d0ea0c60_0 .net "buff_a", 3 0, v0x5618d0e9e7f0_0;  1 drivers
v0x5618d0ea0d60_0 .net "buff_b", 3 0, v0x5618d0e9efd0_0;  1 drivers
v0x5618d0ea0e30_0 .net "buff_out", 0 0, L_0x5618d0ea1810;  1 drivers
L_0x7f13de1e3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f13de22c5b8 .resolv tri, v0x5618d0ea00f0_0, L_0x7f13de1e3018;
v0x5618d0ea0f70_0 .net8 "cin", 0 0, RS_0x7f13de22c5b8;  2 drivers
v0x5618d0ea1060_0 .net "clk", 0 0, v0x5618d0ea14a0_0;  1 drivers
v0x5618d0ea1100_0 .net "cout", 0 0, L_0x5618d0ea1c80;  1 drivers
v0x5618d0ea11a0_0 .net "out", 3 0, v0x5618d0ea0860_0;  alias, 1 drivers
v0x5618d0ea1240_0 .net "rst", 0 0, v0x5618d0ea1630_0;  1 drivers
L_0x5618d0ea1d90 .part v0x5618d0e9e7f0_0, 0, 1;
L_0x5618d0ea1ec0 .part v0x5618d0e9efd0_0, 0, 1;
S_0x5618d0e782e0 .scope module, "uu1" "shift_register" 3 12, 4 1 0, S_0x5618d0e6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "dir"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 4 "out"
v0x5618d0e6e5d0_0 .net "clk", 0 0, v0x5618d0ea14a0_0;  alias, 1 drivers
v0x5618d0e6b490_0 .net "d", 0 0, v0x5618d0ea1320_0;  alias, 1 drivers
L_0x7f13de1e30a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0e9e690_0 .net "dir", 0 0, L_0x7f13de1e30a8;  1 drivers
L_0x7f13de1e3060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0e9e730_0 .net "en", 0 0, L_0x7f13de1e3060;  1 drivers
v0x5618d0e9e7f0_0 .var "out", 3 0;
v0x5618d0e9e920_0 .net "rst", 0 0, v0x5618d0ea1630_0;  alias, 1 drivers
E_0x5618d0e77780 .event posedge, v0x5618d0e6e5d0_0;
S_0x5618d0e9eaa0 .scope module, "uu2" "shift_register" 3 13, 4 1 0, S_0x5618d0e6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "dir"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 4 "out"
v0x5618d0e9ed30_0 .net "clk", 0 0, v0x5618d0ea14a0_0;  alias, 1 drivers
v0x5618d0e9edd0_0 .net "d", 0 0, v0x5618d0ea13e0_0;  alias, 1 drivers
L_0x7f13de1e3138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0e9ee70_0 .net "dir", 0 0, L_0x7f13de1e3138;  1 drivers
L_0x7f13de1e30f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0e9ef10_0 .net "en", 0 0, L_0x7f13de1e30f0;  1 drivers
v0x5618d0e9efd0_0 .var "out", 3 0;
v0x5618d0e9f100_0 .net "rst", 0 0, v0x5618d0ea1630_0;  alias, 1 drivers
S_0x5618d0e9f240 .scope module, "uu3" "adder" 3 14, 5 2 0, S_0x5618d0e6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c"
L_0x5618d0ea1770 .functor XOR 1, L_0x5618d0ea1d90, L_0x5618d0ea1ec0, C4<0>, C4<0>;
L_0x5618d0ea1810 .functor XOR 1, L_0x5618d0ea1770, RS_0x7f13de22c5b8, C4<0>, C4<0>;
L_0x5618d0ea1960 .functor AND 1, L_0x5618d0ea1d90, L_0x5618d0ea1ec0, C4<1>, C4<1>;
L_0x5618d0ea1a20 .functor AND 1, L_0x5618d0ea1ec0, RS_0x7f13de22c5b8, C4<1>, C4<1>;
L_0x5618d0ea1ac0 .functor OR 1, L_0x5618d0ea1960, L_0x5618d0ea1a20, C4<0>, C4<0>;
L_0x5618d0ea1bd0 .functor AND 1, RS_0x7f13de22c5b8, L_0x5618d0ea1d90, C4<1>, C4<1>;
L_0x5618d0ea1c80 .functor OR 1, L_0x5618d0ea1ac0, L_0x5618d0ea1bd0, C4<0>, C4<0>;
v0x5618d0e9f410_0 .net *"_s0", 0 0, L_0x5618d0ea1770;  1 drivers
v0x5618d0e9f4f0_0 .net *"_s10", 0 0, L_0x5618d0ea1bd0;  1 drivers
v0x5618d0e9f5d0_0 .net *"_s4", 0 0, L_0x5618d0ea1960;  1 drivers
v0x5618d0e9f6c0_0 .net *"_s6", 0 0, L_0x5618d0ea1a20;  1 drivers
v0x5618d0e9f7a0_0 .net *"_s8", 0 0, L_0x5618d0ea1ac0;  1 drivers
v0x5618d0e9f8d0_0 .net "a", 0 0, L_0x5618d0ea1d90;  1 drivers
v0x5618d0e9f990_0 .net "b", 0 0, L_0x5618d0ea1ec0;  1 drivers
v0x5618d0e9fa50_0 .net "c", 0 0, L_0x5618d0ea1c80;  alias, 1 drivers
v0x5618d0e9fb10_0 .net8 "cin", 0 0, RS_0x7f13de22c5b8;  alias, 2 drivers
v0x5618d0e9fbd0_0 .net "sum", 0 0, L_0x5618d0ea1810;  alias, 1 drivers
S_0x5618d0e9fd30 .scope module, "uu4" "dff" 3 15, 6 1 0, S_0x5618d0e6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
v0x5618d0e9ff20_0 .net "clk", 0 0, v0x5618d0ea14a0_0;  alias, 1 drivers
v0x5618d0ea0030_0 .net "d", 0 0, L_0x5618d0ea1c80;  alias, 1 drivers
v0x5618d0ea00f0_0 .var "q", 0 0;
v0x5618d0ea01f0_0 .net "reset", 0 0, v0x5618d0ea1630_0;  alias, 1 drivers
S_0x5618d0ea02e0 .scope module, "uu5" "shift_register" 3 16, 4 1 0, S_0x5618d0e6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "dir"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 4 "out"
v0x5618d0ea05a0_0 .net "clk", 0 0, v0x5618d0ea14a0_0;  alias, 1 drivers
v0x5618d0ea0660_0 .net "d", 0 0, L_0x5618d0ea1810;  alias, 1 drivers
L_0x7f13de1e31c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0ea0720_0 .net "dir", 0 0, L_0x7f13de1e31c8;  1 drivers
L_0x7f13de1e3180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5618d0ea07c0_0 .net "en", 0 0, L_0x7f13de1e3180;  1 drivers
v0x5618d0ea0860_0 .var "out", 3 0;
v0x5618d0ea0970_0 .net "rst", 0 0, v0x5618d0ea1630_0;  alias, 1 drivers
    .scope S_0x5618d0e782e0;
T_0 ;
    %wait E_0x5618d0e77780;
    %load/vec4 v0x5618d0e9e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618d0e9e7f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5618d0e9e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5618d0e9e690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5618d0e9e7f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5618d0e6b490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0e9e7f0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x5618d0e6b490_0;
    %load/vec4 v0x5618d0e9e7f0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0e9e7f0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5618d0e9e7f0_0;
    %assign/vec4 v0x5618d0e9e7f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5618d0e9eaa0;
T_1 ;
    %wait E_0x5618d0e77780;
    %load/vec4 v0x5618d0e9f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618d0e9efd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5618d0e9ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5618d0e9ee70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5618d0e9efd0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5618d0e9edd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0e9efd0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5618d0e9edd0_0;
    %load/vec4 v0x5618d0e9efd0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0e9efd0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5618d0e9efd0_0;
    %assign/vec4 v0x5618d0e9efd0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5618d0e9fd30;
T_2 ;
    %wait E_0x5618d0e77780;
    %load/vec4 v0x5618d0ea01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618d0ea00f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5618d0ea0030_0;
    %assign/vec4 v0x5618d0ea00f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5618d0ea02e0;
T_3 ;
    %wait E_0x5618d0e77780;
    %load/vec4 v0x5618d0ea0970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618d0ea0860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5618d0ea07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5618d0ea0720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x5618d0ea0860_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5618d0ea0660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0ea0860_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x5618d0ea0660_0;
    %load/vec4 v0x5618d0ea0860_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618d0ea0860_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5618d0ea0860_0;
    %assign/vec4 v0x5618d0ea0860_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5618d0e6ba30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea14a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea1630_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5618d0e6ba30;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x5618d0ea14a0_0;
    %inv;
    %store/vec4 v0x5618d0ea14a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5618d0e6ba30;
T_6 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea1320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618d0ea13e0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5618d0e6ba30;
T_7 ;
    %vpi_call 2 49 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5618d0e6ba30 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5618d0e6ba30;
T_8 ;
    %vpi_call 2 55 "$monitor", "a = %b, b = %b, out = %b", v0x5618d0ea1320_0, v0x5618d0ea13e0_0, v0x5618d0ea1540_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "./shift_register.v";
    "./adder.v";
    "./d_ff.v";
