#
# risc5.csv -- RISC5 pin constraints for DE2-115 board
#

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved

#
# clock and reset
#
clk_in,Input,PIN_Y2,2,B2_N0,3.3-V LVTTL,
rst_in_n,Input,PIN_M23,6,B6_N2,2.5 V,

#
# SDRAM
#
#sdram_clk,Output,PIN_AE5,3,B3_N2,3.3-V LVTTL,
#sdram_cke,Output,PIN_AA6,2,B2_N2,3.3-V LVTTL,
#sdram_cs_n,Output,PIN_T4,2,B2_N0,3.3-V LVTTL,
#sdram_ras_n,Output,PIN_U6,2,B2_N1,3.3-V LVTTL,
#sdram_cas_n,Output,PIN_V7,2,B2_N1,3.3-V LVTTL,
#sdram_we_n,Output,PIN_V6,2,B2_N1,3.3-V LVTTL,
#sdram_ba[1],Output,PIN_R4,2,B2_N0,3.3-V LVTTL,
#sdram_ba[0],Output,PIN_U7,2,B2_N1,3.3-V LVTTL,
#sdram_a[12],Output,PIN_Y7,2,B2_N2,3.3-V LVTTL,
#sdram_a[11],Output,PIN_AA5,2,B2_N2,3.3-V LVTTL,
#sdram_a[10],Output,PIN_R5,2,B2_N0,3.3-V LVTTL,
#sdram_a[9],Output,PIN_Y6,2,B2_N2,3.3-V LVTTL,
#sdram_a[8],Output,PIN_Y5,2,B2_N2,3.3-V LVTTL,
#sdram_a[7],Output,PIN_AA7,2,B2_N2,3.3-V LVTTL,
#sdram_a[6],Output,PIN_W7,2,B2_N2,3.3-V LVTTL,
#sdram_a[5],Output,PIN_W8,2,B2_N2,3.3-V LVTTL,
#sdram_a[4],Output,PIN_V5,2,B2_N1,3.3-V LVTTL,
#sdram_a[3],Output,PIN_P1,1,B1_N2,3.3-V LVTTL,
#sdram_a[2],Output,PIN_U8,2,B2_N1,3.3-V LVTTL,
#sdram_a[1],Output,PIN_V8,2,B2_N1,3.3-V LVTTL,
#sdram_a[0],Output,PIN_R6,2,B2_N0,3.3-V LVTTL,
#sdram_dqm[3],Output,PIN_N8,1,B1_N2,3.3-V LVTTL,
#sdram_dqm[2],Output,PIN_K8,1,B1_N2,3.3-V LVTTL,
#sdram_dqm[1],Output,PIN_W4,2,B2_N2,3.3-V LVTTL,
#sdram_dqm[0],Output,PIN_U2,2,B2_N0,3.3-V LVTTL,
#sdram_dq[31],Bidir,PIN_U1,2,B2_N0,3.3-V LVTTL,
#sdram_dq[30],Bidir,PIN_U4,2,B2_N0,3.3-V LVTTL,
#sdram_dq[29],Bidir,PIN_T3,2,B2_N0,3.3-V LVTTL,
#sdram_dq[28],Bidir,PIN_R3,2,B2_N0,3.3-V LVTTL,
#sdram_dq[27],Bidir,PIN_R2,2,B2_N0,3.3-V LVTTL,
#sdram_dq[26],Bidir,PIN_R1,2,B2_N0,3.3-V LVTTL,
#sdram_dq[25],Bidir,PIN_R7,2,B2_N0,3.3-V LVTTL,
#sdram_dq[24],Bidir,PIN_U5,2,B2_N1,3.3-V LVTTL,
#sdram_dq[23],Bidir,PIN_L7,1,B1_N2,3.3-V LVTTL,
#sdram_dq[22],Bidir,PIN_M7,1,B1_N2,3.3-V LVTTL,
#sdram_dq[21],Bidir,PIN_M4,1,B1_N1,3.3-V LVTTL,
#sdram_dq[20],Bidir,PIN_N4,1,B1_N2,3.3-V LVTTL,
#sdram_dq[19],Bidir,PIN_N3,1,B1_N2,3.3-V LVTTL,
#sdram_dq[18],Bidir,PIN_P2,1,B1_N2,3.3-V LVTTL,
#sdram_dq[17],Bidir,PIN_L8,1,B1_N2,3.3-V LVTTL,
#sdram_dq[16],Bidir,PIN_M8,1,B1_N2,3.3-V LVTTL,
#sdram_dq[15],Bidir,PIN_AC2,2,B2_N1,3.3-V LVTTL,
#sdram_dq[14],Bidir,PIN_AB3,2,B2_N1,3.3-V LVTTL,
#sdram_dq[13],Bidir,PIN_AC1,2,B2_N1,3.3-V LVTTL,
#sdram_dq[12],Bidir,PIN_AB2,2,B2_N0,3.3-V LVTTL,
#sdram_dq[11],Bidir,PIN_AA3,2,B2_N1,3.3-V LVTTL,
#sdram_dq[10],Bidir,PIN_AB1,2,B2_N0,3.3-V LVTTL,
#sdram_dq[9],Bidir,PIN_Y4,2,B2_N1,3.3-V LVTTL,
#sdram_dq[8],Bidir,PIN_Y3,2,B2_N1,3.3-V LVTTL,
#sdram_dq[7],Bidir,PIN_U3,2,B2_N0,3.3-V LVTTL,
#sdram_dq[6],Bidir,PIN_V1,2,B2_N0,3.3-V LVTTL,
#sdram_dq[5],Bidir,PIN_V2,2,B2_N0,3.3-V LVTTL,
#sdram_dq[4],Bidir,PIN_V3,2,B2_N0,3.3-V LVTTL,
#sdram_dq[3],Bidir,PIN_W1,2,B2_N1,3.3-V LVTTL,
#sdram_dq[2],Bidir,PIN_V4,2,B2_N0,3.3-V LVTTL,
#sdram_dq[1],Bidir,PIN_W2,2,B2_N0,3.3-V LVTTL,
#sdram_dq[0],Bidir,PIN_W3,2,B2_N2,3.3-V LVTTL,

#
# Flash ROM
#
#fl_ce_n,Output,PIN_AG7,3,B3_N2,3.3-V LVTTL,
#fl_oe_n,Output,PIN_AG8,3,B3_N1,3.3-V LVTTL,
#fl_we_n,Output,PIN_AC10,3,B3_N0,3.3-V LVTTL,
#fl_wp_n,Output,PIN_AE12,3,B3_N1,3.3-V LVTTL,
#fl_rst_n,Output,PIN_AE11,3,B3_N1,3.3-V LVTTL,
##fl_ry,Input,PIN_Y1,2,B2_N0,3.3-V LVTTL,
#fl_addr[22],Output,PIN_AD11,3,B3_N0,3.3-V LVTTL,
#fl_addr[21],Output,PIN_AD10,3,B3_N2,3.3-V LVTTL,
#fl_addr[20],Output,PIN_AE10,3,B3_N1,3.3-V LVTTL,
#fl_addr[19],Output,PIN_AD12,3,B3_N0,3.3-V LVTTL,
#fl_addr[18],Output,PIN_AC12,3,B3_N0,3.3-V LVTTL,
#fl_addr[17],Output,PIN_AH12,3,B3_N0,3.3-V LVTTL,
#fl_addr[16],Output,PIN_AA8,3,B3_N1,3.3-V LVTTL,
#fl_addr[15],Output,PIN_Y10,3,B3_N2,3.3-V LVTTL,
#fl_addr[14],Output,PIN_AC8,3,B3_N1,3.3-V LVTTL,
#fl_addr[13],Output,PIN_AD8,3,B3_N2,3.3-V LVTTL,
#fl_addr[12],Output,PIN_AA10,3,B3_N1,3.3-V LVTTL,
#fl_addr[11],Output,PIN_AF9,3,B3_N1,3.3-V LVTTL,
#fl_addr[10],Output,PIN_AE9,3,B3_N1,3.3-V LVTTL,
#fl_addr[9],Output,PIN_AB10,3,B3_N1,3.3-V LVTTL,
#fl_addr[8],Output,PIN_AB12,3,B3_N0,3.3-V LVTTL,
#fl_addr[7],Output,PIN_AB13,3,B3_N0,3.3-V LVTTL,
#fl_addr[6],Output,PIN_AA12,3,B3_N0,3.3-V LVTTL,
#fl_addr[5],Output,PIN_AA13,3,B3_N0,3.3-V LVTTL,
#fl_addr[4],Output,PIN_Y12,3,B3_N0,3.3-V LVTTL,
#fl_addr[3],Output,PIN_Y14,3,B3_N0,3.3-V LVTTL,
#fl_addr[2],Output,PIN_Y13,3,B3_N0,3.3-V LVTTL,
#fl_addr[1],Output,PIN_AH7,3,B3_N1,3.3-V LVTTL,
#fl_addr[0],Output,PIN_AG12,3,B3_N0,3.3-V LVTTL,
#fl_dq[7],Input,PIN_AF12,3,B3_N1,3.3-V LVTTL,
#fl_dq[6],Input,PIN_AH11,3,B3_N0,3.3-V LVTTL,
#fl_dq[5],Input,PIN_AG11,3,B3_N0,3.3-V LVTTL,
#fl_dq[4],Input,PIN_AF11,3,B3_N1,3.3-V LVTTL,
#fl_dq[3],Input,PIN_AH10,3,B3_N1,3.3-V LVTTL,
#fl_dq[2],Input,PIN_AG10,3,B3_N1,3.3-V LVTTL,
#fl_dq[1],Input,PIN_AF10,3,B3_N1,3.3-V LVTTL,
#fl_dq[0],Input,PIN_AH8,3,B3_N1,3.3-V LVTTL,

#
# VGA display
#
vga_hsync,Output,PIN_G13,8,B8_N0,3.3-V LVTTL,
vga_vsync,Output,PIN_C13,8,B8_N0,3.3-V LVTTL,
vga_clk,Output,PIN_A12,8,B8_N0,3.3-V LVTTL,
vga_sync_n,Output,PIN_C10,8,B8_N0,3.3-V LVTTL,
vga_blank_n,Output,PIN_F11,8,B8_N1,3.3-V LVTTL,
vga_r[7],Output,PIN_H10,8,B8_N1,3.3-V LVTTL,
vga_r[6],Output,PIN_H8,8,B8_N2,3.3-V LVTTL,
vga_r[5],Output,PIN_J12,8,B8_N0,3.3-V LVTTL,
vga_r[4],Output,PIN_G10,8,B8_N1,3.3-V LVTTL,
vga_r[3],Output,PIN_F12,8,B8_N1,3.3-V LVTTL,
vga_r[2],Output,PIN_D10,8,B8_N1,3.3-V LVTTL,
vga_r[1],Output,PIN_E11,8,B8_N1,3.3-V LVTTL,
vga_r[0],Output,PIN_E12,8,B8_N1,3.3-V LVTTL,
vga_g[7],Output,PIN_C9,8,B8_N1,3.3-V LVTTL,
vga_g[6],Output,PIN_F10,8,B8_N1,3.3-V LVTTL,
vga_g[5],Output,PIN_B8,8,B8_N1,3.3-V LVTTL,
vga_g[4],Output,PIN_C8,8,B8_N1,3.3-V LVTTL,
vga_g[3],Output,PIN_H12,8,B8_N1,3.3-V LVTTL,
vga_g[2],Output,PIN_F8,8,B8_N2,3.3-V LVTTL,
vga_g[1],Output,PIN_G11,8,B8_N1,3.3-V LVTTL,
vga_g[0],Output,PIN_G8,8,B8_N2,3.3-V LVTTL,
vga_b[7],Output,PIN_D12,8,B8_N0,3.3-V LVTTL,
vga_b[6],Output,PIN_D11,8,B8_N1,3.3-V LVTTL,
vga_b[5],Output,PIN_C12,8,B8_N0,3.3-V LVTTL,
vga_b[4],Output,PIN_A11,8,B8_N0,3.3-V LVTTL,
vga_b[3],Output,PIN_B11,8,B8_N0,3.3-V LVTTL,
vga_b[2],Output,PIN_C11,8,B8_N1,3.3-V LVTTL,
vga_b[1],Output,PIN_A10,8,B8_N0,3.3-V LVTTL,
vga_b[0],Output,PIN_B10,8,B8_N0,3.3-V LVTTL,

#
# keyboard
#
#ps2_clk,Input,PIN_G6,1,B1_N0,3.3-V LVTTL,
#ps2_data,Input,PIN_H5,1,B1_N1,3.3-V LVTTL,

#
# serial line 0
#
rs232_0_rxd,Input,PIN_G12,8,B8_N1,3.3-V LVTTL,
rs232_0_txd,Output,PIN_G9,8,B8_N2,3.3-V LVTTL,

#
# serial line 1
#
#rs232_1_rxd,Input,PIN_J13,8,B8_N0,3.3-V LVTTL,
#rs232_1_txd,Output,PIN_G14,8,B8_N0,3.3-V LVTTL,

#
# SD card
#
# SD mode
#sdcard_clk,Output,PIN_AE13,3,B3_N0,3.3-V LVTTL,
#sdcard_cmd,Bidir,PIN_AD14,3,B3_N0,3.3-V LVTTL,
#sdcard_dat[3],Bidir,PIN_AC14,3,B3_N0,3.3-V LVTTL,
#sdcard_dat[2],Bidir,PIN_AB14,3,B3_N0,3.3-V LVTTL,
#sdcard_dat[1],Bidir,PIN_AF13,3,B3_N0,3.3-V LVTTL,
#sdcard_dat[0],Bidir,PIN_AE14,3,B3_N0,3.3-V LVTTL,
#sdcard_wp,Input,PIN_AF14,3,B3_N0,3.3-V LVTTL,
# SPI mode
#sdcard_ss_n,Output,PIN_AC14,3,B3_N0,3.3-V LVTTL,
#sdcard_sclk,Output,PIN_AE13,3,B3_N0,3.3-V LVTTL,
#sdcard_mosi,Output,PIN_AD14,3,B3_N0,3.3-V LVTTL,
#sdcard_miso,Input,PIN_AE14,3,B3_N0,3.3-V LVTTL,
#sdcard_wp,Input,PIN_AF14,3,B3_N0,3.3-V LVTTL,

#
# board I/O
#
led_g[8],Output,PIN_F17,7,B7_N2,2.5 V,
led_g[7],Output,PIN_G21,7,B7_N1,2.5 V,
led_g[6],Output,PIN_G22,7,B7_N2,2.5 V,
led_g[5],Output,PIN_G20,7,B7_N1,2.5 V,
led_g[4],Output,PIN_H21,7,B7_N2,2.5 V,
led_g[3],Output,PIN_E24,7,B7_N1,2.5 V,
led_g[2],Output,PIN_E25,7,B7_N1,2.5 V,
led_g[1],Output,PIN_E22,7,B7_N0,2.5 V,
led_g[0],Output,PIN_E21,7,B7_N0,2.5 V,
led_r[17],Output,PIN_H15,7,B7_N2,2.5 V,
led_r[16],Output,PIN_G16,7,B7_N2,2.5 V,
led_r[15],Output,PIN_G15,7,B7_N2,2.5 V,
led_r[14],Output,PIN_F15,7,B7_N2,2.5 V,
led_r[13],Output,PIN_H17,7,B7_N2,2.5 V,
led_r[12],Output,PIN_J16,7,B7_N2,2.5 V,
led_r[11],Output,PIN_H16,7,B7_N2,2.5 V,
led_r[10],Output,PIN_J15,7,B7_N2,2.5 V,
led_r[9],Output,PIN_G17,7,B7_N1,2.5 V,
led_r[8],Output,PIN_J17,7,B7_N2,2.5 V,
led_r[7],Output,PIN_H19,7,B7_N2,2.5 V,
led_r[6],Output,PIN_J19,7,B7_N2,2.5 V,
led_r[5],Output,PIN_E18,7,B7_N1,2.5 V,
led_r[4],Output,PIN_F18,7,B7_N1,2.5 V,
led_r[3],Output,PIN_F21,7,B7_N0,2.5 V,
led_r[2],Output,PIN_E19,7,B7_N0,2.5 V,
led_r[1],Output,PIN_F19,7,B7_N0,2.5 V,
led_r[0],Output,PIN_G19,7,B7_N2,2.5 V,
hex7_n[6],Output,PIN_AA14,3,B3_N0,3.3-V LVTTL,
hex7_n[5],Output,PIN_AG18,4,B4_N2,3.3-V LVTTL,
hex7_n[4],Output,PIN_AF17,4,B4_N2,3.3-V LVTTL,
hex7_n[3],Output,PIN_AH17,4,B4_N2,3.3-V LVTTL,
hex7_n[2],Output,PIN_AG17,4,B4_N2,3.3-V LVTTL,
hex7_n[1],Output,PIN_AE17,4,B4_N2,3.3-V LVTTL,
hex7_n[0],Output,PIN_AD17,4,B4_N2,3.3-V LVTTL,
hex6_n[6],Output,PIN_AC17,4,B4_N2,3.3-V LVTTL,
hex6_n[5],Output,PIN_AA15,4,B4_N2,3.3-V LVTTL,
hex6_n[4],Output,PIN_AB15,4,B4_N2,3.3-V LVTTL,
hex6_n[3],Output,PIN_AB17,4,B4_N1,3.3-V LVTTL,
hex6_n[2],Output,PIN_AA16,4,B4_N2,3.3-V LVTTL,
hex6_n[1],Output,PIN_AB16,4,B4_N2,3.3-V LVTTL,
hex6_n[0],Output,PIN_AA17,4,B4_N1,3.3-V LVTTL,
hex5_n[6],Output,PIN_AH18,4,B4_N2,3.3-V LVTTL,
hex5_n[5],Output,PIN_AF18,4,B4_N1,3.3-V LVTTL,
hex5_n[4],Output,PIN_AG19,4,B4_N2,3.3-V LVTTL,
hex5_n[3],Output,PIN_AH19,4,B4_N2,3.3-V LVTTL,
hex5_n[2],Output,PIN_AB18,4,B4_N0,3.3-V LVTTL,
hex5_n[1],Output,PIN_AC18,4,B4_N1,3.3-V LVTTL,
hex5_n[0],Output,PIN_AD18,4,B4_N1,3.3-V LVTTL,
hex4_n[6],Output,PIN_AE18,4,B4_N2,3.3-V LVTTL,
hex4_n[5],Output,PIN_AF19,4,B4_N1,3.3-V LVTTL,
hex4_n[4],Output,PIN_AE19,4,B4_N1,3.3-V LVTTL,
hex4_n[3],Output,PIN_AH21,4,B4_N2,3.3-V LVTTL,
hex4_n[2],Output,PIN_AG21,4,B4_N2,3.3-V LVTTL,
hex4_n[1],Output,PIN_AA19,4,B4_N0,3.3-V LVTTL,
hex4_n[0],Output,PIN_AB19,4,B4_N0,3.3-V LVTTL,
hex3_n[6],Output,PIN_Y19,4,B4_N0,3.3-V LVTTL,
hex3_n[5],Output,PIN_AF23,4,B4_N0,3.3-V LVTTL,
hex3_n[4],Output,PIN_AD24,4,B4_N0,3.3-V LVTTL,
hex3_n[3],Output,PIN_AA21,4,B4_N0,3.3-V LVTTL,
hex3_n[2],Output,PIN_AB20,4,B4_N0,3.3-V LVTTL,
hex3_n[1],Output,PIN_U21,5,B5_N0,2.5 V,
hex3_n[0],Output,PIN_V21,5,B5_N1,2.5 V,
hex2_n[6],Output,PIN_W28,5,B5_N1,2.5 V,
hex2_n[5],Output,PIN_W27,5,B5_N1,2.5 V,
hex2_n[4],Output,PIN_Y26,5,B5_N1,2.5 V,
hex2_n[3],Output,PIN_W26,5,B5_N1,2.5 V,
hex2_n[2],Output,PIN_Y25,5,B5_N1,2.5 V,
hex2_n[1],Output,PIN_AA26,5,B5_N1,2.5 V,
hex2_n[0],Output,PIN_AA25,5,B5_N1,2.5 V,
hex1_n[6],Output,PIN_U24,5,B5_N0,2.5 V,
hex1_n[5],Output,PIN_U23,5,B5_N1,2.5 V,
hex1_n[4],Output,PIN_W25,5,B5_N1,2.5 V,
hex1_n[3],Output,PIN_W22,5,B5_N0,2.5 V,
hex1_n[2],Output,PIN_W21,5,B5_N1,2.5 V,
hex1_n[1],Output,PIN_Y22,5,B5_N0,2.5 V,
hex1_n[0],Output,PIN_M24,6,B6_N2,2.5 V,
hex0_n[6],Output,PIN_H22,6,B6_N0,2.5 V,
hex0_n[5],Output,PIN_J22,6,B6_N0,2.5 V,
hex0_n[4],Output,PIN_L25,6,B6_N1,2.5 V,
hex0_n[3],Output,PIN_L26,6,B6_N1,2.5 V,
hex0_n[2],Output,PIN_E17,7,B7_N2,2.5 V,
hex0_n[1],Output,PIN_F22,7,B7_N0,2.5 V,
hex0_n[0],Output,PIN_G18,7,B7_N2,2.5 V,
key3_n,Input,PIN_R24,5,B5_N0,2.5 V,
key2_n,Input,PIN_N21,6,B6_N2,2.5 V,
key1_n,Input,PIN_M21,6,B6_N1,2.5 V,
sw[17],Input,PIN_Y23,5,B5_N2,2.5 V,
sw[16],Input,PIN_Y24,5,B5_N2,2.5 V,
sw[15],Input,PIN_AA22,5,B5_N2,2.5 V,
sw[14],Input,PIN_AA23,5,B5_N2,2.5 V,
sw[13],Input,PIN_AA24,5,B5_N2,2.5 V,
sw[12],Input,PIN_AB23,5,B5_N2,2.5 V,
sw[11],Input,PIN_AB24,5,B5_N2,2.5 V,
sw[10],Input,PIN_AC24,5,B5_N2,2.5 V,
sw[9],Input,PIN_AB25,5,B5_N1,2.5 V,
sw[8],Input,PIN_AC25,5,B5_N2,2.5 V,
sw[7],Input,PIN_AB26,5,B5_N1,2.5 V,
sw[6],Input,PIN_AD26,5,B5_N2,2.5 V,
sw[5],Input,PIN_AC26,5,B5_N2,2.5 V,
sw[4],Input,PIN_AB27,5,B5_N1,2.5 V,
sw[3],Input,PIN_AD27,5,B5_N2,2.5 V,
sw[2],Input,PIN_AC27,5,B5_N2,2.5 V,
sw[1],Input,PIN_AC28,5,B5_N2,2.5 V,
sw[0],Input,PIN_AB28,5,B5_N1,2.5 V,

#
# SRAM
#
sram_addr[19],Output,PIN_T8,2,B2_N1,3.3-V LVTTL,
sram_addr[18],Output,PIN_AB8,3,B3_N2,3.3-V LVTTL,
sram_addr[17],Output,PIN_AB9,3,B3_N2,3.3-V LVTTL,
sram_addr[16],Output,PIN_AC11,3,B3_N0,3.3-V LVTTL,
sram_addr[15],Output,PIN_AB11,3,B3_N1,3.3-V LVTTL,
sram_addr[14],Output,PIN_AA4,2,B2_N1,3.3-V LVTTL,
sram_addr[13],Output,PIN_AC3,2,B2_N1,3.3-V LVTTL,
sram_addr[12],Output,PIN_AB4,2,B2_N2,3.3-V LVTTL,
sram_addr[11],Output,PIN_AD3,2,B2_N1,3.3-V LVTTL,
sram_addr[10],Output,PIN_AF2,2,B2_N2,3.3-V LVTTL,
sram_addr[9],Output,PIN_T7,2,B2_N0,3.3-V LVTTL,
sram_addr[8],Output,PIN_AF5,3,B3_N2,3.3-V LVTTL,
sram_addr[7],Output,PIN_AC5,2,B2_N2,3.3-V LVTTL,
sram_addr[6],Output,PIN_AB5,2,B2_N2,3.3-V LVTTL,
sram_addr[5],Output,PIN_AE6,3,B3_N2,3.3-V LVTTL,
sram_addr[4],Output,PIN_AB6,2,B2_N2,3.3-V LVTTL,
sram_addr[3],Output,PIN_AC7,3,B3_N2,3.3-V LVTTL,
sram_addr[2],Output,PIN_AE7,3,B3_N1,3.3-V LVTTL,
sram_addr[1],Output,PIN_AD7,3,B3_N2,3.3-V LVTTL,
sram_addr[0],Output,PIN_AB7,3,B3_N1,3.3-V LVTTL,
sram_dq[15],Bidir,PIN_AG3,3,B3_N2,3.3-V LVTTL,
sram_dq[14],Bidir,PIN_AF3,3,B3_N2,3.3-V LVTTL,
sram_dq[13],Bidir,PIN_AE4,3,B3_N2,3.3-V LVTTL,
sram_dq[12],Bidir,PIN_AE3,2,B2_N2,3.3-V LVTTL,
sram_dq[11],Bidir,PIN_AE1,2,B2_N1,3.3-V LVTTL,
sram_dq[10],Bidir,PIN_AE2,2,B2_N1,3.3-V LVTTL,
sram_dq[9],Bidir,PIN_AD2,2,B2_N1,3.3-V LVTTL,
sram_dq[8],Bidir,PIN_AD1,2,B2_N1,3.3-V LVTTL,
sram_dq[7],Bidir,PIN_AF7,3,B3_N1,3.3-V LVTTL,
sram_dq[6],Bidir,PIN_AH6,3,B3_N2,3.3-V LVTTL,
sram_dq[5],Bidir,PIN_AG6,3,B3_N2,3.3-V LVTTL,
sram_dq[4],Bidir,PIN_AF6,3,B3_N2,3.3-V LVTTL,
sram_dq[3],Bidir,PIN_AH4,3,B3_N2,3.3-V LVTTL,
sram_dq[2],Bidir,PIN_AG4,3,B3_N2,3.3-V LVTTL,
sram_dq[1],Bidir,PIN_AF4,3,B3_N2,3.3-V LVTTL,
sram_dq[0],Bidir,PIN_AH3,3,B3_N2,3.3-V LVTTL,
sram_ce_n,Output,PIN_AF8,3,B3_N1,3.3-V LVTTL,
sram_oe_n,Output,PIN_AD5,3,B3_N2,3.3-V LVTTL,
sram_we_n,Output,PIN_AE8,3,B3_N1,3.3-V LVTTL,
sram_ub_n,Output,PIN_AC4,2,B2_N2,3.3-V LVTTL,
sram_lb_n,Output,PIN_AD4,3,B3_N2,3.3-V LVTTL,

#
# not yet used
#
#AUD_ADCDAT,Input,PIN_D2,1,B1_N0,3.3-V LVTTL,
#AUD_ADCLRCK,Bidir,PIN_C2,1,B1_N0,3.3-V LVTTL,
#AUD_BCLK,Bidir,PIN_F2,1,B1_N1,3.3-V LVTTL,
#AUD_DACDAT,Output,PIN_D1,1,B1_N0,3.3-V LVTTL,
#AUD_DACLRCK,Bidir,PIN_E3,1,B1_N0,3.3-V LVTTL,
#AUD_XCK,Output,PIN_E1,1,B1_N0,3.3-V LVTTL,
#CLOCK2_50,Input,PIN_AG14,3,B3_N0,3.3-V LVTTL,
#CLOCK3_50,Input,PIN_AG15,4,B4_N2,3.3-V LVTTL,
#EEP_I2C_SCLK,Output,PIN_D14,8,B8_N0,3.3-V LVTTL,
#EEP_I2C_SDAT,Bidir,PIN_E14,8,B8_N0,3.3-V LVTTL,
#ENET0_GTX_CLK,Output,PIN_A17,7,B7_N2,2.5 V,
#ENET0_INT_N,Input,PIN_A21,7,B7_N1,2.5 V,
#ENET0_LINK100,Input,PIN_C14,8,B8_N0,3.3-V LVTTL,
#ENET0_MDC,Output,PIN_C20,7,B7_N1,2.5 V,
#ENET0_MDIO,Bidir,PIN_B21,7,B7_N1,2.5 V,
#ENET0_RST_N,Output,PIN_C19,7,B7_N1,2.5 V,
#ENET0_RX_CLK,Input,PIN_A15,7,B7_N2,2.5 V,
#ENET0_RX_COL,Input,PIN_E15,7,B7_N2,2.5 V,
#ENET0_RX_CRS,Input,PIN_D15,7,B7_N2,2.5 V,
#ENET0_RX_DATA[3],Input,PIN_C15,7,B7_N2,2.5 V,
#ENET0_RX_DATA[2],Input,PIN_D17,7,B7_N1,2.5 V,
#ENET0_RX_DATA[1],Input,PIN_D16,7,B7_N2,2.5 V,
#ENET0_RX_DATA[0],Input,PIN_C16,7,B7_N2,2.5 V,
#ENET0_RX_DV,Input,PIN_C17,7,B7_N1,2.5 V,
#ENET0_RX_ER,Input,PIN_D18,7,B7_N1,2.5 V,
#ENET0_TX_CLK,Input,PIN_B17,7,B7_N2,2.5 V,
#ENET0_TX_DATA[3],Output,PIN_B19,7,B7_N1,2.5 V,
#ENET0_TX_DATA[2],Output,PIN_A19,7,B7_N1,2.5 V,
#ENET0_TX_DATA[1],Output,PIN_D19,7,B7_N1,2.5 V,
#ENET0_TX_DATA[0],Output,PIN_C18,7,B7_N1,2.5 V,
#ENET0_TX_EN,Output,PIN_A18,7,B7_N1,2.5 V,
#ENET0_TX_ER,Output,PIN_B18,7,B7_N1,2.5 V,
#ENET1_GTX_CLK,Output,PIN_C23,7,B7_N0,2.5 V,
#ENET1_INT_N,Input,PIN_D24,7,B7_N0,2.5 V,
#ENET1_LINK100,Input,PIN_D13,8,B8_N0,3.3-V LVTTL,
#ENET1_MDC,Output,PIN_D23,7,B7_N0,2.5 V,
#ENET1_MDIO,Bidir,PIN_D25,7,B7_N0,2.5 V,
#ENET1_RST_N,Output,PIN_D22,7,B7_N0,2.5 V,
#ENET1_RX_CLK,Input,PIN_B15,7,B7_N2,2.5 V,
#ENET1_RX_COL,Input,PIN_B22,7,B7_N1,2.5 V,
#ENET1_RX_CRS,Input,PIN_D20,7,B7_N1,2.5 V,
#ENET1_RX_DATA[3],Input,PIN_D21,7,B7_N0,2.5 V,
#ENET1_RX_DATA[2],Input,PIN_A23,7,B7_N0,2.5 V,
#ENET1_RX_DATA[1],Input,PIN_C21,7,B7_N0,2.5 V,
#ENET1_RX_DATA[0],Input,PIN_B23,7,B7_N0,2.5 V,
#ENET1_RX_DV,Input,PIN_A22,7,B7_N1,2.5 V,
#ENET1_RX_ER,Input,PIN_C24,7,B7_N0,2.5 V,
#ENET1_TX_CLK,Input,PIN_C22,7,B7_N0,2.5 V,
#ENET1_TX_DATA[3],Output,PIN_C26,7,B7_N0,2.5 V,
#ENET1_TX_DATA[2],Output,PIN_B26,7,B7_N0,2.5 V,
#ENET1_TX_DATA[1],Output,PIN_A26,7,B7_N0,2.5 V,
#ENET1_TX_DATA[0],Output,PIN_C25,7,B7_N0,2.5 V,
#ENET1_TX_EN,Output,PIN_B25,7,B7_N0,2.5 V,
#ENET1_TX_ER,Output,PIN_A25,7,B7_N0,2.5 V,
#ENETCLK_25,Input,PIN_A14,8,B8_N0,3.3-V LVTTL,
#EX_IO[6],Bidir,PIN_D9,8,B8_N1,3.3-V LVTTL,
#EX_IO[5],Bidir,PIN_E10,8,B8_N1,3.3-V LVTTL,
#EX_IO[4],Bidir,PIN_F14,8,B8_N0,3.3-V LVTTL,
#EX_IO[3],Bidir,PIN_H14,8,B8_N0,3.3-V LVTTL,
#EX_IO[2],Bidir,PIN_H13,8,B8_N0,3.3-V LVTTL,
#EX_IO[1],Bidir,PIN_J14,8,B8_N0,3.3-V LVTTL,
#EX_IO[0],Bidir,PIN_J10,8,B8_N1,3.3-V LVTTL,
#GPIO[35],Bidir,PIN_AG26,4,B4_N0,3.3-V LVTTL,
#GPIO[34],Bidir,PIN_AH23,4,B4_N1,3.3-V LVTTL,
#GPIO[33],Bidir,PIN_AH26,4,B4_N0,3.3-V LVTTL,
#GPIO[32],Bidir,PIN_AF20,4,B4_N1,3.3-V LVTTL,
#GPIO[31],Bidir,PIN_AG23,4,B4_N1,3.3-V LVTTL,
#GPIO[30],Bidir,PIN_AE20,4,B4_N1,3.3-V LVTTL,
#GPIO[29],Bidir,PIN_AF26,4,B4_N1,3.3-V LVTTL,
#GPIO[28],Bidir,PIN_AH22,4,B4_N1,3.3-V LVTTL,
#GPIO[27],Bidir,PIN_AE24,4,B4_N0,3.3-V LVTTL,
#GPIO[26],Bidir,PIN_AG22,4,B4_N1,3.3-V LVTTL,
#GPIO[25],Bidir,PIN_AE25,4,B4_N1,3.3-V LVTTL,
#GPIO[24],Bidir,PIN_AH25,4,B4_N1,3.3-V LVTTL,
#GPIO[23],Bidir,PIN_AD25,4,B4_N0,3.3-V LVTTL,
#GPIO[22],Bidir,PIN_AG25,4,B4_N1,3.3-V LVTTL,
#GPIO[21],Bidir,PIN_AD22,4,B4_N0,3.3-V LVTTL,
#GPIO[20],Bidir,PIN_AF22,4,B4_N0,3.3-V LVTTL,
#GPIO[19],Bidir,PIN_AF21,4,B4_N1,3.3-V LVTTL,
#GPIO[18],Bidir,PIN_AE22,4,B4_N0,3.3-V LVTTL,
#GPIO[17],Bidir,PIN_AC22,4,B4_N0,3.3-V LVTTL,
#GPIO[16],Bidir,PIN_AF25,4,B4_N1,3.3-V LVTTL,
#GPIO[15],Bidir,PIN_AE21,4,B4_N1,3.3-V LVTTL,
#GPIO[14],Bidir,PIN_AF24,4,B4_N1,3.3-V LVTTL,
#GPIO[13],Bidir,PIN_AF15,4,B4_N2,3.3-V LVTTL,
#GPIO[12],Bidir,PIN_AD19,4,B4_N0,3.3-V LVTTL,
#GPIO[11],Bidir,PIN_AF16,4,B4_N2,3.3-V LVTTL,
#GPIO[10],Bidir,PIN_AC19,4,B4_N0,3.3-V LVTTL,
#GPIO[9],Bidir,PIN_AE15,4,B4_N2,3.3-V LVTTL,
#GPIO[8],Bidir,PIN_AD15,4,B4_N2,3.3-V LVTTL,
#GPIO[7],Bidir,PIN_AE16,4,B4_N2,3.3-V LVTTL,
#GPIO[6],Bidir,PIN_AD21,4,B4_N0,3.3-V LVTTL,
#GPIO[5],Bidir,PIN_Y16,4,B4_N0,3.3-V LVTTL,
#GPIO[4],Bidir,PIN_AC21,4,B4_N0,3.3-V LVTTL,
#GPIO[3],Bidir,PIN_Y17,4,B4_N0,3.3-V LVTTL,
#GPIO[2],Bidir,PIN_AB21,4,B4_N0,3.3-V LVTTL,
#GPIO[1],Bidir,PIN_AC15,4,B4_N2,3.3-V LVTTL,
#GPIO[0],Bidir,PIN_AB22,4,B4_N0,3.3-V LVTTL,
#HSMC_CLKIN0,Input,PIN_AH15,4,B4_N2,3.0-V LVTTL,
#HSMC_CLKIN_P1,Input,PIN_J27,6,B6_N2,LVDS,
#HSMC_CLKIN_P2,Input,PIN_Y27,5,B5_N0,LVDS,
#HSMC_CLKOUT0,Output,PIN_AD28,5,B5_N2,2.5 V,
#HSMC_CLKOUT_P1,Output,PIN_G23,6,B6_N0,LVDS,
#HSMC_CLKOUT_P2,Output,PIN_V23,5,B5_N1,LVDS,
#HSMC_D[3],Bidir,PIN_AF27,5,B5_N2,2.5 V,
#HSMC_D[2],Bidir,PIN_AE27,5,B5_N2,2.5 V,
#HSMC_D[1],Bidir,PIN_AE28,5,B5_N2,2.5 V,
#HSMC_D[0],Bidir,PIN_AE26,5,B5_N2,2.5 V,
#HSMC_RX_D_P[16],Input,PIN_T21,5,B5_N0,LVDS,
#HSMC_RX_D_P[15],Input,PIN_R22,5,B5_N0,LVDS,
#HSMC_RX_D_P[14],Input,PIN_P21,5,B5_N0,LVDS,
#HSMC_RX_D_P[13],Input,PIN_P25,6,B6_N2,LVDS,
#HSMC_RX_D_P[12],Input,PIN_N25,6,B6_N2,LVDS,
#HSMC_RX_D_P[11],Input,PIN_L21,6,B6_N0,LVDS,
#HSMC_RX_D_P[10],Input,PIN_U25,5,B5_N0,LVDS,
#HSMC_RX_D_P[9],Input,PIN_T25,5,B5_N0,LVDS,
#HSMC_RX_D_P[8],Input,PIN_R25,5,B5_N0,LVDS,
#HSMC_RX_D_P[7],Input,PIN_M25,6,B6_N2,LVDS,
#HSMC_RX_D_P[6],Input,PIN_L23,6,B6_N1,LVDS,
#HSMC_RX_D_P[5],Input,PIN_K25,6,B6_N1,LVDS,
#HSMC_RX_D_P[4],Input,PIN_H25,6,B6_N1,LVDS,
#HSMC_RX_D_P[3],Input,PIN_G25,6,B6_N0,LVDS,
#HSMC_RX_D_P[2],Input,PIN_F26,6,B6_N1,LVDS,
#HSMC_RX_D_P[1],Input,PIN_D26,6,B6_N0,LVDS,
#HSMC_RX_D_P[0],Input,PIN_F24,6,B6_N0,LVDS,
#HSMC_TX_D_P[16],Output,PIN_U22,5,B5_N0,LVDS,
#HSMC_TX_D_P[15],Output,PIN_V27,5,B5_N1,LVDS,
#HSMC_TX_D_P[14],Output,PIN_U27,5,B5_N0,LVDS,
#HSMC_TX_D_P[13],Output,PIN_R27,5,B5_N0,LVDS,
#HSMC_TX_D_P[12],Output,PIN_V25,5,B5_N1,LVDS,
#HSMC_TX_D_P[11],Output,PIN_L27,6,B6_N2,LVDS,
#HSMC_TX_D_P[10],Output,PIN_J25,6,B6_N1,LVDS,
#HSMC_TX_D_P[9],Output,PIN_P27,6,B6_N2,LVDS,
#HSMC_TX_D_P[8],Output,PIN_J23,6,B6_N0,LVDS,
#HSMC_TX_D_P[7],Output,PIN_H23,6,B6_N0,LVDS,
#HSMC_TX_D_P[6],Output,PIN_K21,6,B6_N0,LVDS,
#HSMC_TX_D_P[5],Output,PIN_M27,6,B6_N2,LVDS,
#HSMC_TX_D_P[4],Output,PIN_K27,6,B6_N1,LVDS,
#HSMC_TX_D_P[3],Output,PIN_G27,6,B6_N1,LVDS,
#HSMC_TX_D_P[2],Output,PIN_F27,6,B6_N1,LVDS,
#HSMC_TX_D_P[1],Output,PIN_E27,6,B6_N1,LVDS,
#HSMC_TX_D_P[0],Output,PIN_D27,6,B6_N0,LVDS,
#I2C_SCLK,Output,PIN_B7,8,B8_N1,3.3-V LVTTL,
#I2C_SDAT,Bidir,PIN_A8,8,B8_N1,3.3-V LVTTL,
#IRDA_RXD,Input,PIN_Y15,3,B3_N0,3.3-V LVTTL,
#LCD_BLON,Output,PIN_L6,1,B1_N2,3.3-V LVTTL,
#LCD_DATA[7],Bidir,PIN_M5,1,B1_N2,3.3-V LVTTL,
#LCD_DATA[6],Bidir,PIN_M3,1,B1_N1,3.3-V LVTTL,
#LCD_DATA[5],Bidir,PIN_K2,1,B1_N1,3.3-V LVTTL,
#LCD_DATA[4],Bidir,PIN_K1,1,B1_N1,3.3-V LVTTL,
#LCD_DATA[3],Bidir,PIN_K7,1,B1_N1,3.3-V LVTTL,
#LCD_DATA[2],Bidir,PIN_L2,1,B1_N2,3.3-V LVTTL,
#LCD_DATA[1],Bidir,PIN_L1,1,B1_N2,3.3-V LVTTL,
#LCD_DATA[0],Bidir,PIN_L3,1,B1_N1,3.3-V LVTTL,
#LCD_EN,Output,PIN_L4,1,B1_N1,3.3-V LVTTL,
#LCD_ON,Output,PIN_L5,1,B1_N1,3.3-V LVTTL,
#LCD_RS,Output,PIN_M2,1,B1_N2,3.3-V LVTTL,
#LCD_RW,Output,PIN_M1,1,B1_N2,3.3-V LVTTL,
#OTG_ADDR[1],Output,PIN_C3,8,B8_N2,3.3-V LVTTL,
#OTG_ADDR[0],Output,PIN_H7,1,B1_N0,3.3-V LVTTL,
#OTG_CS_N,Output,PIN_A3,8,B8_N2,3.3-V LVTTL,
#OTG_DACK_N[1],Output,PIN_D4,8,B8_N2,3.3-V LVTTL,
#OTG_DACK_N[0],Output,PIN_C4,8,B8_N2,3.3-V LVTTL,
#OTG_DATA[15],Bidir,PIN_G4,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[14],Bidir,PIN_F3,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[13],Bidir,PIN_F1,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[12],Bidir,PIN_G3,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[11],Bidir,PIN_G2,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[10],Bidir,PIN_G1,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[9],Bidir,PIN_H4,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[8],Bidir,PIN_H3,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[7],Bidir,PIN_H6,1,B1_N0,3.3-V LVTTL,
#OTG_DATA[6],Bidir,PIN_J7,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[5],Bidir,PIN_J3,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[4],Bidir,PIN_J4,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[3],Bidir,PIN_K3,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[2],Bidir,PIN_J5,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[1],Bidir,PIN_K4,1,B1_N1,3.3-V LVTTL,
#OTG_DATA[0],Bidir,PIN_J6,1,B1_N1,3.3-V LVTTL,
#OTG_DREQ[1],Input,PIN_B4,8,B8_N2,3.3-V LVTTL,
#OTG_DREQ[0],Input,PIN_J1,1,B1_N2,3.3-V LVTTL,
#OTG_FSPEED,Bidir,PIN_C6,8,B8_N2,3.3-V LVTTL,
#OTG_INT[1],Input,PIN_D5,8,B8_N2,3.3-V LVTTL,
#OTG_INT[0],Input,PIN_A6,8,B8_N1,3.3-V LVTTL,
#OTG_LSPEED,Bidir,PIN_B6,8,B8_N1,3.3-V LVTTL,
#OTG_RD_N,Output,PIN_B3,8,B8_N2,3.3-V LVTTL,
#OTG_RST_N,Output,PIN_C5,8,B8_N2,3.3-V LVTTL,
#OTG_WR_N,Output,PIN_A4,8,B8_N2,3.3-V LVTTL,
#PS2_CLK2,Bidir,PIN_G5,1,B1_N0,3.3-V LVTTL,
#PS2_DAT2,Bidir,PIN_F5,1,B1_N0,3.3-V LVTTL,
#SMA_CLKIN,Input,PIN_AH14,3,B3_N0,3.3-V LVTTL,
#SMA_CLKOUT,Output,PIN_AE23,4,B4_N0,3.3-V LVTTL,
#TD_CLK27,Input,PIN_B14,8,B8_N0,3.3-V LVTTL,
#TD_DATA[7],Input,PIN_F7,8,B8_N2,3.3-V LVTTL,
#TD_DATA[6],Input,PIN_E7,8,B8_N2,3.3-V LVTTL,
#TD_DATA[5],Input,PIN_D6,8,B8_N2,3.3-V LVTTL,
#TD_DATA[4],Input,PIN_D7,8,B8_N2,3.3-V LVTTL,
#TD_DATA[3],Input,PIN_C7,8,B8_N2,3.3-V LVTTL,
#TD_DATA[2],Input,PIN_D8,8,B8_N2,3.3-V LVTTL,
#TD_DATA[1],Input,PIN_A7,8,B8_N1,3.3-V LVTTL,
#TD_DATA[0],Input,PIN_E8,8,B8_N2,3.3-V LVTTL,
#TD_HS,Input,PIN_E5,8,B8_N2,3.3-V LVTTL,
#TD_RESET_N,Output,PIN_G7,8,B8_N2,3.3-V LVTTL,
#TD_VS,Input,PIN_E4,8,B8_N2,3.3-V LVTTL,
#HSMC_CLKIN_N1,Unknown,PIN_J28,6,B6_N2,LVDS,
#HSMC_CLKIN_N2,Unknown,PIN_Y28,5,B5_N0,LVDS,
#HSMC_TX_D_N[0],Unknown,PIN_D28,6,B6_N0,LVDS,
#HSMC_RX_D_N[0],Unknown,PIN_F25,6,B6_N0,LVDS,
#HSMC_RX_D_N[1],Unknown,PIN_C27,6,B6_N0,LVDS,
#HSMC_TX_D_N[1],Unknown,PIN_E28,6,B6_N1,LVDS,
#HSMC_TX_D_N[2],Unknown,PIN_F28,6,B6_N1,LVDS,
#HSMC_RX_D_N[2],Unknown,PIN_E26,6,B6_N1,LVDS,
#HSMC_TX_D_N[3],Unknown,PIN_G28,6,B6_N1,LVDS,
#HSMC_RX_D_N[3],Unknown,PIN_G26,6,B6_N0,LVDS,
#HSMC_TX_D_N[4],Unknown,PIN_K28,6,B6_N1,LVDS,
#HSMC_RX_D_N[4],Unknown,PIN_H26,6,B6_N1,LVDS,
#HSMC_TX_D_N[5],Unknown,PIN_M28,6,B6_N2,LVDS,
#HSMC_RX_D_N[5],Unknown,PIN_K26,6,B6_N1,LVDS,
#HSMC_TX_D_N[6],Unknown,PIN_K22,6,B6_N0,LVDS,
#HSMC_RX_D_N[6],Unknown,PIN_L24,6,B6_N2,LVDS,
#HSMC_TX_D_N[7],Unknown,PIN_H24,6,B6_N0,LVDS,
#HSMC_RX_D_N[7],Unknown,PIN_M26,6,B6_N2,LVDS,
#HSMC_TX_D_N[8],Unknown,PIN_J24,6,B6_N0,LVDS,
#HSMC_RX_D_N[8],Unknown,PIN_R26,5,B5_N0,LVDS,
#HSMC_TX_D_N[9],Unknown,PIN_P28,6,B6_N2,LVDS,
#HSMC_RX_D_N[9],Unknown,PIN_T26,5,B5_N0,LVDS,
#HSMC_TX_D_N[10],Unknown,PIN_J26,6,B6_N1,LVDS,
#HSMC_RX_D_N[10],Unknown,PIN_U26,5,B5_N0,LVDS,
#HSMC_TX_D_N[11],Unknown,PIN_L28,6,B6_N2,LVDS,
#HSMC_RX_D_N[11],Unknown,PIN_L22,6,B6_N0,LVDS,
#HSMC_TX_D_N[12],Unknown,PIN_V26,5,B5_N1,LVDS,
#HSMC_RX_D_N[12],Unknown,PIN_N26,6,B6_N2,LVDS,
#HSMC_TX_D_N[13],Unknown,PIN_R28,5,B5_N0,LVDS,
#HSMC_RX_D_N[13],Unknown,PIN_P26,6,B6_N2,LVDS,
#HSMC_TX_D_N[14],Unknown,PIN_U28,5,B5_N0,LVDS,
#HSMC_RX_D_N[14],Unknown,PIN_R21,5,B5_N0,LVDS,
#HSMC_TX_D_N[15],Unknown,PIN_V28,5,B5_N1,LVDS,
#HSMC_RX_D_N[15],Unknown,PIN_R23,5,B5_N0,LVDS,
#HSMC_TX_D_N[16],Unknown,PIN_V22,5,B5_N1,LVDS,
#HSMC_RX_D_N[16],Unknown,PIN_T22,5,B5_N0,LVDS,
#HSMC_CLKOUT_N2,Unknown,PIN_V24,5,B5_N1,LVDS,
#HSMC_CLKOUT_N1,Unknown,PIN_G24,6,B6_N0,LVDS,
