#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 15 11:39:38 2022
# Process ID: 25360
# Current directory: C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1
# Command line: vivado.exe -log au_top_0.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace
# Log file: C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0.vdi
# Journal file: C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1\vivado.jou
# Running On: LAPTOP-D6VM0O5J, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 17042 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1244.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1236.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
>>>>>>> parent of c743c1d (oh nu)
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.230 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.887 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.230 ; gain = 0.000
=======
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.887 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1244.230 ; gain = 0.000
=======
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1236.887 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25e8327bb

<<<<<<< HEAD
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.492 ; gain = 100.262
=======
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.535 ; gain = 105.648
>>>>>>> parent of c743c1d (oh nu)

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/i___13_carry_i_4 into driver instance autotester/inputs/i___13_carry_i_9, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_17 into driver instance autotester/inputs/s0_i_58, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_21 into driver instance autotester/inputs/s0_i_66, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_23 into driver instance autotester/inputs/s0_i_68, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_24 into driver instance autotester/inputs/s0_i_69, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_25 into driver instance autotester/inputs/s0_i_70, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_29 into driver instance autotester/inputs/s0_i_76, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_30 into driver instance autotester/inputs/s0_i_77, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_31 into driver instance autotester/inputs/s0_i_78, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter autotester/inputs/s0_i_32 into driver instance autotester/inputs/s0_i_79, which resulted in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 171bf8fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1641.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 12 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 136b209f5
=======
Phase 1 Retarget | Checksum: 1f7f78e24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1640.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ffd00113
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1641.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19d73a8d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1641.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
<<<<<<< HEAD
Phase 4 BUFG optimization | Checksum: 19d73a8d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1641.598 ; gain = 0.000
=======
Phase 4 BUFG optimization | Checksum: 25c333b09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1640.234 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 5 Shift Register Optimization | Checksum: 19d73a8d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1641.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19d73a8d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1641.598 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: 25c333b09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1640.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25c333b09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1640.234 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              12  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1641.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1942e4b8b
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1640.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19f727d02
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1641.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1942e4b8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1641.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1942e4b8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.598 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.598 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1942e4b8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
<<<<<<< HEAD
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.598 ; gain = 397.367
=======
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.234 ; gain = 403.348
>>>>>>> parent of c743c1d (oh nu)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1641.598 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1640.234 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18bef3c89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1681.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128150494

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e858c85a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e858c85a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e858c85a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10cc4d5a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1681.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d8ac6a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1681.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ee2b4da2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1681.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ee2b4da2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1681.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ee2b4da2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 1c2ebea5f
=======
Phase 2.1 Floorplanning | Checksum: 1589d95ff
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18ae795f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
<<<<<<< HEAD
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18ae795f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.877 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f8f2f8ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


<<<<<<< HEAD
Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15f39268f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 16379164a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16379164a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1787e8d54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.465 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 212e52383

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: 212e52383

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 18f76c831
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 1690f1783
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d0116ecb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18531178d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d452d76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 4e603057

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 73384a82

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10a4d04ff

<<<<<<< HEAD
Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10a4d04ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 12a3d4fac
=======
Post Placement Optimization Initialization | Checksum: 24d1e92cb
>>>>>>> parent of c743c1d (oh nu)

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.910 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11eadbb69
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.823 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d047b6f
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1681.770 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b790e715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12a3d4fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.910. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16e3e2aee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16e3e2aee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e3e2aee

<<<<<<< HEAD
Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

<<<<<<< HEAD
Phase 4.3.1 Print Estimated Congestion | Checksum: 16e3e2aee
=======
Phase 4.3.1 Print Estimated Congestion | Checksum: 15944ba31
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16e3e2aee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.770 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 149daf7b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
Ending Placer Task | Checksum: 8aeea4db

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
<<<<<<< HEAD
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1681.770 ; gain = 0.020
=======
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.465 ; gain = 0.988
>>>>>>> parent of c743c1d (oh nu)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1681.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
<<<<<<< HEAD
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1681.770 ; gain = 0.000
=======
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1681.465 ; gain = 0.000
>>>>>>> parent of c743c1d (oh nu)
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1683.148 ; gain = 1.379
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1682.305 ; gain = 0.840
>>>>>>> parent of c743c1d (oh nu)
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
<<<<<<< HEAD
Checksum: PlaceDB: 13cea345 ConstDB: 0 ShapeSum: 77200196 RouteDB: 0
Post Restoration Checksum: NetGraph: 9052abee NumContArr: 89ed1f03 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11a3fcaf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1763.508 ; gain = 70.246
=======
Checksum: PlaceDB: d2c7beb6 ConstDB: 0 ShapeSum: 32d38630 RouteDB: 0
Post Restoration Checksum: NetGraph: f0b6da02 NumContArr: 5ead91b6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14f646bb8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.457 ; gain = 67.160
>>>>>>> parent of c743c1d (oh nu)

Phase 2 Router Initialization

Phase 2.1 Create Timer
<<<<<<< HEAD
Phase 2.1 Create Timer | Checksum: 11a3fcaf1
=======
Phase 2.1 Create Timer | Checksum: 14f646bb8
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1763.508 ; gain = 70.246

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a3fcaf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1769.516 ; gain = 76.254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a3fcaf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1769.516 ; gain = 76.254
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e97d4005

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.203 ; gain = 83.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.991  | TNS=0.000  | WHS=-0.028 | THS=-0.173 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1859
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1858
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Phase 2 Router Initialization | Checksum: 2854b8c2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Phase 2 Router Initialization | Checksum: 1ca60ffd7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 3 Initial Routing

Phase 3.1 Global Routing
<<<<<<< HEAD
Phase 3.1 Global Routing | Checksum: 2854b8c2a
=======
Phase 3.1 Global Routing | Checksum: 1ca60ffd7
>>>>>>> parent of c743c1d (oh nu)

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1786.340 ; gain = 93.078
Phase 3 Initial Routing | Checksum: 2342aa171

<<<<<<< HEAD
Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 131
=======
 Number of Nodes with overlaps = 115
>>>>>>> parent of c743c1d (oh nu)
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.574  | TNS=0.000  | WHS=N/A    | THS=N/A    |

<<<<<<< HEAD
Phase 4.1 Global Iteration 0 | Checksum: 934f6b78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
Phase 4 Rip-up And Reroute | Checksum: 934f6b78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
Phase 4 Rip-up And Reroute | Checksum: 1fec4ed00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
<<<<<<< HEAD
Phase 5.1 Delay CleanUp | Checksum: 934f6b78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 934f6b78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
Phase 5 Delay and Skew Optimization | Checksum: 934f6b78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Phase 5.1 Delay CleanUp | Checksum: 1fec4ed00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fec4ed00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
Phase 5 Delay and Skew Optimization | Checksum: 1fec4ed00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: a9e5ea8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.574  | TNS=0.000  | WHS=0.240  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a9e5ea8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
Phase 6 Post Hold Fix | Checksum: a9e5ea8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Phase 6.1.1 Update Timing | Checksum: 1f068ab0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.031  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f068ab0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
Phase 6 Post Hold Fix | Checksum: 1f068ab0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 0.54349 %
  Global Horizontal Routing Utilization  = 0.622462 %
=======
  Global Vertical Routing Utilization    = 0.620824 %
  Global Horizontal Routing Utilization  = 0.626497 %
>>>>>>> parent of c743c1d (oh nu)
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Phase 7 Route finalize | Checksum: 14a35dad1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.340 ; gain = 93.078
=======
Phase 7 Route finalize | Checksum: 1c1f96e19

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.191 ; gain = 90.895
>>>>>>> parent of c743c1d (oh nu)

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: 14a35dad1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.102 ; gain = 93.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2148ff24e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.102 ; gain = 93.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.574  | TNS=0.000  | WHS=0.240  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2148ff24e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.102 ; gain = 93.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.102 ; gain = 93.840
=======
Phase 8 Verifying routed nets | Checksum: 1c1f96e19

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.961 ; gain = 91.664

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cd5f2c8e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.961 ; gain = 91.664

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.031  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cd5f2c8e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.961 ; gain = 91.664
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.961 ; gain = 91.664
>>>>>>> parent of c743c1d (oh nu)

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
<<<<<<< HEAD
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1787.102 ; gain = 103.953
=======
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1785.961 ; gain = 103.656
>>>>>>> parent of c743c1d (oh nu)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1796.852 ; gain = 9.750
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1795.691 ; gain = 9.730
>>>>>>> parent of c743c1d (oh nu)
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/nicho/Documents/GitHub/toying_with_fpga/ALU_16/work/vivado/ALU_16/ALU_16.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP autotester/alu16/adder/s0 input autotester/alu16/adder/s0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP autotester/alu16/adder/s0 input autotester/alu16/adder/s0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alu16/adder/s0 output alu16/adder/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP autotester/alu16/adder/s0 output autotester/alu16/adder/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alu16/adder/s0 multiplier stage alu16/adder/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP autotester/alu16/adder/s0 multiplier stage autotester/alu16/adder/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
<<<<<<< HEAD
Bitstream compression saved 13775456 bits.
=======
Bitstream compression saved 13925888 bits.
>>>>>>> parent of c743c1d (oh nu)
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
<<<<<<< HEAD
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2265.246 ; gain = 444.336
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 11:40:41 2022...
=======
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2268.770 ; gain = 449.020
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:13:29 2022...
>>>>>>> parent of c743c1d (oh nu)
