

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Fri Mar  6 02:40:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flatten_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  993|  993|  993|  993|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- IFM     |  992|  992|        62|          -|          -|    16|    no    |
        | + ROW    |   60|   60|        12|          -|          -|     5|    no    |
        |  ++ COL  |   10|   10|         2|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    171|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      90|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      90|    258|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_261_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln12_3_fu_184_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln12_4_fu_212_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln12_5_fu_229_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln12_6_fu_251_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln12_fu_202_p2    |     +    |      0|  0|  15|           9|           3|
    |c_fu_241_p2           |     +    |      0|  0|  12|           3|           1|
    |idx_fu_162_p2         |     +    |      0|  0|  15|           9|           5|
    |ifm_fu_156_p2         |     +    |      0|  0|  15|           5|           1|
    |r_fu_196_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln10_fu_190_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln11_fu_235_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_150_p2    |   icmp   |      0|  0|  11|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 171|          85|          60|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |c_0_reg_139    |   9|          2|    3|          6|
    |idx_0_reg_94   |   9|          2|    9|         18|
    |idx_1_reg_106  |   9|          2|    9|         18|
    |idx_2_reg_128  |   9|          2|    9|         18|
    |ifm_0_reg_83   |   9|          2|    5|         10|
    |r_0_reg_117    |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  87|         18|   39|         82|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln12_3_reg_285  |   8|   0|    8|          0|
    |add_ln12_5_reg_303  |  10|   0|   10|          0|
    |add_ln12_reg_298    |   9|   0|    9|          0|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |c_0_reg_139         |   3|   0|    3|          0|
    |c_reg_311           |   3|   0|    3|          0|
    |idx_0_reg_94        |   9|   0|    9|          0|
    |idx_1_reg_106       |   9|   0|    9|          0|
    |idx_2_reg_128       |   9|   0|    9|          0|
    |idx_reg_280         |   9|   0|    9|          0|
    |ifm_0_reg_83        |   5|   0|    5|          0|
    |ifm_reg_275         |   5|   0|    5|          0|
    |r_0_reg_117         |   3|   0|    3|          0|
    |r_reg_293           |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  90|   0|   90|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    flatten   | return value |
|in_r_address0   | out |    9|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    9|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

