// Seed: 410909662
module module_0 (
    output tri id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9
);
  logic [-1 : 1 'b0] id_11;
  ;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd44,
    parameter id_20 = 32'd29
) (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3,
    input uwire id_4#(
        ._id_16(1),
        .id_17 (1),
        .id_18 (1 ^ 1),
        .id_19 (-1),
        ._id_20(1),
        .id_21 (1)
    ),
    output wire id_5,
    input wire id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wor id_11,
    input wire id_12,
    input wor id_13,
    input tri0 id_14
);
  assign id_8 = 1;
  logic [-1 : 1] id_22;
  wire id_23;
  tri1 [id_20 : id_16] id_24 = 1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_8,
      id_8,
      id_9,
      id_13,
      id_0,
      id_11,
      id_12,
      id_13
  );
  assign modCall_1.id_7 = 0;
  tri id_25 = 1;
endmodule
