// Seed: 611920064
module module_0 (
    output uwire id_0
);
  reg id_2 = 1'h0;
  assign id_0 = -1;
  initial begin : LABEL_0
    $unsigned(42);
    ;
  end
  assign module_1.id_4 = 0;
  assign id_0 = 1'b0;
  assign id_2 = -1;
  logic [-1 : -1] id_3;
  always @(posedge (1) or posedge id_3) begin : LABEL_1
    id_2 <= id_2 - 1'b0;
  end
  assign id_3 = id_2;
  localparam id_4 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd63
) (
    input tri0 id_0,
    output supply0 id_1,
    input uwire _id_2,
    output wire id_3,
    input wor id_4
);
  localparam id_6 = 1 - 1'b0;
  module_0 modCall_1 (id_3);
  logic id_7;
  ;
  wire [-1 : $realtime +  id_2] id_8;
  final begin : LABEL_0
    id_7 = id_8;
  end
endmodule
