
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003626                       # Number of seconds simulated
sim_ticks                                  3625559379                       # Number of ticks simulated
final_tick                               533196903633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329885                       # Simulator instruction rate (inst/s)
host_op_rate                                   417633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 295211                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912220                       # Number of bytes of host memory used
host_seconds                                 12281.25                       # Real time elapsed on the host
sim_insts                                  4051402642                       # Number of instructions simulated
sim_ops                                    5129056364                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       490752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       547200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       288512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       369280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1717632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       402816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            402816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4275                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2254                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13419                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1624025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    135358975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1341586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    150928434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1588720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     79577238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1482806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    101854627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               473756411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1624025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1341586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1588720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1482806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6037137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111104510                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111104510                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111104510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1624025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    135358975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1341586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    150928434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1588720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     79577238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1482806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    101854627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              584860922                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8694388                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085089                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532796                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207239                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1288183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194992                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300704                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8887                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3325821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799193                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085089                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495696                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039531                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        752613                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636033                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92094                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8504523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.423108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4907485     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355298      4.18%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335895      3.95%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316696      3.72%     69.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258213      3.04%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189029      2.22%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136655      1.61%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209741      2.47%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795511     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8504523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354837                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932188                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3482055                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       719530                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437587                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40162                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825186                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496568                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19957356                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10466                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825186                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664522                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         351923                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88970                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288538                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285381                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19358284                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        152070                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26846726                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90181570                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90181570                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10051556                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2008                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701983                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23901                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412369                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18042378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616820                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23070                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17421922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8504523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841508                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3022635     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713397     20.15%     55.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352134     15.90%     71.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819020      9.63%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835208      9.82%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379256      4.46%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245255      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67491      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70127      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8504523                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63690     58.13%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21134     19.29%     77.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24732     22.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015376     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200314      1.37%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1549534     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850002      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616820                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.681179                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109557                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007495                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37870787                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23755371                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14242974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14726377                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45450                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665758                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235101                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825186                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         264997                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14724                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18046005                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898120                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017072                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2003                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1410                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239138                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14374068                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469489                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242749                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305210                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019479                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835721                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14253904                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14242974                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202310                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24887189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638180                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369761                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807709                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206462                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7679337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3087724     40.21%     40.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050670     26.70%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851800     11.09%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430350      5.60%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449859      5.86%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226421      2.95%     92.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154308      2.01%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89158      1.16%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339047      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7679337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339047                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25387034                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36919542                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 189865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869439                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869439                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150167                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150167                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64981132                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19488842                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740495                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8694388                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136188                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2543492                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213219                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1305061                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231876                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333219                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9146                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3277930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17269591                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136188                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1565095                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3644352                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1121699                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        609264                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1613026                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8435147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4790795     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227382      2.70%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258873      3.07%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          472745      5.60%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          216586      2.57%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327153      3.88%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177751      2.11%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151701      1.80%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812161     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8435147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360714                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3459312                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       561352                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3477225                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35716                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901539                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533435                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3253                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20553476                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4787                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901539                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3648987                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         156126                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       143787                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3318800                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       265901                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19745409                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5300                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142184                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1507                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27648476                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91979967                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91979967                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17011714                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10636757                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4145                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2490                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           680696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12975                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18549411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14934927                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28863                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6258544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18753772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8435147                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919113                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2961921     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1774512     21.04%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1236387     14.66%     70.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       847390     10.05%     80.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697256      8.27%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383944      4.55%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       373435      4.43%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86299      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74003      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8435147                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107932     77.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15049     10.74%     87.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17194     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12453558     83.39%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211303      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1490052      9.98%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       778368      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14934927                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717766                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             140176                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38474040                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24812245                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14502921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15075103                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29505                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       719737                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238020                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901539                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62728                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9758                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18553549                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841899                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941263                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2458                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248185                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14653153                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1389118                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281774                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2139028                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2075175                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            749910                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14514420                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14502921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9494323                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26642609                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.668078                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356359                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9971093                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12246491                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6307087                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3363                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215975                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7533607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625581                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2990198     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2042509     27.11%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837109     11.11%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418222      5.55%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       428881      5.69%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169610      2.25%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184963      2.46%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95174      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366941      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7533607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9971093                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12246491                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1825405                       # Number of memory references committed
system.switch_cpus1.commit.loads              1122162                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1760668                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11033122                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249183                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25720075                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38009508                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 259241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9971093                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12246491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9971093                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871959                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871959                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146842                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65876916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20048608                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19018424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8694388                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3237014                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2637121                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214816                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1345482                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259081                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346317                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9586                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3337469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17693039                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3237014                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1605398                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3706919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1156746                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        527152                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1638262                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8510337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.574915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4803418     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          258626      3.04%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269241      3.16%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          426119      5.01%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201017      2.36%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285135      3.35%     73.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192325      2.26%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141410      1.66%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1933046     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8510337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372311                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.034995                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3514293                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       481656                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3546822                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29957                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        937608                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       549188                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1185                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21135591                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4423                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        937608                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3691451                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         112067                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       140319                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3397882                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       231002                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20377149                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        134140                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28525629                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95010120                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95010120                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17402609                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11123014                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3494                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           604041                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1896609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       981186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10271                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       325394                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19097243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15170313                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27856                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6581827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20310655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8510337                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930164                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2964987     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1842025     21.64%     56.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1202171     14.13%     70.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       807254      9.49%     80.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       743887      8.74%     88.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       413464      4.86%     93.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374981      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83114      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78454      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8510337                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114152     77.94%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16054     10.96%     88.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16258     11.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12658503     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201644      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506341      9.93%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       802113      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15170313                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744840                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146464                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009655                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39025283                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25682699                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14735788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15316777                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21434                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       757444                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       259987                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        937608                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          70314                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13379                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19100756                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1896609                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       981186                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1772                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250018                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14895029                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1405106                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       275284                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2178232                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2116516                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773126                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.713177                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14746880                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14735788                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9669122                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27493723                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.694862                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351685                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10141410                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12486841                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6613901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216707                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7572728                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648922                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2911982     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2137608     28.23%     66.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       851186     11.24%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426690      5.63%     83.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392268      5.18%     88.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179698      2.37%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193707      2.56%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99725      1.32%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379864      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7572728                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10141410                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12486841                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1860360                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139161                       # Number of loads committed
system.switch_cpus2.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1802972                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11248912                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257482                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379864                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26293437                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39140179                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 184051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10141410                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12486841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10141410                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.166432                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.166432                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66882640                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20431462                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19461446                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8694388                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3114752                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2535841                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209099                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1302707                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207924                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330091                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9349                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3110999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17195956                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3114752                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1538015                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3787668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121585                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        682374                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1523645                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8489620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.506458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4701952     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331710      3.91%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270515      3.19%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          650672      7.66%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          174053      2.05%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236622      2.79%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161779      1.91%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94416      1.11%     78.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1867901     22.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8489620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.358249                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.977822                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3247814                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       668483                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3641930                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23136                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        908255                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530069                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20600086                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        908255                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3485601                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114555                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       209757                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3422567                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348880                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19869997                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          325                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139844                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27781293                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92773754                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92773754                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17076439                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10704839                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4282                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2614                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           975473                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1868837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       969021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19780                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347233                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18768193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14897435                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29982                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6444141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19851430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          889                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8489620                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754782                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893384                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2988139     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1808627     21.30%     56.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1187206     13.98%     70.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       873700     10.29%     80.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       757662      8.92%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396258      4.67%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       337803      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67260      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        72965      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8489620                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          87869     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19326     15.30%     84.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19126     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12382344     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207947      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1664      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489343     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       816137      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14897435                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.713454                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126324                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008480                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38440796                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25216803                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14517938                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15023759                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57037                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       737608                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       243689                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        908255                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65205                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8309                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18772486                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1868837                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       969021                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2593                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245688                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14663325                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1395098                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234110                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2191152                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065829                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            796054                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.686528                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14527776                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14517938                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9441506                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26828988                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.669806                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351914                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10007029                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12299795                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6472823                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212596                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7581365                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622372                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2964094     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2090095     27.57%     66.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       843511     11.13%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485915      6.41%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387483      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162884      2.15%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191991      2.53%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94501      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360891      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7581365                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10007029                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12299795                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1856561                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131229                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1764332                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11085960                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250789                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360891                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25992923                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38454066                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10007029                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12299795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10007029                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.868828                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.868828                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.150976                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.150976                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65976095                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20047826                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18997102                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3394                       # number of misc regfile writes
system.l2.replacements                          13439                       # number of replacements
system.l2.tagsinuse                       4092.813096                       # Cycle average of tags in use
system.l2.total_refs                           116476                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17532                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.643623                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.598932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.010497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    848.375830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.038506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    817.171382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.164785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    524.649496                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.001500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    673.270336                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            425.173530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            263.472787                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            206.353415                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            257.532100                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002688                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.207123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.199505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.128088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.164373                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.103802                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.064324                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.050379                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.062874                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999222                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6490                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2255                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2674                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14657                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4527                       # number of Writeback hits
system.l2.Writeback_hits::total                  4527                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   207                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3290                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2726                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14864                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6533                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3290                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2307                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2726                       # number of overall hits
system.l2.overall_hits::total                   14864                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3830                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4273                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2885                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13413                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2885                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13419                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3834                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4275                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2254                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2885                       # number of overall misses
system.l2.overall_misses::total                 13419                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2109314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    190917429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1821056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    196240173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2141738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    103659913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1782602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    130940167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       629612392                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       183684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        65060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        248744                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2109314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    191101113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1821056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    196305233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2141738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    103659913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1782602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    130940167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        629861136                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2109314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    191101113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1821056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    196305233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2141738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    103659913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1782602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    130940167                       # number of overall miss cycles
system.l2.overall_miss_latency::total       629861136                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28070                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4527                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4527                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               213                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5611                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28283                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5611                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28283                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.371124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.569506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.499889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.518978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.477841                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.085106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028169                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.369827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.565102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.494190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.514169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474455                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.369827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.565102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.494190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.514169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474455                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45854.652174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49847.892689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47922.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45925.619705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47594.177778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45989.313665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42442.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45386.539688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46940.460151                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        45921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        32530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41457.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45854.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49843.795775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47922.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45919.352749                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47594.177778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45989.313665                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42442.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45386.539688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46938.008495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45854.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49843.795775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47922.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45919.352749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47594.177778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45989.313665                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42442.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45386.539688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46938.008495                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3147                       # number of writebacks
system.l2.writebacks::total                      3147                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3830                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2885                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13413                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13419                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1848008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    169140023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1601742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    171722515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1885756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     90659021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1540181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    114196701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    552593947                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       160541                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        53379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       213920                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1848008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    169300564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1601742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    171775894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1885756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     90659021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1540181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    114196701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    552807867                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1848008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    169300564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1601742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    171775894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1885756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     90659021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1540181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    114196701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    552807867                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.371124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.569506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.499889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.518978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.477841                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.085106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.032258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.369827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.565102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.494190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.514169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.369827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.565102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.494190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.514169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474455                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40174.086957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44161.885901                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42151.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40187.810672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41905.688889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40221.393523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36670.976190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39582.911958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41198.385671                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 40135.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 26689.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35653.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40174.086957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44157.684924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42151.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40181.495673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41905.688889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40221.393523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36670.976190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39582.911958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41195.906327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40174.086957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44157.684924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42151.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40181.495673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41905.688889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40221.393523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36670.976190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39582.911958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41195.906327                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               579.318898                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644663                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703477.318027                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.778117                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.540781                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068555                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.859841                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928396                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635969                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3339591                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3339591                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3339591                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3339591                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3339591                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3339591                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636033                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636033                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52181.109375                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52181.109375                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52181.109375                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52181.109375                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52181.109375                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52181.109375                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2442574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2442574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2442574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2442574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2442574                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2442574                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51969.659574                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51969.659574                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51969.659574                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51969.659574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51969.659574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51969.659574                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10367                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377966                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10623                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16415.133766                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.208433                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.791567                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899252                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100748                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133161                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778483                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1792                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1792                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911644                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911644                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37215                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37215                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37377                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37377                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1339632747                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1339632747                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5566255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5566255                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1345199002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1345199002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1345199002                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1345199002                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949021                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949021                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949021                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031797                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031797                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019177                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35997.118017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35997.118017                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34359.598765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34359.598765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35990.020654                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35990.020654                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35990.020654                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35990.020654                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          995                       # number of writebacks
system.cpu0.dcache.writebacks::total              995                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26895                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27010                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27010                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10320                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10367                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    261061676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    261061676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1192016                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1192016                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    262253692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    262253692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    262253692                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    262253692                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005319                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005319                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005319                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25296.674031                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25296.674031                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25362.042553                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25362.042553                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25296.970387                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25296.970387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25296.970387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25296.970387                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.814115                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006657223                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1958477.087549                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.814115                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062202                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818612                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1612977                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1612977                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1612977                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1612977                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1612977                       # number of overall hits
system.cpu1.icache.overall_hits::total        1612977                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2690001                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2690001                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2690001                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2690001                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2690001                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2690001                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613026                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613026                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613026                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613026                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54897.979592                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54897.979592                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54897.979592                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54897.979592                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54897.979592                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54897.979592                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2186935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2186935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2186935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2186935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2186935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2186935                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52069.880952                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52069.880952                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52069.880952                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52069.880952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52069.880952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52069.880952                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7565                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165341406                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7821                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21140.698888                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.987559                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.012441                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1082234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1082234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       699589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        699589                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2387                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2387                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1781823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1781823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1781823                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1781823                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15208                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          226                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15434                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15434                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15434                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15434                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    630351423                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    630351423                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10275729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10275729                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    640627152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    640627152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    640627152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    640627152                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1097442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1097442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797257                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797257                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797257                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797257                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013858                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008588                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41448.673264                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41448.673264                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 45467.827434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45467.827434                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41507.525722                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41507.525722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41507.525722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41507.525722                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu1.dcache.writebacks::total              831                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7705                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7705                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7869                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7869                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7503                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7565                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7565                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    240397402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    240397402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1979688                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1979688                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    242377090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    242377090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    242377090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    242377090                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32040.170865                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32040.170865                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31930.451613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31930.451613                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32039.271646                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32039.271646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32039.271646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32039.271646                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.300053                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004686768                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1973844.337917                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.300053                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066186                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.806571                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1638205                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1638205                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1638205                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1638205                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1638205                       # number of overall hits
system.cpu2.icache.overall_hits::total        1638205                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3234776                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3234776                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3234776                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3234776                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3234776                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3234776                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1638262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1638262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1638262                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1638262                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1638262                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1638262                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56750.456140                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56750.456140                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56750.456140                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56750.456140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56750.456140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56750.456140                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2533697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2533697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2533697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2533697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2533697                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2533697                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53908.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53908.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53908.446809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53908.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53908.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53908.446809                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4561                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153827234                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4817                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31934.239983                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.360750                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.639250                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884222                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115778                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1099820                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1099820                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717541                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717541                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817361                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817361                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817361                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817361                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11822                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11822                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11988                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11988                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11988                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11988                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    512008976                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    512008976                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6224827                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6224827                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    518233803                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    518233803                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    518233803                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    518233803                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1111642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1111642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717707                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717707                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1829349                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1829349                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1829349                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1829349                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010635                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006553                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006553                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006553                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006553                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43309.844020                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43309.844020                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37498.957831                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37498.957831                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43229.379630                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43229.379630                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43229.379630                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43229.379630                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          958                       # number of writebacks
system.cpu2.dcache.writebacks::total              958                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7313                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7313                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7427                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4561                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4561                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    132592848                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    132592848                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1432353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1432353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    134025201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    134025201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    134025201                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    134025201                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29406.264804                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29406.264804                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27545.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27545.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29385.047358                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29385.047358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29385.047358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29385.047358                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.538005                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740257                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943404.752418                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.538005                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063362                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822978                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1523593                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1523593                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1523593                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1523593                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1523593                       # number of overall hits
system.cpu3.icache.overall_hits::total        1523593                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2562648                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2562648                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2562648                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2562648                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2562648                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2562648                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1523645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1523645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1523645                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1523645                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1523645                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1523645                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49281.692308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49281.692308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49281.692308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49281.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49281.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49281.692308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2129794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2129794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2129794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2129794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2129794                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2129794                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49530.093023                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49530.093023                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49530.093023                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49530.093023                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49530.093023                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49530.093023                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5611                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158197041                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5867                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26963.872678                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.966359                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.033641                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882681                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117319                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058458                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058458                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721316                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721316                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1969                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1697                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1779774                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1779774                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1779774                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1779774                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14703                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14703                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15150                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15150                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15150                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15150                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    664002978                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    664002978                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18929080                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18929080                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    682932058                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    682932058                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    682932058                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    682932058                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721763                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721763                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1794924                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1794924                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1794924                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1794924                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013701                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013701                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000619                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000619                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008440                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008440                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008440                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008440                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45161.054071                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45161.054071                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 42346.935123                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42346.935123                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45078.023630                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45078.023630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45078.023630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45078.023630                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1743                       # number of writebacks
system.cpu3.dcache.writebacks::total             1743                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9144                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9144                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          395                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9539                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9539                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9539                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9539                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5559                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5559                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5611                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5611                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5611                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5611                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    166339851                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    166339851                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1123039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1123039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    167462890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    167462890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    167462890                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    167462890                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003126                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003126                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003126                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003126                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 29922.621155                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29922.621155                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21596.903846                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21596.903846                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 29845.462484                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29845.462484                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 29845.462484                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29845.462484                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
