[1] H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam,
and D. Burger, “Dark Silicon and the End of Multicore Scaling,” in International Symposium on Computer Architecture
(ISCA), pp. 365–376, 2011.
[2] R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and
T. Mudge, “Near-Threshold Computing: Reclaiming Moore’s
Law Through Energy Efficient Integrated Circuits,” Proceedings of the IEEE, vol. 98, pp. 253–266, February 2010.
[3] D. Markovic, C. Wang, L. Alarcon, T.-T. Liu, and J. Rabaey,
“Ultralow-Power Design in Near-Threshold Region,” Proceedings of the IEEE, vol. 98, pp. 237–252, February 2010.
[4] T. N. Miller, R. Thomas, J. Dinan, B. Adcock, and R. Teodorescu, “Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches,” in International Symposium
on Microarchitecture (MICRO), pp. 351–362, 2010.
[5] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen,
and N. P. Jouppi, “McPAT: An Integrated Power, Area, and
Timing Modeling Framework for Multicore and Manycore
Architectures,” in International Symposium on Microarchitecture (MICRO), pp. 469–480, 2009.
[6] B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, “A Sub200mV 6T SRAM in 0.13µm CMOS,” in International SolidState Circuits Conference (ISSCC), pp. 332–606, 2007.
[7] T. N. Miller, X. Pan, R. Thomas, N. Sedaghati, and R. Teodorescu, “Booster: Reactive Core Acceleration for Mitigating the
Effects of Process Variation and Application Imbalance in
Low-Voltage Chips,” in International Symposium on High
Performance Computer Architecture (HPCA), pp. 27–38,
2012.
[8] Z. Chishti, A. R. Alameldeen, C. Wilkerson, W. Wu, and S.L. Lu, “Improving Cache Lifetime Reliability at Ultra-Low
Voltages,” in International Symposium on Microarchitecture
(MICRO), pp. 89–99, 2009.
[9] X. Guo, E. Ipek, and T. Soyata, “Resistive Computation:
Avoiding the Power Wall with Low-Leakage, STT-MRAM
Based Computing,” in International Symposium on Computer
Architecture (ISCA), pp. 371–382, 2010.
[10] C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and
M. R. Stan, “Relaxing Non-Volatility for Fast and EnergyEfficient STT-RAM Caches,” in International Symposium on
High Performance Computer Architecture (HPCA), pp. 50–
61, 2011.

[11] X. Pan and R. Teodorescu, “NVSleep: Using Non-Volatile
Memory to Enable Fast Sleep/Wakeup of Idle Cores,” in International Conference on Computer Design (ICCD), pp. 400–
407, 2014.
[12] A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer,
and C. R. Das, “Cache Revive: Architecting Volatile STTRAM Caches for Enhanced Performance in CMPs,” in Design
Automation Conference (DAC), pp. 243–252, 2012.
[13] G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, “A Novel
Architecture of the 3D Stacked MRAM L2 Cache for CMPs,”
in International Symposium on High Performance Computer
Architecture (HPCA), pp. 239–249, 2009.
[14] X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and
Y. Xie, “Hybrid Cache Architecture with Disparate Memory
Technologies,” in International Symposium on Computer Architecture (ISCA), pp. 34–45, 2009.
[15] J. Garcia, J. Montiel-Nelson, J. Sosa, and S. Nooshabadi,
“High Performance Single Supply CMOS Inverter Level
Up Shifter for Multi-Supply Voltages Domains,” in Design
Automation and Test in Europe (DATE), pp. 1273–1276, 2015.
[16] T. N. Miller, R. Thomas, and R. Teodorescu, “Mitigating
the Effects of Process Variation in Ultra-low Voltage Chip
Multiprocessors using Dual Supply Voltages and Half-Speed
Stages,” IEEE Computer Architecture Letters, vol. 11, July
2012.
[17] “Intel CoreTM i7 Processor.” http://www.intel.com.
[18] T. N. Miller, R. Thomas, X. Pan, and R. Teodorescu,
“VRSync: Characterizing and Eliminating SynchronizationInduced Voltage Emergencies in Many-core Processors,” in
International Symposium on Computer Architecture (ISCA),
pp. 249–260, 2012.
[19] R. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer,
P. Gronowski, and T. Grutkowski, “A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium Processor for Mission-Critical
Servers,” in International Solid-State Circuits Conference
(ISSCC), pp. 84–86, 2011.
[20] “SESC Simulator.” http://sesc.sourceforge.net.
[21] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, “NVSim: A CircuitLevel Performance, Energy, and Area Model for Emerging
Nonvolatile Memory,” IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, vol. 31, pp. 994–
1007, July 2012.
[22] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi,
“CACTI 6.0: A Tool to Model Large Caches,” Tech. Rep.
HPL-2009-85, HP Labs, 2009.
[23] S. R. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano,
A. Tiwari, and J. Torrellas, “VARIUS: A Model of Parameter
Variation and Resulting Timing Errors for Microarchitects,”
IEEE Transactions on Semiconductor Manufacturing, vol. 21,
pp. 3–13, February 2008.
[24] H. R. Ghasemi, S. Draper, and N. S. Kim, “Low-Voltage
On-Chip Cache Architecture Using Heterogeneous Cell Sizes
for High-Performance Processors,” in International Symposium on High Performance Computer Architecture (HPCA),
pp. 38–49, 2011.
[25] X. Pan and R. Teodorescu, “Using STT-RAM to Enable
Energy-Efficient Near-Threshold Chip Multiprocessors,” in
International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 485–486, 2014.
[26] B. Zhai, R. G. Dreslinski, D. Blaauw, T. Mudge, and
D. Sylvester, “Energy Efficient Near-Threshold Chip MultiProcessing,” in International Symposium on Low Power Electronics and Design (ISLPED), pp. 32–37, 2007.
