// Seed: 666821050
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = -1;
  logic [7:0] id_4;
  assign module_2.id_3 = 0;
  assign id_3 = id_4[1] && 1;
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd98,
    parameter id_4 = 32'd24
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  output wire _id_1;
  logic [id_2 : -1 'b0 >=  id_1] id_3 = -1;
  assign id_3 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire  _id_4;
  logic id_5;
  ;
  logic [id_1 : 1  ?  id_4 : {  1 'b0 -  {  id_2  *  1  |  id_2  {  -1  }  }  ,  -1 'b0 ,  -1  }]
      id_6[1 : 1];
  ;
endmodule
