Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity RoundConstant_tb
-- Compiling architecture rtl of RoundConstant_tb
-- Loading entity RoundConstant
** Error: Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant_tb.vhd(13): Signal "round_index" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
** Error: Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant_tb.vhd(19): Constant "r_index" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant_tb.vhd(24): VHDL Compiler exiting

} {9.0 12.0} {}} Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant.vhd {0 {vcom -work work -2002 -explicit -stats=none Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RoundConstant
-- Compiling architecture rtl of RoundConstant
** Error (suppressible): Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant.vhd(37): (vcom-1272) Length of expected is 4; length of actual is 8.
** Error: Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant.vhd(37): (vcom-1319) Case statement choice (string literal) length 8 is not equal to required length 4.
** Error: Z:/Applications/CODESTUFF/StudyVHDL/Crypto/AES/Key/RoundConstant.vhd(44): VHDL Compiler exiting

} {10.0 12.0} {}}
