<stg><name>xFSobel3x3_Pipeline_VITIS_LOOP_456_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %row_ind_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_5"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %row_ind_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %row_ind_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %row_ind_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i2 0, i2 %row_ind_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %row_ind_V_7 = load i2 %row_ind_V_5

]]></Node>
<StgValue><ssdm name="row_ind_V_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln1027 = icmp_eq  i2 %row_ind_V_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:3 %init_row_ind = add i2 %row_ind_V_7, i2 1

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln456 = br i1 %icmp_ln1027, void %for.inc.split, void %read_lines.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln458 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln458"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln417"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="2">
<![CDATA[
for.inc.split:2 %zext_ln214 = zext i2 %row_ind_V_7

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:3 %switch_ln460 = switch i2 %row_ind_V_7, void %arrayidx.case.2, i2 0, void %for.inc.split.arrayidx.exit_crit_edge1, i2 1, void %for.inc.split.arrayidx.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln460"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split.arrayidx.exit_crit_edge:0 %store_ln460 = store i13 %zext_ln214, i13 %row_ind_V_3

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx.exit_crit_edge:1 %br_ln460 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split.arrayidx.exit_crit_edge1:0 %store_ln460 = store i13 %zext_ln214, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx.exit_crit_edge1:1 %br_ln460 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="!0"/>
<literal name="row_ind_V_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx.case.2:0 %store_ln460 = store i13 %zext_ln214, i13 %row_ind_V_4

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="row_ind_V_7" val="!0"/>
<literal name="row_ind_V_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln460 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.exit:0 %store_ln456 = store i2 %init_row_ind, i2 %row_ind_V_5

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit:1 %br_ln456 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:0 %row_ind_V_load = load i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="row_ind_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:1 %row_ind_V_3_load = load i13 %row_ind_V_3

]]></Node>
<StgValue><ssdm name="row_ind_V_3_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:2 %row_ind_V_4_load = load i13 %row_ind_V_4

]]></Node>
<StgValue><ssdm name="row_ind_V_4_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_V_4_out, i13 %row_ind_V_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_V_3_out, i13 %row_ind_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
read_lines.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_V_out, i13 %row_ind_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
read_lines.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="row_ind_V_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_ind_V_4_out"/></StgValue>
</port>
<port id="41" name="row_ind_V_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_ind_V_3_out"/></StgValue>
</port>
<port id="42" name="row_ind_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_ind_V_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="row_ind_V_5" fromId="43" toId="4">
</dataflow>
<dataflow id="45" from="StgValue_43" to="row_ind_V" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_43" to="row_ind_V_3" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_43" to="row_ind_V_4" fromId="43" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="row_ind_V_5" to="store_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="51" from="row_ind_V_5" to="row_ind_V_7" fromId="4" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="61" from="p_str" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="row_ind_V_7" to="icmp_ln1027" fromId="10" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="icmp_ln1027" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="row_ind_V_7" to="init_row_ind" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_66" to="init_row_ind" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="icmp_ln1027" to="br_ln456" fromId="12" toId="14">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln458" fromId="69" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="speclooptripcount_ln458" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_71" to="speclooptripcount_ln458" fromId="71" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_71" to="speclooptripcount_ln458" fromId="71" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopName" to="specloopname_ln417" fromId="75" toId="16">
</dataflow>
<dataflow id="78" from="empty_20" to="specloopname_ln417" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="row_ind_V_7" to="zext_ln214" fromId="10" toId="17">
</dataflow>
<dataflow id="80" from="row_ind_V_7" to="switch_ln460" fromId="10" toId="18">
</dataflow>
<dataflow id="81" from="StgValue_48" to="switch_ln460" fromId="48" toId="18">
</dataflow>
<dataflow id="82" from="StgValue_66" to="switch_ln460" fromId="66" toId="18">
</dataflow>
<dataflow id="83" from="zext_ln214" to="store_ln460" fromId="17" toId="19">
</dataflow>
<dataflow id="84" from="row_ind_V_3" to="store_ln460" fromId="6" toId="19">
</dataflow>
<dataflow id="85" from="zext_ln214" to="store_ln460" fromId="17" toId="21">
</dataflow>
<dataflow id="86" from="row_ind_V" to="store_ln460" fromId="5" toId="21">
</dataflow>
<dataflow id="87" from="zext_ln214" to="store_ln460" fromId="17" toId="23">
</dataflow>
<dataflow id="88" from="row_ind_V_4" to="store_ln460" fromId="7" toId="23">
</dataflow>
<dataflow id="89" from="init_row_ind" to="store_ln456" fromId="13" toId="25">
</dataflow>
<dataflow id="90" from="row_ind_V_5" to="store_ln456" fromId="4" toId="25">
</dataflow>
<dataflow id="91" from="row_ind_V" to="row_ind_V_load" fromId="5" toId="27">
</dataflow>
<dataflow id="92" from="row_ind_V_3" to="row_ind_V_3_load" fromId="6" toId="28">
</dataflow>
<dataflow id="93" from="row_ind_V_4" to="row_ind_V_4_load" fromId="7" toId="29">
</dataflow>
<dataflow id="95" from="_ssdm_op_Write.ap_auto.i13P0A" to="write_ln0" fromId="94" toId="30">
</dataflow>
<dataflow id="96" from="row_ind_V_4_out" to="write_ln0" fromId="40" toId="30">
</dataflow>
<dataflow id="97" from="row_ind_V_4_load" to="write_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="98" from="_ssdm_op_Write.ap_auto.i13P0A" to="write_ln0" fromId="94" toId="31">
</dataflow>
<dataflow id="99" from="row_ind_V_3_out" to="write_ln0" fromId="41" toId="31">
</dataflow>
<dataflow id="100" from="row_ind_V_3_load" to="write_ln0" fromId="28" toId="31">
</dataflow>
<dataflow id="101" from="_ssdm_op_Write.ap_auto.i13P0A" to="write_ln0" fromId="94" toId="32">
</dataflow>
<dataflow id="102" from="row_ind_V_out" to="write_ln0" fromId="42" toId="32">
</dataflow>
<dataflow id="103" from="row_ind_V_load" to="write_ln0" fromId="27" toId="32">
</dataflow>
<dataflow id="104" from="icmp_ln1027" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="105" from="row_ind_V_7" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
