<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Software Ontwikkeling: File Members</title>
<link rel="icon" href="canvas logo icoon.ico" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo_hogeschool_utrecht-removebg-preview.png"/></td>
  <td id="projectalign">
   <div id="projectname">Software Ontwikkeling
   </div>
   <div id="projectbrief">VGA Dirver API Development</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_defs_e.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all macros with links to the files they belong to:</div>

<h3><a id="index_e" name="index_e"></a>- e -</h3><ul>
<li>ERROR_FONTNAME&#160;:&#160;<a class="el" href="vga__driver_8h.html#a6f9d0f9f313f1be36e0ef19ea31e2b67">vga_driver.h</a></li>
<li>ERROR_FONTNAME_UNKNOWN&#160;:&#160;<a class="el" href="vga__driver_8h.html#abc27a2833b28cd5389cfbea0e7616463">vga_driver.h</a></li>
<li>ETH&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc">stm32f4xx.h</a></li>
<li>ETH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad965a7b1106ece575ed3da10c45c65cc">stm32f4xx.h</a></li>
<li>ETH_DMA_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93">stm32f4xx.h</a></li>
<li>ETH_DMABMR_AAB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacec4fa12c34dc8fcacc2271f09ed0cbd">stm32f4xx.h</a></li>
<li>ETH_DMABMR_DA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd126734c36f2db46c51e73cef07afce">stm32f4xx.h</a></li>
<li>ETH_DMABMR_DSL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1931fd959cb78283ab0cf0bd9804387">stm32f4xx.h</a></li>
<li>ETH_DMABMR_EDE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04f1ef51af153093743c190d25ea21b">stm32f4xx.h</a></li>
<li>ETH_DMABMR_FB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717f163fe72c7e1c999123160dde4143">stm32f4xx.h</a></li>
<li>ETH_DMABMR_FPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcb4414b6567f8b131712e0dc5c62beb">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e3daa2867b6d01e8eda765e77648599">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_16Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6351d1d02e94053527b8e18f393b1e82">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_1Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb5f1c9376d0a0bc956aba567c7cb9">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_2Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a034f8cf671cba686e882172ad93949">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_32Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82d8ee65c1583f4ec9092bc45563d720">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55ff9b7cebc3489fcaab886a065d372c">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_128Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c90887a852a858c630ac388bec0b392">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_16Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5c68f3a0a692fbd81bac47bfe2340bb">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_32Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21298fccc783e5c6d65b9d64960b4ca2">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_4Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89566024f4f6772d59592f5bacc7828d">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_64Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a789fc58356a8084c5f1eeba366de2">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_4xPBL_8Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33acf850c7d6f97899f69d76d87a3dd6">stm32f4xx.h</a></li>
<li>ETH_DMABMR_PBL_8Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae920200ec813649824a20b434c1eecb5">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8be5fad8f704e418e3d799d4c6d3d1">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_16Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed1d26d7d55828eadcea86f774c5dd3">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_1Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac56caa9d3b3a4300bd1aa0405131d7b9">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_2Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf9bcd9870547bd6f454db6667ccdecb">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_32Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3636f50cc2841e5a945f7e908420cbd5">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514499cdf6581fdcff5eaad5e6ab12f">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_128Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea2c20d00d2428c5f6a8fe4d7ebb392">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_16Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ebf97fad14c750a087ed09210e42a1b">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_32Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5e2d5606e920b57f303f032b0bad32b">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_4Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ea3f877aaa74f8ea2d1a788ae3180">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_64Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1eab5835a2d15d943d5a8fbed274478">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_4xPBL_8Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0258c404d957601ae069a77c82d39b">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RDP_8Beat&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5b0089dafe1c8c2410127e93ea40681">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RTPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae06b7c29931b088e66f13b055aaddcd6">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RTPR_1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478e7d5ec02db7237be51fa5b83b9e25">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RTPR_2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9e5dda525076cc163bdc29f18e4055">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RTPR_3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e4fd353c5a9ecee3feb428eb54ce2b">stm32f4xx.h</a></li>
<li>ETH_DMABMR_RTPR_4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d57a1f21bc958fa0cfab0cfed02b1">stm32f4xx.h</a></li>
<li>ETH_DMABMR_SR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e8dfe321aeaecaa87e290f4d6e710dc">stm32f4xx.h</a></li>
<li>ETH_DMABMR_USP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e71c4054613222a8610bde0b191d00">stm32f4xx.h</a></li>
<li>ETH_DMACHRBAR_HRBAP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf1a9ed443f3498b67c658d26468212">stm32f4xx.h</a></li>
<li>ETH_DMACHRDR_HRDAP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb91f0f377b2bb0bfffe7df0ad46c7d3">stm32f4xx.h</a></li>
<li>ETH_DMACHTBAR_HTBAP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3524cdddc8525fe50c6754029011e12">stm32f4xx.h</a></li>
<li>ETH_DMACHTDR_HTDAP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae013d158ee1e13f61069722eff4d52ac">stm32f4xx.h</a></li>
<li>ETH_DMAIER_AISE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae9340fa928abb4664efbb5c8478756">stm32f4xx.h</a></li>
<li>ETH_DMAIER_ERIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe43c4432e0505a5509424665692807">stm32f4xx.h</a></li>
<li>ETH_DMAIER_ETIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1c57b5102ca78372420b45a707b43e">stm32f4xx.h</a></li>
<li>ETH_DMAIER_FBEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92e94d1d37660b7cca9306ac020b4110">stm32f4xx.h</a></li>
<li>ETH_DMAIER_NISE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c12b833cb206d8bafa7d60faebea805">stm32f4xx.h</a></li>
<li>ETH_DMAIER_RBUIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c349d0b4aa329d39fcfd10d59de7b26">stm32f4xx.h</a></li>
<li>ETH_DMAIER_RIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bce67fd8ee3363c1ab95b9f5324f745">stm32f4xx.h</a></li>
<li>ETH_DMAIER_ROIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3cdf8611ab9a0a7f4fc0e0090a33ba6">stm32f4xx.h</a></li>
<li>ETH_DMAIER_RPSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcfba49acf14e8a0194e1fef8b1837f7">stm32f4xx.h</a></li>
<li>ETH_DMAIER_RWTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa28e115ada97b2e6d793f9d542f93e35">stm32f4xx.h</a></li>
<li>ETH_DMAIER_TBUIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9c473407d77a379d7032147b59">stm32f4xx.h</a></li>
<li>ETH_DMAIER_TIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a19f069ddf349de788130cefdbc4149">stm32f4xx.h</a></li>
<li>ETH_DMAIER_TJTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9cd48115f0b32941ee3087e9c60ec9">stm32f4xx.h</a></li>
<li>ETH_DMAIER_TPSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d4b2c3e0d50326adf0e8b3955aa9972">stm32f4xx.h</a></li>
<li>ETH_DMAIER_TUIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a59aa3adff595051bdda2da948ec71">stm32f4xx.h</a></li>
<li>ETH_DMAMFBOCR_MFA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9595307f4b9d38f6e0991fa54c4bae8f">stm32f4xx.h</a></li>
<li>ETH_DMAMFBOCR_MFC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81aa193a52d5b3757a008b84eb0c6182">stm32f4xx.h</a></li>
<li>ETH_DMAMFBOCR_OFOC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3793f0a194ff3a19a1559824a821fe61">stm32f4xx.h</a></li>
<li>ETH_DMAMFBOCR_OMFC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffc962868d2b5ed265e7bffd6881aab">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_DFRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61cfaa51bb7973e7e3c4fd6d549c88b2">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_DTCEFD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade93bfc37c0b1fc371b2fa1278ee7dfd">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_FEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff2d7be55ac4e29a18d8490012d8d8f">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_FTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ba6031456a00e99638005b7af823a49">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_FUGF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7fb0b48ffa17fb3c37e730e63790b95">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_OSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a9e1270eefa558420deba526b7cd2c2">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7132ff722841d431f9c6d3fc7e0c8912">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00653932f863ff8c73752e4dea63283d">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RTC_128Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7099f07f7c61fdc118cebe38db796e9">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RTC_32Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4f5e1950abb65d6ed23e30994b7a26">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RTC_64Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29ec3c609bf796437bb50879be53974e">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_RTC_96Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73706fb0cf9a03909a55e3bcd19c75c">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_SR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf08aaa0c916bb56d2e4e71fdf0f034da">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f15d70215b151c4c151b7b8475939ce">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600b35b875335358746524e5f6760613">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8af2f55493df254efed28cad7fb72651">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_128Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0af7e5f2074a30e33e4845b1c72155">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_16Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21df36ca8ecb3c2d016cd4c683aded">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_192Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a29aa54f61418b0086bef0d8c9a4868">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_24Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e990a61fd2ca6d1f5d9e0fddfc1a76">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_256Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d703eb56388097660839c0dbb2dcf4">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_32Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e74522b40a38dbc62dca1cc87f7b13f">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_40Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6cd2f59e4f784ef22ca7873bcafe6">stm32f4xx.h</a></li>
<li>ETH_DMAOMR_TTC_64Bytes&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca0372554b5b8c2b816071ced929b30f">stm32f4xx.h</a></li>
<li>ETH_DMARDLAR_SRL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e60ae1c7b80cf199c372b5e701b46e">stm32f4xx.h</a></li>
<li>ETH_DMARPDR_RPD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83f1c5a5628c6e7dcd853e511eac49e8">stm32f4xx.h</a></li>
<li>ETH_DMASR_AIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb15b33a997bec75b9c8750231ee411">stm32f4xx.h</a></li>
<li>ETH_DMASR_EBS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga098b5395babfd8474a75a5a2034c94f2">stm32f4xx.h</a></li>
<li>ETH_DMASR_EBS_DataTransfTx&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd56804ed872078d962ef5f01dc295e1">stm32f4xx.h</a></li>
<li>ETH_DMASR_EBS_DescAccess&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e1dfda0e23a1ae10c0c05c405e5c73">stm32f4xx.h</a></li>
<li>ETH_DMASR_EBS_ReadTransf&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315c68184fd0f0e510539dc8cd986393">stm32f4xx.h</a></li>
<li>ETH_DMASR_ERS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga899d94d62f011fc56aa5814e528055f7">stm32f4xx.h</a></li>
<li>ETH_DMASR_ETS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb828d827c627f704a53dc486cec821c">stm32f4xx.h</a></li>
<li>ETH_DMASR_FBES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c0a99d8d2ff948096d06b6dfdab9c">stm32f4xx.h</a></li>
<li>ETH_DMASR_MMCS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6207fe0c8383456188e9bb1e2fb9fe">stm32f4xx.h</a></li>
<li>ETH_DMASR_NIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8585a6af3197e49831882373410d94c">stm32f4xx.h</a></li>
<li>ETH_DMASR_PMTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4792ff5cd86cdea1edf34ea90448b34a">stm32f4xx.h</a></li>
<li>ETH_DMASR_RBUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5569311c70d6ededf186d9a8af19d884">stm32f4xx.h</a></li>
<li>ETH_DMASR_ROS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c2f1e3cb729230b1099026b6a53b867">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae773175991a44530bcd26057a7b3819e">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Closing&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0976a4ba0b8dcbe42fdef38a8589fda8">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Fetching&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92a04f8a6f4c047967d38e4fd3f4bbb9">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Queuing&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6aaf0193e4f15e2937cb18586567e43">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Stopped&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a2dfc943902722a1bce1d0a24125e45">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Suspended&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e1406af058b582a7f60f8415edde15">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPS_Waiting&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5440bd06e487e3ca5d64afebc8b48bac">stm32f4xx.h</a></li>
<li>ETH_DMASR_RPSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70de31c814e36b7bb2b752e7b62bf840">stm32f4xx.h</a></li>
<li>ETH_DMASR_RS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f33df77007eab0110e1ffef365a2df">stm32f4xx.h</a></li>
<li>ETH_DMASR_RWTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ce8d0c087f96b2b5c3e1db45cd1ecf5">stm32f4xx.h</a></li>
<li>ETH_DMASR_TBUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26668ea80a2d794d72c0a441aa73d0d7">stm32f4xx.h</a></li>
<li>ETH_DMASR_TJTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c543637a7e9669b8bdb12265b5ff448">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga806073adcecb9139b1c1d7ed35a4f37c">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Closing&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6e95d2a805ec4d8e50de467825c86e0">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Fetching&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd9af883f17d4bbbdde6866ecf67afe2">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Reading&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72af54920faf4b54e760c3784dccaf65">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Stopped&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c0d4830c8196127e9b26178b23b6f3e">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Suspended&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80b3558db79b5903dd3966ceed7bb1e8">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPS_Waiting&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga351ab7003c342ab1b43f9fd158fdc00d">stm32f4xx.h</a></li>
<li>ETH_DMASR_TPSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad48c871e98a7794ce6cd8294baee114a">stm32f4xx.h</a></li>
<li>ETH_DMASR_TS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa47191609cba66df647cb7e8e10974">stm32f4xx.h</a></li>
<li>ETH_DMASR_TSTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55027d33ea49f5498f5c9a0dab629d7">stm32f4xx.h</a></li>
<li>ETH_DMASR_TUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2597865c464586829cec4f8d26fb1f1">stm32f4xx.h</a></li>
<li>ETH_DMATDLAR_STL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9f12964bc4e019afface14df2dc87c">stm32f4xx.h</a></li>
<li>ETH_DMATPDR_TPD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef2d9dbefaa6940adf6422092fae2da6">stm32f4xx.h</a></li>
<li>ETH_MAC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga3cf7005808feb61bff1fee01e50a711a">stm32f4xx.h</a></li>
<li>ETH_MACA0HR_MACA0H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142dbcbb7da81e8549dde3c239ed8251">stm32f4xx.h</a></li>
<li>ETH_MACA0LR_MACA0L&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ed9dbd9711ee9c19f40c73d8f33be3">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_AE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f88c5ead1109f1e0abac07bcb2e44ea">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MACA1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddd4d059d3d4734c2528ef12cadbd769">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf2fe1242cce62c3fe1cc49ce513b6a">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_HBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e731440906539ecb1c52a84df889c5">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_HBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ebf87cc6584613fea5a49a382b2d67">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_LBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3520a54e7e68617539b51885b7bb918">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_LBits23_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3767ea17fd333409e63262ab5f6878">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_LBits31_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa211fa742d34dd8e8d2ca2ea5e865a">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_MBC_LBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3894de2dc133fd5e03e4d4817852adfd">stm32f4xx.h</a></li>
<li>ETH_MACA1HR_SA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3840a96465b73115d34360abf3704c5">stm32f4xx.h</a></li>
<li>ETH_MACA1LR_MACA1L&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacce742aa0eabc2a8b23ba4f79f18409a">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_AE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5713abb4f70f5514d2d44c44ea17254e">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MACA2H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c73a460038c40e28b27fe0cfcd17cef">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga270c0bb939fd71e02a8d221caada1071">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_HBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656070d9cc36501e927908e2f3903332">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_HBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga322aa03bccdcb0b2e85119629e95be57">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_LBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394acdc62df68dadb1190d4f83f6dbaa">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_LBits23_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc71bd0499aaa5a76247a6bd6e5e79a">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_LBits31_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9519b002d1e0c04b1d5989bf410d24cb">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_MBC_LBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa87b47b25381694fdcc397cc63ea8810">stm32f4xx.h</a></li>
<li>ETH_MACA2HR_SA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3f0a2b08321c5441a87b385bfe0c41">stm32f4xx.h</a></li>
<li>ETH_MACA2LR_MACA2L&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757e0ceef1c6d529f28c7875ff3e88e7">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_AE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3bb6d5c1237b2c573f22876a62dcaa9">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MACA3H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b5d9faa67c4cc6d1c42ec26ad99d57b">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ec855ed04aea21b400ae947b54a353">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_HBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga019fe5bc7d94ee1ee4a605e06e777bb5">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_HBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33587cdbe844563e853e3815b63c7c47">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_LBits15_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4744ba01934291f07b1b132b82cb1bd4">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_LBits23_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b47f3fddf3dcd39b3af7785c1e5cced">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_LBits31_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae147613a45eb3d13b84b66158217bb89">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_MBC_LBits7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60f2f1ab81a02837ed96e5f92fe96181">stm32f4xx.h</a></li>
<li>ETH_MACA3HR_SA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54c41346fd61170b413812a19fcac8db">stm32f4xx.h</a></li>
<li>ETH_MACA3LR_MACA3L&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa08b4ccde1b7251ba6317e744b09a95f">stm32f4xx.h</a></li>
<li>ETH_MACCR_APCS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b5d2fe7260609d8186a7005f925dc28">stm32f4xx.h</a></li>
<li>ETH_MACCR_BL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fab432a0d01c8c1786b3d48489c0f9">stm32f4xx.h</a></li>
<li>ETH_MACCR_BL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf4db303c5f5822875770938f7cfb7c5">stm32f4xx.h</a></li>
<li>ETH_MACCR_BL_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc0bcf13d6a51de76a67299ba40561f">stm32f4xx.h</a></li>
<li>ETH_MACCR_BL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5f35dc63a68792a4abfaf9d11a2feb">stm32f4xx.h</a></li>
<li>ETH_MACCR_BL_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga135a78ac267e35d598ed17aa776a1505">stm32f4xx.h</a></li>
<li>ETH_MACCR_CSD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad298d344663cc1213716b5981c61682c">stm32f4xx.h</a></li>
<li>ETH_MACCR_DC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90347f47e9623d4714e0631b1afbccc9">stm32f4xx.h</a></li>
<li>ETH_MACCR_DM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83e463b0497de6801773acd7984722b2">stm32f4xx.h</a></li>
<li>ETH_MACCR_FES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaa2d12a706f5c166e1ed620ec53177c">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989c71f66d1361519d2b0586f30b148f">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_40Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc414a4c1360538a9ccbea64009d581">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_48Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8984fcb3cf6fb85c26878d9341324d77">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_56Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebea1ff24623d7ba11f9eea98cd5466b">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_64Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75c191358878ffd90ad6a6af336b935b">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_72Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2e77bc6fa5effe78706bfda4a51d1e2">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_80Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56adc3166c71f29d2d30efc6ed3a4369">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_88Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf0f2ad0cd583f00dd2739cbb3dbdeea">stm32f4xx.h</a></li>
<li>ETH_MACCR_IFG_96Bit&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga004e9dab4a5e1ed4f165facca6fd80aa">stm32f4xx.h</a></li>
<li>ETH_MACCR_IPCO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd6f6975a04c0ded0e1a9e98035e802">stm32f4xx.h</a></li>
<li>ETH_MACCR_JD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef1243e257142caa99c086b07fa5d42">stm32f4xx.h</a></li>
<li>ETH_MACCR_LM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38ad823b7d50c85fc620a9a93d250d54">stm32f4xx.h</a></li>
<li>ETH_MACCR_RD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2771077782e2dcac94367e54353696e">stm32f4xx.h</a></li>
<li>ETH_MACCR_RE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77984e7a5202bdc300bccc9cc90fad3e">stm32f4xx.h</a></li>
<li>ETH_MACCR_ROD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f0065edda127d3f1fb6e88ca6f465b">stm32f4xx.h</a></li>
<li>ETH_MACCR_TE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87c3818396ef51cad8be1f4c68fff164">stm32f4xx.h</a></li>
<li>ETH_MACCR_WD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90fbae827b1368b83cd9b0d9c64cc8">stm32f4xx.h</a></li>
<li>ETH_MACFCR_FCBBPA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dccd98a15d90caf17bcaa6ae13d60a3">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PLT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa299b14f248991ea740c352c2e2ec1e5">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PLT_Minus144&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d71124fba7219f43938d8cc25ba4fad">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PLT_Minus256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf55b57c1a06e060afd934e7883a6ebca">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PLT_Minus28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga006139afdeadd79e8ead0233a202b3aa">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PLT_Minus4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23d3e1992eec79fe65413ab67d3a3850">stm32f4xx.h</a></li>
<li>ETH_MACFCR_PT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3bc8574eee69d1bf01d5ab91644bbc">stm32f4xx.h</a></li>
<li>ETH_MACFCR_RFCE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2eec52cb081cdba237e1195fe8c324b">stm32f4xx.h</a></li>
<li>ETH_MACFCR_TFCE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd88b7b637bef7a8022270ee02c64a">stm32f4xx.h</a></li>
<li>ETH_MACFCR_UPFD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50539e6dcdc828a70c91ab0cb0c1c27c">stm32f4xx.h</a></li>
<li>ETH_MACFCR_ZQPD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f51c72bc9733694ca11993cc384e1">stm32f4xx.h</a></li>
<li>ETH_MACFFR_BFD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fea3f3e6b264e362a84675e09f33cbd">stm32f4xx.h</a></li>
<li>ETH_MACFFR_DAIF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f50c885917d6df63e6250a530a9ce0c">stm32f4xx.h</a></li>
<li>ETH_MACFFR_HM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaab1e7a61949844d578d7580b9d2c143">stm32f4xx.h</a></li>
<li>ETH_MACFFR_HPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b902b5561e392e47ce5d66275902e29">stm32f4xx.h</a></li>
<li>ETH_MACFFR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d925e8aa55a6b07772f86abce601529">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PAM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafaa7da9e50e9ecf39bdc614c01bc22e">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25724ed070e5948cb5541d890d2af603">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PCF_BlockAll&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcec681af42037508574944fe68d6ff">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PCF_ForwardAll&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf694466716e26c52452e21ce2a76f2fe">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PCF_ForwardPassedAddrFilter&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e83e62d864be50e58455719d6df217">stm32f4xx.h</a></li>
<li>ETH_MACFFR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga168f5e4a3eb11474c65396d75c07e086">stm32f4xx.h</a></li>
<li>ETH_MACFFR_RA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7970ce2fd938029f0a58cf668a82a0fb">stm32f4xx.h</a></li>
<li>ETH_MACFFR_SAF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e710eda13cca42c8da46d5d37f34552">stm32f4xx.h</a></li>
<li>ETH_MACFFR_SAIF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa351de2818df9599ce6b3378ca31f87">stm32f4xx.h</a></li>
<li>ETH_MACHTHR_HTH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee61bc9033449996ae9f8f701b3bae23">stm32f4xx.h</a></li>
<li>ETH_MACHTLR_HTL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac90cb3090f29ee9e5e7d935e8a3f2340">stm32f4xx.h</a></li>
<li>ETH_MACIMR_PMTIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2cdb4ba6c97aba3e82e8192ebddcb5f">stm32f4xx.h</a></li>
<li>ETH_MACIMR_TSTIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f17c13903c30bc301c7897b93a16a24">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0747e464ca8bb685ee34d28eb2677c40">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR_Div102&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga372d485677cd2e3a995dab470abe66b8">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR_Div16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49474ccdc05637adbc870989373c6535">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR_Div26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a9da5dbeb77d96a729afc82d4f246d">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR_Div42&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc1c108e8e7faa35839b3f72b5570d7">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_CR_Div62&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0002142eea07988f854915782bd691c9">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_MB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3bd36fdbb97a3ec5b541997bf952aa">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_MR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ab5db007b55dca29e98ba3b31f7e66">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_MW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdb940b35822107a5959cdd1ab06482">stm32f4xx.h</a></li>
<li>ETH_MACMIIAR_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga712f44a77db4edfaf961e469153e34a4">stm32f4xx.h</a></li>
<li>ETH_MACMIIDR_MD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1226bcd1fc955b69191cd84c1ffe6e">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_GU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2d01faf67db27fb0b2cfeaf94242b4">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_MPE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81540e67436a755a7692b32a33871f63">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_MPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab855f00737fb7f828752e1353c3a1031">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab454be372dc141b6e515c4389cd18a12">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_WFE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga998f1f5665f94008e39dfabb489faf8e">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_WFFRPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa7046c581aa1b663c819352930cdd8">stm32f4xx.h</a></li>
<li>ETH_MACPMTCSR_WFR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga597abfcc1408cb51980fa7a594a6cf30">stm32f4xx.h</a></li>
<li>ETH_MACRWUFFR_D&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae49a607f4dc4ba71c695b3aa2fc0968">stm32f4xx.h</a></li>
<li>ETH_MACSR_MMCS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga764dd9b736867f6c5b590c7ca49017c2">stm32f4xx.h</a></li>
<li>ETH_MACSR_MMCTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f628abfb1f1076cd89ac76a373d48d6">stm32f4xx.h</a></li>
<li>ETH_MACSR_MMMCRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9faeaa8069b56260ffc8ed2daa06fcd">stm32f4xx.h</a></li>
<li>ETH_MACSR_PMTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee99dd08ad3581436f53b7f22452dcb9">stm32f4xx.h</a></li>
<li>ETH_MACSR_TSTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e4af1a52a19f5b2d8f3ce74dd5c85e">stm32f4xx.h</a></li>
<li>ETH_MACVLANTR_VLANTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd45480752cd22efecf0d7465bf49500">stm32f4xx.h</a></li>
<li>ETH_MACVLANTR_VLANTI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50874dc921fd523d84621a337aebc53d">stm32f4xx.h</a></li>
<li>ETH_MMC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4946f2b3b03f7998343ac1778fbcf725">stm32f4xx.h</a></li>
<li>ETH_MMCCR_CR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb520c80fc0b2f00304bb7f8f7c5d4e">stm32f4xx.h</a></li>
<li>ETH_MMCCR_CSR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948b685211ced94ef5d4b8d2c94df78a">stm32f4xx.h</a></li>
<li>ETH_MMCCR_MCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17ab5fbe6c5189b3f98095f9adb1eeeb">stm32f4xx.h</a></li>
<li>ETH_MMCCR_MCFHP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb309947d400951235c17953254fbf8">stm32f4xx.h</a></li>
<li>ETH_MMCCR_MCP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6eeda6ffcafe7d8ba531ccaa3abf90">stm32f4xx.h</a></li>
<li>ETH_MMCCR_ROR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga243ae6b3acbbd295be6f76a84657a48d">stm32f4xx.h</a></li>
<li>ETH_MMCRFAECR_RFAEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac52a70effea67d543da0842e323d2123">stm32f4xx.h</a></li>
<li>ETH_MMCRFCECR_RFCEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed4e2c7449a522ecbc811252ba1f12b">stm32f4xx.h</a></li>
<li>ETH_MMCRGUFCR_RGUFC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd42857738b46f748bc6a9109ab0f9e">stm32f4xx.h</a></li>
<li>ETH_MMCRIMR_RFAEM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c763ea4da19192ab30828971579400c">stm32f4xx.h</a></li>
<li>ETH_MMCRIMR_RFCEM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3eb72a19c5a4bd34a9ec2c624bd8a8c">stm32f4xx.h</a></li>
<li>ETH_MMCRIMR_RGUFM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga873a3b1c0a7756647be8455ea6bea8df">stm32f4xx.h</a></li>
<li>ETH_MMCRIR_RFAES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3859ff0eb6fff48fb98919fe72da15">stm32f4xx.h</a></li>
<li>ETH_MMCRIR_RFCES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac74e35d76820f3c2b0eb743f26023792">stm32f4xx.h</a></li>
<li>ETH_MMCRIR_RGUFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b78bde6602ca062513389b8bf43e17">stm32f4xx.h</a></li>
<li>ETH_MMCTGFCR_TGFC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68b659b400b12fd5c539e24bc115dff2">stm32f4xx.h</a></li>
<li>ETH_MMCTGFMSCCR_TGFMSCC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4a8b771ec947fe2b944108f72e64fbf">stm32f4xx.h</a></li>
<li>ETH_MMCTGFSCCR_TGFSCC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga784008b2facbc9cab1982e0382057d1c">stm32f4xx.h</a></li>
<li>ETH_MMCTIMR_TGFM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae67e69315d2e64d3f4c9b7e65aacf8be">stm32f4xx.h</a></li>
<li>ETH_MMCTIMR_TGFMSCM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20b6f12c07d34bcc014eaa31c6719486">stm32f4xx.h</a></li>
<li>ETH_MMCTIMR_TGFSCM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f41666a525c61be9c88f3d54632ce34">stm32f4xx.h</a></li>
<li>ETH_MMCTIR_TGFMSCS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga796d834a29d0fc6fdc1908ba6db487c3">stm32f4xx.h</a></li>
<li>ETH_MMCTIR_TGFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d5dcc69902946befc317ea5719a34c">stm32f4xx.h</a></li>
<li>ETH_MMCTIR_TGFSCS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe8e920b9e135d3e3ba61e0db758ff19">stm32f4xx.h</a></li>
<li>ETH_PTP_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaa0f60b922aeb7275c785cbaa8f94ecf0">stm32f4xx.h</a></li>
<li>ETH_PTPSSIR_STSSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab51d59cd679f65a179fe5e271b63a22c">stm32f4xx.h</a></li>
<li>ETH_PTPTSAR_TSA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab944b9f1ceff57bb31beb689a19537c4">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSARU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19406b465c944a3e465a8077cbfbf39e">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSCNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d47a61f30e11b514ef0840f3a0fb91">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1129b1d368bdef0c5c07d9acf8edd7">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSFCU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e58e22d5668ebf118f67df5eb13e834">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSITE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44670d6793da45549fb7ea38c3523783">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSSTI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad484f7a6e6df6b3f2131d3bfb3dba856">stm32f4xx.h</a></li>
<li>ETH_PTPTSCR_TSSTU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga589a3a200c3f68543f556432cdb98075">stm32f4xx.h</a></li>
<li>ETH_PTPTSHR_STS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4e066e9342e4f16955c1506d64b26d5">stm32f4xx.h</a></li>
<li>ETH_PTPTSHUR_TSUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga790cfc8e9a003b703e25d158e3490066">stm32f4xx.h</a></li>
<li>ETH_PTPTSLR_STPNS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db7e66364e5d2022b53561fc6fcbfc6">stm32f4xx.h</a></li>
<li>ETH_PTPTSLR_STSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56d984d62fb4bfdc0677734863135ade">stm32f4xx.h</a></li>
<li>ETH_PTPTSLUR_TSUPNS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03c675fcd71d14198665cb8c5956086">stm32f4xx.h</a></li>
<li>ETH_PTPTSLUR_TSUSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17fdf1f11b40e68b24a27eb2c60f50b1">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSPTPPSV2E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga335a3940df21b9ee09ba00c46e2b161a">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSARFE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b00141a354c03c06e49046cde7a7e5">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSEME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eaf5fc7cc8783ac1ca9ace803bb0160">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSIPV4FE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f42e1b4f3b0a00d0dce8d5bd59dee3">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSIPV6FE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga428ee209868452ee95f36fe45d0a4b4f">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSMRME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fc513069f3282a3eb0882aed3bbfd1">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa245035f820779346591bee91d96b473">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSPTPOEFE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69cfe467495afe0d32ec28b909b3eb9b">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSSSR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2037dd72baca0b1c16a560b8488d92c5">stm32f4xx.h</a></li>
<li>ETH_PTPTSSR_TSTTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga491e96ebf2d049900f049cead51f320a">stm32f4xx.h</a></li>
<li>ETH_PTPTTHR_TTSH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21db9a6b88a17aef32ccce70f017329e">stm32f4xx.h</a></li>
<li>ETH_PTPTTLR_TTSL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e7a9592215e36a8db010374f57d210">stm32f4xx.h</a></li>
<li>EXTI&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">stm32f4xx.h</a></li>
<li>EXTI_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">stm32f4xx.h</a></li>
<li>EXTI_EMR_MR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">stm32f4xx.h</a></li>
<li>EXTI_FTSR_TR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">stm32f4xx.h</a></li>
<li>EXTI_IMR_MR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">stm32f4xx.h</a></li>
<li>EXTI_PR_PR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">stm32f4xx.h</a></li>
<li>EXTI_PR_PR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">stm32f4xx.h</a></li>
<li>EXTI_PR_PR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">stm32f4xx.h</a></li>
<li>EXTI_PR_PR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">stm32f4xx.h</a></li>
<li>EXTI_PR_PR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">stm32f4xx.h</a></li>
<li>EXTI_PR_PR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">stm32f4xx.h</a></li>
<li>EXTI_PR_PR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">stm32f4xx.h</a></li>
<li>EXTI_PR_PR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">stm32f4xx.h</a></li>
<li>EXTI_PR_PR16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">stm32f4xx.h</a></li>
<li>EXTI_PR_PR17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">stm32f4xx.h</a></li>
<li>EXTI_PR_PR18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">stm32f4xx.h</a></li>
<li>EXTI_PR_PR19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">stm32f4xx.h</a></li>
<li>EXTI_PR_PR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">stm32f4xx.h</a></li>
<li>EXTI_PR_PR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">stm32f4xx.h</a></li>
<li>EXTI_PR_PR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">stm32f4xx.h</a></li>
<li>EXTI_PR_PR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">stm32f4xx.h</a></li>
<li>EXTI_PR_PR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">stm32f4xx.h</a></li>
<li>EXTI_PR_PR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">stm32f4xx.h</a></li>
<li>EXTI_PR_PR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">stm32f4xx.h</a></li>
<li>EXTI_PR_PR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">stm32f4xx.h</a></li>
<li>EXTI_RTSR_TR9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">stm32f4xx.h</a></li>
<li>EXTI_SWIER_SWIER9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">stm32f4xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Jun 5 2024 14:56:49 for Software Ontwikkeling by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
