# SPDIFRX interface and its registers

**Source**: Page 57, Chunk 237  
**Category**: SPDIFRX interface and its registers  
**Chunk Index**: 237

---

RM0433 Contents
52.4.1 Initialization phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2325
52.4.2 Handling of interrupts coming from SPDIFRX . . . . . . . . . . . . . . . . . . 2326
52.4.3 Handling of interrupts coming from DMA . . . . . . . . . . . . . . . . . . . . . . 2326
52.5 SPDIFRX interface registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2327
52.5.1 SPDIFRX control register (SPDIFRX_CR) . . . . . . . . . . . . . . . . . . . . 2327
52.5.2 SPDIFRX interrupt mask register (SPDIFRX_IMR) . . . . . . . . . . . . . . 2329
52.5.3 SPDIFRX status register (SPDIFRX_SR) . . . . . . . . . . . . . . . . . . . . . 2330
52.5.4 SPDIFRX interrupt flag clear register (SPDIFRX_IFCR) . . . . . . . . . . 2332
52.5.5 SPDIFRX data input register (SPDIFRX_FMT0_DR) . . . . . . . . . . . . 2333
52.5.6 SPDIFRX data input register (SPDIFRX_FMT1_DR) . . . . . . . . . . . . 2333
52.5.7 SPDIFRX data input register (SPDIFRX_FMT2_DR) . . . . . . . . . . . . 2334
52.5.8 SPDIFRX channel status register (SPDIFRX_CSR) . . . . . . . . . . . . . 2335
52.5.9 SPDIFRX debug information register (SPDIFRX_DIR) . . . . . . . . . . . 2335
52.5.10 SPDIFRX interface register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2336
53 Single wire protocol master interface (SWPMI) . . . . . . . . . . . . . . . . 2337

---

**AI Reasoning**: The content primarily discusses the SPDIFRX interface and its associated registers, which are features of the microcontroller. Grouping it under 'features' makes it easily discoverable for those looking for specific functionalities or components of the microcontroller.
