// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module rs_pipelined___rs_kernel3_aux_split_aux_28_inst_97 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_A_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_A_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_A_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_A_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_CACHE_VALUE  = 3,
    parameter C_M_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_B_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_B_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_B_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_B_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_CACHE_VALUE  = 3,
    parameter C_M_AXI_GMEM_C_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_C_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_C_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_C_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_CACHE_VALUE  = 3,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_A_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_B_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_GMEM_C_WSTRB_WIDTH  = 64
) (
    output wire A_PE_dummy_12_U0_ap_clk,
    output wire A_PE_dummy_12_U0_ap_continue_1,
    input wire  A_PE_dummy_12_U0_ap_done_1,
    output wire A_PE_dummy_12_U0_ap_rst,
    output wire A_PE_dummy_13_U0_ap_clk,
    output wire A_PE_dummy_13_U0_ap_continue_1,
    input wire  A_PE_dummy_13_U0_ap_done_1,
    output wire A_PE_dummy_13_U0_ap_rst,
    output wire A_PE_dummy_14_U0_ap_clk,
    output wire A_PE_dummy_14_U0_ap_continue_1,
    input wire  A_PE_dummy_14_U0_ap_done_1,
    output wire A_PE_dummy_14_U0_ap_rst,
    output wire A_PE_dummy_15_U0_ap_clk,
    output wire A_PE_dummy_15_U0_ap_continue_1,
    input wire  A_PE_dummy_15_U0_ap_done_1,
    output wire A_PE_dummy_15_U0_ap_rst,
    output wire A_PE_dummy_16_U0_ap_clk,
    output wire A_PE_dummy_16_U0_ap_continue_1,
    input wire  A_PE_dummy_16_U0_ap_done_1,
    output wire A_PE_dummy_16_U0_ap_rst,
    output wire A_PE_dummy_17_U0_ap_clk,
    output wire A_PE_dummy_17_U0_ap_continue_1,
    input wire  A_PE_dummy_17_U0_ap_done_1,
    output wire A_PE_dummy_17_U0_ap_rst,
    output wire A_PE_dummy_18_U0_ap_clk,
    output wire A_PE_dummy_18_U0_ap_continue_1,
    input wire  A_PE_dummy_18_U0_ap_done_1,
    output wire A_PE_dummy_18_U0_ap_rst,
    output wire A_PE_dummy_19_U0_ap_clk,
    output wire A_PE_dummy_19_U0_ap_continue_1,
    input wire  A_PE_dummy_19_U0_ap_done_1,
    output wire A_PE_dummy_19_U0_ap_rst,
    output wire A_PE_dummy_20_U0_ap_clk,
    output wire A_PE_dummy_20_U0_ap_continue_1,
    input wire  A_PE_dummy_20_U0_ap_done_1,
    output wire A_PE_dummy_20_U0_ap_rst,
    output wire A_PE_dummy_21_U0_ap_clk,
    output wire A_PE_dummy_21_U0_ap_continue_1,
    input wire  A_PE_dummy_21_U0_ap_done_1,
    output wire A_PE_dummy_21_U0_ap_rst,
    output wire A_PE_dummy_22_U0_ap_clk,
    output wire A_PE_dummy_22_U0_ap_continue_1,
    input wire  A_PE_dummy_22_U0_ap_done_1,
    output wire A_PE_dummy_22_U0_ap_rst,
    output wire A_PE_dummy_23_U0_ap_clk,
    output wire A_PE_dummy_23_U0_ap_continue_1,
    input wire  A_PE_dummy_23_U0_ap_done_1,
    output wire A_PE_dummy_23_U0_ap_rst,
    output wire A_PE_dummy_U0_ap_clk,
    output wire A_PE_dummy_U0_ap_continue_1,
    input wire  A_PE_dummy_U0_ap_done_1,
    output wire A_PE_dummy_U0_ap_rst,
    output wire B_PE_dummy_24_U0_ap_clk,
    output wire B_PE_dummy_24_U0_ap_continue_1,
    input wire  B_PE_dummy_24_U0_ap_done_1,
    output wire B_PE_dummy_24_U0_ap_rst,
    output wire B_PE_dummy_U0_ap_clk,
    output wire B_PE_dummy_U0_ap_continue_1,
    input wire  B_PE_dummy_U0_ap_done_1,
    output wire B_PE_dummy_U0_ap_rst,
    output wire C_drain_IO_L3_out_U0_ap_clk,
    output wire C_drain_IO_L3_out_U0_ap_continue_1,
    input wire  C_drain_IO_L3_out_U0_ap_done_1,
    output wire C_drain_IO_L3_out_U0_ap_rst,
    input wire  ap_clk,
    input wire  ap_rst_n,
    output wire control_s_axi_U_ACLK,
    output wire control_s_axi_U_ARESET,
    input wire  control_s_axi_U_ap_continue,
    output wire control_s_axi_U_ap_done
);

wire        rs_pipelined_A_PE_dummy_18_U0_ap_done_1;
wire        rs_pipelined_A_PE_dummy_19_U0_ap_done_1;
wire        rs_pipelined_A_PE_dummy_20_U0_ap_done_1;
wire        rs_pipelined_A_PE_dummy_21_U0_ap_done_1;
wire        rs_pipelined_A_PE_dummy_22_U0_ap_done_1;
wire        rs_pipelined_A_PE_dummy_23_U0_ap_done_1;
wire        rs_pipelined_B_PE_dummy_24_U0_ap_done_1;
wire        rs_pipelined_B_PE_dummy_U0_ap_done_1;
wire        rs_pipelined_C_drain_IO_L3_out_U0_ap_done_1;
wire        rs_pipelined_ap_rst_n;
wire        rs_pipelined_control_s_axi_U_ap_continue;


__rs_kernel3_aux_split_aux_28 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) _ /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_12_U0_ap_clk            (A_PE_dummy_12_U0_ap_clk),
    .A_PE_dummy_12_U0_ap_continue_1     (A_PE_dummy_12_U0_ap_continue_1),
    .A_PE_dummy_12_U0_ap_done_1         (A_PE_dummy_12_U0_ap_done_1),
    .A_PE_dummy_12_U0_ap_rst            (A_PE_dummy_12_U0_ap_rst),
    .A_PE_dummy_13_U0_ap_clk            (A_PE_dummy_13_U0_ap_clk),
    .A_PE_dummy_13_U0_ap_continue_1     (A_PE_dummy_13_U0_ap_continue_1),
    .A_PE_dummy_13_U0_ap_done_1         (A_PE_dummy_13_U0_ap_done_1),
    .A_PE_dummy_13_U0_ap_rst            (A_PE_dummy_13_U0_ap_rst),
    .A_PE_dummy_14_U0_ap_clk            (A_PE_dummy_14_U0_ap_clk),
    .A_PE_dummy_14_U0_ap_continue_1     (A_PE_dummy_14_U0_ap_continue_1),
    .A_PE_dummy_14_U0_ap_done_1         (A_PE_dummy_14_U0_ap_done_1),
    .A_PE_dummy_14_U0_ap_rst            (A_PE_dummy_14_U0_ap_rst),
    .A_PE_dummy_15_U0_ap_clk            (A_PE_dummy_15_U0_ap_clk),
    .A_PE_dummy_15_U0_ap_continue_1     (A_PE_dummy_15_U0_ap_continue_1),
    .A_PE_dummy_15_U0_ap_done_1         (A_PE_dummy_15_U0_ap_done_1),
    .A_PE_dummy_15_U0_ap_rst            (A_PE_dummy_15_U0_ap_rst),
    .A_PE_dummy_16_U0_ap_clk            (A_PE_dummy_16_U0_ap_clk),
    .A_PE_dummy_16_U0_ap_continue_1     (A_PE_dummy_16_U0_ap_continue_1),
    .A_PE_dummy_16_U0_ap_done_1         (A_PE_dummy_16_U0_ap_done_1),
    .A_PE_dummy_16_U0_ap_rst            (A_PE_dummy_16_U0_ap_rst),
    .A_PE_dummy_17_U0_ap_clk            (A_PE_dummy_17_U0_ap_clk),
    .A_PE_dummy_17_U0_ap_continue_1     (A_PE_dummy_17_U0_ap_continue_1),
    .A_PE_dummy_17_U0_ap_done_1         (A_PE_dummy_17_U0_ap_done_1),
    .A_PE_dummy_17_U0_ap_rst            (A_PE_dummy_17_U0_ap_rst),
    .A_PE_dummy_18_U0_ap_clk            (A_PE_dummy_18_U0_ap_clk),
    .A_PE_dummy_18_U0_ap_continue_1     (A_PE_dummy_18_U0_ap_continue_1),
    .A_PE_dummy_18_U0_ap_done_1         (rs_pipelined_A_PE_dummy_18_U0_ap_done_1),
    .A_PE_dummy_18_U0_ap_rst            (A_PE_dummy_18_U0_ap_rst),
    .A_PE_dummy_19_U0_ap_clk            (A_PE_dummy_19_U0_ap_clk),
    .A_PE_dummy_19_U0_ap_continue_1     (A_PE_dummy_19_U0_ap_continue_1),
    .A_PE_dummy_19_U0_ap_done_1         (rs_pipelined_A_PE_dummy_19_U0_ap_done_1),
    .A_PE_dummy_19_U0_ap_rst            (A_PE_dummy_19_U0_ap_rst),
    .A_PE_dummy_20_U0_ap_clk            (A_PE_dummy_20_U0_ap_clk),
    .A_PE_dummy_20_U0_ap_continue_1     (A_PE_dummy_20_U0_ap_continue_1),
    .A_PE_dummy_20_U0_ap_done_1         (rs_pipelined_A_PE_dummy_20_U0_ap_done_1),
    .A_PE_dummy_20_U0_ap_rst            (A_PE_dummy_20_U0_ap_rst),
    .A_PE_dummy_21_U0_ap_clk            (A_PE_dummy_21_U0_ap_clk),
    .A_PE_dummy_21_U0_ap_continue_1     (A_PE_dummy_21_U0_ap_continue_1),
    .A_PE_dummy_21_U0_ap_done_1         (rs_pipelined_A_PE_dummy_21_U0_ap_done_1),
    .A_PE_dummy_21_U0_ap_rst            (A_PE_dummy_21_U0_ap_rst),
    .A_PE_dummy_22_U0_ap_clk            (A_PE_dummy_22_U0_ap_clk),
    .A_PE_dummy_22_U0_ap_continue_1     (A_PE_dummy_22_U0_ap_continue_1),
    .A_PE_dummy_22_U0_ap_done_1         (rs_pipelined_A_PE_dummy_22_U0_ap_done_1),
    .A_PE_dummy_22_U0_ap_rst            (A_PE_dummy_22_U0_ap_rst),
    .A_PE_dummy_23_U0_ap_clk            (A_PE_dummy_23_U0_ap_clk),
    .A_PE_dummy_23_U0_ap_continue_1     (A_PE_dummy_23_U0_ap_continue_1),
    .A_PE_dummy_23_U0_ap_done_1         (rs_pipelined_A_PE_dummy_23_U0_ap_done_1),
    .A_PE_dummy_23_U0_ap_rst            (A_PE_dummy_23_U0_ap_rst),
    .A_PE_dummy_U0_ap_clk               (A_PE_dummy_U0_ap_clk),
    .A_PE_dummy_U0_ap_continue_1        (A_PE_dummy_U0_ap_continue_1),
    .A_PE_dummy_U0_ap_done_1            (A_PE_dummy_U0_ap_done_1),
    .A_PE_dummy_U0_ap_rst               (A_PE_dummy_U0_ap_rst),
    .B_PE_dummy_24_U0_ap_clk            (B_PE_dummy_24_U0_ap_clk),
    .B_PE_dummy_24_U0_ap_continue_1     (B_PE_dummy_24_U0_ap_continue_1),
    .B_PE_dummy_24_U0_ap_done_1         (rs_pipelined_B_PE_dummy_24_U0_ap_done_1),
    .B_PE_dummy_24_U0_ap_rst            (B_PE_dummy_24_U0_ap_rst),
    .B_PE_dummy_U0_ap_clk               (B_PE_dummy_U0_ap_clk),
    .B_PE_dummy_U0_ap_continue_1        (B_PE_dummy_U0_ap_continue_1),
    .B_PE_dummy_U0_ap_done_1            (rs_pipelined_B_PE_dummy_U0_ap_done_1),
    .B_PE_dummy_U0_ap_rst               (B_PE_dummy_U0_ap_rst),
    .C_drain_IO_L3_out_U0_ap_clk        (C_drain_IO_L3_out_U0_ap_clk),
    .C_drain_IO_L3_out_U0_ap_continue_1 (C_drain_IO_L3_out_U0_ap_continue_1),
    .C_drain_IO_L3_out_U0_ap_done_1     (rs_pipelined_C_drain_IO_L3_out_U0_ap_done_1),
    .C_drain_IO_L3_out_U0_ap_rst        (C_drain_IO_L3_out_U0_ap_rst),
    .ap_clk                             (ap_clk),
    .ap_rst_n                           (rs_pipelined_ap_rst_n),
    .control_s_axi_U_ACLK               (control_s_axi_U_ACLK),
    .control_s_axi_U_ARESET             (control_s_axi_U_ARESET),
    .control_s_axi_U_ap_continue        (rs_pipelined_control_s_axi_U_ap_continue),
    .control_s_axi_U_ap_done            (control_s_axi_U_ap_done)
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_18_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_18_U0_ap_clk),
    .if_din  ({ A_PE_dummy_18_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_18_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_19_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_19_U0_ap_clk),
    .if_din  ({ A_PE_dummy_19_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_19_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_20_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_20_U0_ap_clk),
    .if_din  ({ A_PE_dummy_20_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_20_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_21_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_21_U0_ap_clk),
    .if_din  ({ A_PE_dummy_21_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_21_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_22_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_22_U0_ap_clk),
    .if_din  ({ A_PE_dummy_22_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_22_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_A_PE_dummy_23_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (A_PE_dummy_23_U0_ap_clk),
    .if_din  ({ A_PE_dummy_23_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_A_PE_dummy_23_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_B_PE_dummy_24_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (B_PE_dummy_24_U0_ap_clk),
    .if_din  ({ B_PE_dummy_24_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_B_PE_dummy_24_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_B_PE_dummy_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (B_PE_dummy_U0_ap_clk),
    .if_din  ({ B_PE_dummy_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_B_PE_dummy_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_C_drain_IO_L3_out_U0_ap_done_1 /**   Generated by RapidStream   **/ (
    .clk     (C_drain_IO_L3_out_U0_ap_clk),
    .if_din  ({ C_drain_IO_L3_out_U0_ap_done_1 }),
    .if_dout ({ rs_pipelined_C_drain_IO_L3_out_U0_ap_done_1 })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_ap_rst_n /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ rs_pipelined_ap_rst_n })
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (0),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_6_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_7_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_8_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_control_s_axi_U_ap_continue /**   Generated by RapidStream   **/ (
    .clk     (control_s_axi_U_ACLK),
    .if_din  ({ control_s_axi_U_ap_continue }),
    .if_dout ({ rs_pipelined_control_s_axi_U_ap_continue })
);

endmodule  // rs_pipelined___rs_kernel3_aux_split_aux_28_inst_97
