{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505713720325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713720327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:48:39 2017 " "Processing started: Mon Sep 18 13:48:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713720327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505713720327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505713720327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505713721648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721967 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2c_slave_op i2c_slave_op.v(14) " "Verilog Module Declaration warning at i2c_slave_op.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2c_slave_op\"" {  } { { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713721967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op " "Found entity 1: i2c_slave_op" {  } { { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER.v(164) " "Verilog HDL warning at I2C_MASTER.v(164): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713721977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER " "Found entity 1: I2C_MASTER" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_wr.v(34) " "Verilog HDL warning at I2C_wr.v(34): extended using \"x\" or \"z\"" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713721987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr " "Found entity 1: I2C_wr" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713721996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713721996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713722015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713722016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713722016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(157) " "Verilog HDL Implicit Net warning at top.v(157): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713722017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(159) " "Verilog HDL Implicit Net warning at top.v(159): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713722017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(160) " "Verilog HDL Implicit Net warning at top.v(160): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713722017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(163) " "Verilog HDL Implicit Net warning at top.v(163): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713722018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505713722211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505713722211 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(192) " "Verilog HDL Case Statement information at top.v(192): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 192 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1505713722211 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(239) " "Verilog HDL assignment warning at top.v(239): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722211 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:i2c_slave_instance " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:i2c_slave_instance\"" {  } { { "top.v" "i2c_slave_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst " "Elaborating entity \"i2c_slave_op\" for hierarchy \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\"" {  } { { "i2c_slave.v" "i2c_slave_op_inst" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER I2C_MASTER:I2C_MASTER_instance " "Elaborating entity \"I2C_MASTER\" for hierarchy \"I2C_MASTER:I2C_MASTER_instance\"" {  } { { "top.v" "I2C_MASTER_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722231 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722231 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722241 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722242 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722243 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722243 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722243 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722244 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722245 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722246 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722247 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722248 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722249 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722250 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722251 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722252 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722253 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722254 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722255 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722256 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722257 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722258 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722259 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722260 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722261 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722262 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722263 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722264 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722265 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722266 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722267 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722268 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722269 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722270 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722270 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance " "Elaborating entity \"I2C_wr\" for hierarchy \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\"" {  } { { "I2C_MASTER.v" "I2C_wr_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722283 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722283 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722283 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722283 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722283 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722284 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722285 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722285 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722285 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713722285 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713722291 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505713722293 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1505713724038 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi " "Converted the fan-out from the tri-state buffer \"scl_slv\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi\" into an OR gate" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave:i2c_slave_instance\|sda_in i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi " "Converted the fan-out from the tri-state buffer \"i2c_slave:i2c_slave_instance\|sda_in\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi\" into an OR gate" {  } { { "i2c_slave.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724167 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1505713724167 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[7\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[7\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[6\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[6\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[5\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[5\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[4\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[4\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[3\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[3\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[2\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[2\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[1\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[1\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[0\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[0\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713724175 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1505713724175 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 113 -1 0 } } { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 176 -1 0 } } { "uart_rx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1505713725302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1505713726367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1505713726457 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1505713726457 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1505713726457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "564 " "Implemented 564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1505713726457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1505713726457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.map.smsg " "Generated suppressed messages file C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1505713727213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713727277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:48:47 2017 " "Processing ended: Mon Sep 18 13:48:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713727277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713727277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713727277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505713727277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505713731855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713731858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:48:49 2017 " "Processing started: Mon Sep 18 13:48:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713731858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1505713731858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1505713731859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1505713732367 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1505713732367 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1505713732377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1505713732541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1505713732547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505713732669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505713732669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1505713732921 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1505713732952 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1505713733385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1505713733385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1505713733385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1505713733385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1505713733385 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1505713733385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1505713733548 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1505713733550 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1505713733660 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1505713733660 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " "   1.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk " "   1.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg " "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     rs232_rx " "   1.000     rs232_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_rx_reg " "   1.000 speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505713733660 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1505713733660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1505713733697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1505713733697 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1505713733737 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1505713733789 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "I2C_MASTER:I2C_MASTER_instance\|scl_clk Global clock " "Automatically promoted some destinations of signal \"I2C_MASTER:I2C_MASTER_instance\|scl_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER:I2C_MASTER_instance\|scl_clk " "Destination \"I2C_MASTER:I2C_MASTER_instance\|scl_clk\" may be non-global or may not use global clock" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1505713733789 ""}  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 23 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1505713733789 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_rx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_rx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1505713733789 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack Global clock " "Automatically promoted some destinations of signal \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~2 " "Destination \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~2\" may be non-global or may not use global clock" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 113 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1505713733789 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~4 " "Destination \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~4\" may be non-global or may not use global clock" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 113 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1505713733789 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~5 " "Destination \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|Selector77~5\" may be non-global or may not use global clock" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 113 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1505713733789 ""}  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1505713733789 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1505713733789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1505713733861 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1505713733969 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1505713734127 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1505713734134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1505713734135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1505713734136 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505713734197 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1505713734227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1505713734479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505713735898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1505713735908 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1505713738460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505713738460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1505713738571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1505713739410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1505713739410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505713740754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1505713740754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1505713740814 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505713740815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.fit.smsg " "Generated suppressed messages file C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1505713741088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713741190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:49:01 2017 " "Processing ended: Mon Sep 18 13:49:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713741190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713741190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713741190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1505713741190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1505713744494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713744494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:49:04 2017 " "Processing started: Mon Sep 18 13:49:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713744494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1505713744494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1505713744494 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1505713745512 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1505713745532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713745784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:49:05 2017 " "Processing ended: Mon Sep 18 13:49:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713745784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713745784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713745784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1505713745784 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1505713746786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1505713749992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713749999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:49:08 2017 " "Processing started: Mon Sep 18 13:49:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713749999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505713749999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505713750000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1505713750616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505713751020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1505713751096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1505713751097 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1505713751216 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1505713752234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1505713752384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1505713752384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg " "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232_rx rs232_rx " "create_clock -period 1.000 -name rs232_rx rs232_rx" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance\|scl_clk I2C_MASTER:I2C_MASTER_instance\|scl_clk " "create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance\|scl_clk I2C_MASTER:I2C_MASTER_instance\|scl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " "create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752394 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1505713752404 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1505713752434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1505713752444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.950 " "Worst-case setup slack is -11.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.950            -636.773 I2C_MASTER:I2C_MASTER_instance\|scl_clk  " "  -11.950            -636.773 I2C_MASTER:I2C_MASTER_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.560           -1081.733 clk  " "   -7.560           -1081.733 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.368             -78.183 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack  " "   -6.368             -78.183 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.314             -91.005 speed_select:speed_select\|buad_clk_rx_reg  " "   -5.314             -91.005 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266              -1.266 my_uart_rx:my_uart_rx\|rx_enable_reg  " "   -1.266              -1.266 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505713752454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.132 " "Worst-case hold slack is -2.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132              -2.132 clk  " "   -2.132              -2.132 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523             -12.184 speed_select:speed_select\|buad_clk_rx_reg  " "   -1.523             -12.184 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089              -1.089 I2C_MASTER:I2C_MASTER_instance\|scl_clk  " "   -1.089              -1.089 I2C_MASTER:I2C_MASTER_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack  " "    1.429               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.712               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    1.712               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.609 " "Worst-case recovery slack is -4.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.609              -4.609 rs232_rx  " "   -4.609              -4.609 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.503            -441.695 clk  " "   -4.503            -441.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318            -191.782 I2C_MASTER:I2C_MASTER_instance\|scl_clk  " "   -4.318            -191.782 I2C_MASTER:I2C_MASTER_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -23.847 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack  " "   -3.505             -23.847 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.407               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    2.407               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505713752464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.461 " "Worst-case removal slack is -2.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461              -2.461 speed_select:speed_select\|buad_clk_rx_reg  " "   -2.461              -2.461 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.981               0.000 clk  " "    2.981               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.352               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack  " "    3.352               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.826               0.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk  " "    3.826               0.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.055               0.000 rs232_rx  " "    5.055               0.000 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505713752474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 rs232_rx  " "   -2.289              -2.289 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack  " "    0.234               0.000 I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk  " "    0.234               0.000 I2C_MASTER:I2C_MASTER_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505713752484 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1505713752864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1505713752914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1505713752924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713753084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:49:13 2017 " "Processing ended: Mon Sep 18 13:49:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713753084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713753084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713753084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505713753084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505713755894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713755894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:49:15 2017 " "Processing started: Mon Sep 18 13:49:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713755894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505713755894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505713755894 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "top.vo top_v.sdo C:/Users/b48516/Documents/My Received Files/ke0x_i2c/simulation/modelsim/ simulation " "Generated files \"top.vo\" and \"top_v.sdo\" in directory \"C:/Users/b48516/Documents/My Received Files/ke0x_i2c/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1505713756976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713757046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:49:17 2017 " "Processing ended: Mon Sep 18 13:49:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713757046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713757046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713757046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505713757046 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505713757736 ""}
