
Finger_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008930  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08008b08  08008b08  00018b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b5c  08008b5c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08008b5c  08008b5c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b5c  08008b5c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b5c  08008b5c  00018b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b60  08008b60  00018b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08008b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000758  20000030  08008b94  00020030  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000788  08008b94  00020788  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cefc  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d8f  00000000  00000000  0003cf5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001868  00000000  00000000  00040cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001690  00000000  00000000  00042558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b024  00000000  00000000  00043be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d224  00000000  00000000  0006ec0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001150da  00000000  00000000  0008be30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a0f0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006910  00000000  00000000  001a0f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000030 	.word	0x20000030
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008af0 	.word	0x08008af0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000034 	.word	0x20000034
 8000214:	08008af0 	.word	0x08008af0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08c      	sub	sp, #48	; 0x30
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000baa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2220      	movs	r2, #32
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f007 ff8f 	bl	8008ae0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bc2:	4b32      	ldr	r3, [pc, #200]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bc4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bc8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bca:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bcc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000bd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bd2:	4b2e      	ldr	r3, [pc, #184]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bd8:	4b2c      	ldr	r3, [pc, #176]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000bde:	4b2b      	ldr	r3, [pc, #172]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000be4:	4b29      	ldr	r3, [pc, #164]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bea:	4b28      	ldr	r3, [pc, #160]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bec:	2204      	movs	r2, #4
 8000bee:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bf0:	4b26      	ldr	r3, [pc, #152]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bf6:	4b25      	ldr	r3, [pc, #148]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000bfc:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c02:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c0a:	4b20      	ldr	r3, [pc, #128]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c10:	4b1e      	ldr	r3, [pc, #120]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c16:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c1e:	4b1b      	ldr	r3, [pc, #108]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c2c:	4817      	ldr	r0, [pc, #92]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c2e:	f003 f883 	bl	8003d38 <HAL_ADC_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000c38:	f001 fd5d 	bl	80026f6 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c44:	4619      	mov	r1, r3
 8000c46:	4811      	ldr	r0, [pc, #68]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c48:	f003 fe9e 	bl	8004988 <HAL_ADCEx_MultiModeConfigChannel>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c52:	f001 fd50 	bl	80026f6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <MX_ADC1_Init+0xec>)
 8000c58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c5a:	2306      	movs	r3, #6
 8000c5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c62:	237f      	movs	r3, #127	; 0x7f
 8000c64:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c66:	2304      	movs	r3, #4
 8000c68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000c74:	f003 fa22 	bl	80040bc <HAL_ADC_ConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c7e:	f001 fd3a 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3730      	adds	r7, #48	; 0x30
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	2000004c 	.word	0x2000004c
 8000c90:	14f00020 	.word	0x14f00020

08000c94 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08c      	sub	sp, #48	; 0x30
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2220      	movs	r2, #32
 8000caa:	2100      	movs	r1, #0
 8000cac:	4618      	mov	r0, r3
 8000cae:	f007 ff17 	bl	8008ae0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000cb2:	4b31      	ldr	r3, [pc, #196]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cb4:	4a31      	ldr	r2, [pc, #196]	; (8000d7c <MX_ADC3_Init+0xe8>)
 8000cb6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cb8:	4b2f      	ldr	r3, [pc, #188]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000cbe:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc0:	4b2d      	ldr	r3, [pc, #180]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cc6:	4b2c      	ldr	r3, [pc, #176]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8000ccc:	4b2a      	ldr	r3, [pc, #168]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cd2:	4b29      	ldr	r3, [pc, #164]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cd8:	4b27      	ldr	r3, [pc, #156]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000cde:	4b26      	ldr	r3, [pc, #152]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 8000cea:	4b23      	ldr	r3, [pc, #140]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000cf0:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cf8:	4b1f      	ldr	r3, [pc, #124]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cfe:	4b1e      	ldr	r3, [pc, #120]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000d04:	4b1c      	ldr	r3, [pc, #112]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8000d12:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000d1a:	4817      	ldr	r0, [pc, #92]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d1c:	f003 f80c 	bl	8003d38 <HAL_ADC_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8000d26:	f001 fce6 	bl	80026f6 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d32:	4619      	mov	r1, r3
 8000d34:	4810      	ldr	r0, [pc, #64]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d36:	f003 fe27 	bl	8004988 <HAL_ADCEx_MultiModeConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8000d40:	f001 fcd9 	bl	80026f6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <MX_ADC3_Init+0xec>)
 8000d46:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d48:	2306      	movs	r3, #6
 8000d4a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d50:	237f      	movs	r3, #127	; 0x7f
 8000d52:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d54:	2304      	movs	r3, #4
 8000d56:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4805      	ldr	r0, [pc, #20]	; (8000d78 <MX_ADC3_Init+0xe4>)
 8000d62:	f003 f9ab 	bl	80040bc <HAL_ADC_ConfigChannel>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8000d6c:	f001 fcc3 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000d70:	bf00      	nop
 8000d72:	3730      	adds	r7, #48	; 0x30
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200000b8 	.word	0x200000b8
 8000d7c:	50000400 	.word	0x50000400
 8000d80:	14f00020 	.word	0x14f00020

08000d84 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b088      	sub	sp, #32
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	2220      	movs	r2, #32
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f007 fea5 	bl	8008ae0 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000d96:	4b32      	ldr	r3, [pc, #200]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000d98:	4a32      	ldr	r2, [pc, #200]	; (8000e64 <MX_ADC4_Init+0xe0>)
 8000d9a:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d9c:	4b30      	ldr	r3, [pc, #192]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000d9e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000da2:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000da4:	4b2e      	ldr	r3, [pc, #184]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8000db0:	4b2b      	ldr	r3, [pc, #172]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000db6:	4b2a      	ldr	r3, [pc, #168]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dbc:	4b28      	ldr	r3, [pc, #160]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000dc2:	4b27      	ldr	r3, [pc, #156]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000dc8:	4b25      	ldr	r3, [pc, #148]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8000dce:	4b24      	ldr	r3, [pc, #144]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000dd4:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ddc:	4b20      	ldr	r3, [pc, #128]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000de2:	4b1f      	ldr	r3, [pc, #124]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8000de8:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000dfe:	4818      	ldr	r0, [pc, #96]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000e00:	f002 ff9a 	bl	8003d38 <HAL_ADC_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_ADC4_Init+0x8a>
  {
    Error_Handler();
 8000e0a:	f001 fc74 	bl	80026f6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000e0e:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <MX_ADC4_Init+0xe4>)
 8000e10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e12:	2306      	movs	r3, #6
 8000e14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8000e16:	2303      	movs	r3, #3
 8000e18:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e1a:	237f      	movs	r3, #127	; 0x7f
 8000e1c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000e26:	463b      	mov	r3, r7
 8000e28:	4619      	mov	r1, r3
 8000e2a:	480d      	ldr	r0, [pc, #52]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000e2c:	f003 f946 	bl	80040bc <HAL_ADC_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC4_Init+0xb6>
  {
    Error_Handler();
 8000e36:	f001 fc5e 	bl	80026f6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <MX_ADC4_Init+0xe8>)
 8000e3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e3e:	230c      	movs	r3, #12
 8000e40:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000e42:	463b      	mov	r3, r7
 8000e44:	4619      	mov	r1, r3
 8000e46:	4806      	ldr	r0, [pc, #24]	; (8000e60 <MX_ADC4_Init+0xdc>)
 8000e48:	f003 f938 	bl	80040bc <HAL_ADC_ConfigChannel>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_ADC4_Init+0xd2>
  {
    Error_Handler();
 8000e52:	f001 fc50 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000124 	.word	0x20000124
 8000e64:	50000500 	.word	0x50000500
 8000e68:	14f00020 	.word	0x14f00020
 8000e6c:	cb840000 	.word	0xcb840000

08000e70 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b0a2      	sub	sp, #136	; 0x88
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e88:	f107 0320 	add.w	r3, r7, #32
 8000e8c:	2254      	movs	r2, #84	; 0x54
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4618      	mov	r0, r3
 8000e92:	f007 fe25 	bl	8008ae0 <memset>
  if(adcHandle->Instance==ADC1)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e9e:	d135      	bne.n	8000f0c <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000ea0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ea4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000ea6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000eaa:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eac:	f107 0320 	add.w	r3, r7, #32
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f005 fed3 	bl	8006c5c <HAL_RCCEx_PeriphCLKConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ebc:	f001 fc1b 	bl	80026f6 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ec0:	4b6d      	ldr	r3, [pc, #436]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec4:	4a6c      	ldr	r2, [pc, #432]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ec6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ecc:	4b6a      	ldr	r3, [pc, #424]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed8:	4b67      	ldr	r3, [pc, #412]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000eda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000edc:	4a66      	ldr	r2, [pc, #408]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee4:	4b64      	ldr	r3, [pc, #400]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	61bb      	str	r3, [r7, #24]
 8000eee:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ef0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ef4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f02:	4619      	mov	r1, r3
 8000f04:	485d      	ldr	r0, [pc, #372]	; (800107c <HAL_ADC_MspInit+0x20c>)
 8000f06:	f004 ff47 	bl	8005d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000f0a:	e0b1      	b.n	8001070 <HAL_ADC_MspInit+0x200>
  else if(adcHandle->Instance==ADC3)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a5b      	ldr	r2, [pc, #364]	; (8001080 <HAL_ADC_MspInit+0x210>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d13e      	bne.n	8000f94 <HAL_ADC_MspInit+0x124>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000f16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f1a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000f1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000f20:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f22:	f107 0320 	add.w	r3, r7, #32
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 fe98 	bl	8006c5c <HAL_RCCEx_PeriphCLKConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_ADC_MspInit+0xc6>
      Error_Handler();
 8000f32:	f001 fbe0 	bl	80026f6 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8000f36:	4b53      	ldr	r3, [pc, #332]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	4a51      	ldr	r2, [pc, #324]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000f3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8000f40:	4b50      	ldr	r3, [pc, #320]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d10b      	bne.n	8000f60 <HAL_ADC_MspInit+0xf0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8000f48:	4b4b      	ldr	r3, [pc, #300]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4c:	4a4a      	ldr	r2, [pc, #296]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f54:	4b48      	ldr	r3, [pc, #288]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f60:	4b45      	ldr	r3, [pc, #276]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f64:	4a44      	ldr	r2, [pc, #272]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f66:	f043 0302 	orr.w	r3, r3, #2
 8000f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6c:	4b42      	ldr	r3, [pc, #264]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f7c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	483b      	ldr	r0, [pc, #236]	; (800107c <HAL_ADC_MspInit+0x20c>)
 8000f8e:	f004 ff03 	bl	8005d98 <HAL_GPIO_Init>
}
 8000f92:	e06d      	b.n	8001070 <HAL_ADC_MspInit+0x200>
  else if(adcHandle->Instance==ADC4)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a3b      	ldr	r2, [pc, #236]	; (8001088 <HAL_ADC_MspInit+0x218>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d168      	bne.n	8001070 <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000f9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fa2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000fa4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000fa8:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000faa:	f107 0320 	add.w	r3, r7, #32
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f005 fe54 	bl	8006c5c <HAL_RCCEx_PeriphCLKConfig>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <HAL_ADC_MspInit+0x14e>
      Error_Handler();
 8000fba:	f001 fb9c 	bl	80026f6 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8000fbe:	4b31      	ldr	r3, [pc, #196]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	4a2f      	ldr	r2, [pc, #188]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000fc6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	; (8001084 <HAL_ADC_MspInit+0x214>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d10b      	bne.n	8000fe8 <HAL_ADC_MspInit+0x178>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd4:	4a28      	ldr	r2, [pc, #160]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000fd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe8:	4b23      	ldr	r3, [pc, #140]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fec:	4a22      	ldr	r2, [pc, #136]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000fee:	f043 0302 	orr.w	r3, r3, #2
 8000ff2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff4:	4b20      	ldr	r3, [pc, #128]	; (8001078 <HAL_ADC_MspInit+0x208>)
 8000ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001000:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001004:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001006:	2303      	movs	r3, #3
 8001008:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001012:	4619      	mov	r1, r3
 8001014:	4819      	ldr	r0, [pc, #100]	; (800107c <HAL_ADC_MspInit+0x20c>)
 8001016:	f004 febf 	bl	8005d98 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel1;
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <HAL_ADC_MspInit+0x21c>)
 800101c:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <HAL_ADC_MspInit+0x220>)
 800101e:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001022:	2226      	movs	r2, #38	; 0x26
 8001024:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001026:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800102c:	4b17      	ldr	r3, [pc, #92]	; (800108c <HAL_ADC_MspInit+0x21c>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <HAL_ADC_MspInit+0x21c>)
 800103a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800103e:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001042:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001046:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001048:	4b10      	ldr	r3, [pc, #64]	; (800108c <HAL_ADC_MspInit+0x21c>)
 800104a:	2220      	movs	r2, #32
 800104c:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800104e:	4b0f      	ldr	r3, [pc, #60]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001054:	480d      	ldr	r0, [pc, #52]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001056:	f003 fec9 	bl	8004dec <HAL_DMA_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_ADC_MspInit+0x1f4>
      Error_Handler();
 8001060:	f001 fb49 	bl	80026f6 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a09      	ldr	r2, [pc, #36]	; (800108c <HAL_ADC_MspInit+0x21c>)
 8001068:	655a      	str	r2, [r3, #84]	; 0x54
 800106a:	4a08      	ldr	r2, [pc, #32]	; (800108c <HAL_ADC_MspInit+0x21c>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001070:	bf00      	nop
 8001072:	3788      	adds	r7, #136	; 0x88
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400
 8001080:	50000400 	.word	0x50000400
 8001084:	200001f0 	.word	0x200001f0
 8001088:	50000500 	.word	0x50000500
 800108c:	20000190 	.word	0x20000190
 8001090:	40020008 	.word	0x40020008

08001094 <calibration>:
 *      Author: nir
 */
#include "calibration.h"

// Calibration function for motor control
void calibration(MAX22200_StatusReg* stat_reg, Motor* motors[]) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	; 0x38
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
    // Define and initialize counters and calibration variables
    uint32_t last_counter_value[3] = {0};
 800109e:	f107 0318 	add.w	r3, r7, #24
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
    uint32_t stable_start_time[3] = {0};
 80010aa:	f107 030c 	add.w	r3, r7, #12
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
    uint32_t current_time = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
    Calibration_State state = STATE_INIT;  // Start at the initial state
 80010ba:	2300      	movs	r3, #0
 80010bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    while (1) {
        switch (state) {
 80010c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d8fb      	bhi.n	80010c0 <calibration+0x2c>
 80010c8:	a201      	add	r2, pc, #4	; (adr r2, 80010d0 <calibration+0x3c>)
 80010ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ce:	bf00      	nop
 80010d0:	080010e1 	.word	0x080010e1
 80010d4:	080011f5 	.word	0x080011f5
 80010d8:	080012b1 	.word	0x080012b1
 80010dc:	080012c7 	.word	0x080012c7
            case STATE_INIT:
                // Initial configuration for all motors
                for (int i = 0; i < 3; ++i) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	633b      	str	r3, [r7, #48]	; 0x30
 80010e4:	e07b      	b.n	80011de <calibration+0x14a>
                    Motor_setDirection(i+1, SLEEP, stat_reg);
 80010e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010e8:	3301      	adds	r3, #1
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 fe92 	bl	8002e18 <Motor_setDirection>
                    Set_VDRnCDR(&motors[i]->cfg1_, 0);//Go to CDR mode Current Drive
 80010f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	330c      	adds	r3, #12
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f001 ff18 	bl	8002f38 <Set_VDRnCDR>
                    Set_VDRnCDR(&motors[i]->cfg2_, 0);//Go to CDR mode Current Drive
 8001108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	4413      	add	r3, r2
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	3310      	adds	r3, #16
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f001 ff0e 	bl	8002f38 <Set_VDRnCDR>
                    Set_HIT(&motors[i]->cfg1_, 100);
 800111c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	4413      	add	r3, r2
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	330c      	adds	r3, #12
 8001128:	2164      	movs	r1, #100	; 0x64
 800112a:	4618      	mov	r0, r3
 800112c:	f001 feea 	bl	8002f04 <Set_HIT>
                    Set_HIT(&motors[i]->cfg2_, 100);
 8001130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	4413      	add	r3, r2
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3310      	adds	r3, #16
 800113c:	2164      	movs	r1, #100	; 0x64
 800113e:	4618      	mov	r0, r3
 8001140:	f001 fee0 	bl	8002f04 <Set_HIT>
                    Set_HOLD(&motors[i]->cfg1_, 100);
 8001144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	330c      	adds	r3, #12
 8001150:	2164      	movs	r1, #100	; 0x64
 8001152:	4618      	mov	r0, r3
 8001154:	f001 febc 	bl	8002ed0 <Set_HOLD>
                    Set_HOLD(&motors[i]->cfg2_, 100);
 8001158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	683a      	ldr	r2, [r7, #0]
 800115e:	4413      	add	r3, r2
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	3310      	adds	r3, #16
 8001164:	2164      	movs	r1, #100	; 0x64
 8001166:	4618      	mov	r0, r3
 8001168:	f001 feb2 	bl	8002ed0 <Set_HOLD>
                    Motor_writeCfgRegister(&motors[i]->cfg1_, motors[i]->channel1_);
 800116c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	4413      	add	r3, r2
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f103 000c 	add.w	r0, r3, #12
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	4413      	add	r3, r2
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4619      	mov	r1, r3
 8001188:	f001 fdb0 	bl	8002cec <Motor_writeCfgRegister>
                    Motor_writeCfgRegister(&motors[i]->cfg2_, motors[i]->channel2_);
 800118c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	4413      	add	r3, r2
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f103 0010 	add.w	r0, r3, #16
 800119a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	4413      	add	r3, r2
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	4619      	mov	r1, r3
 80011a8:	f001 fda0 	bl	8002cec <Motor_writeCfgRegister>
                    Motor_setDirection(i+1, DOWN, stat_reg);
 80011ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ae:	3301      	adds	r3, #1
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f001 fe2f 	bl	8002e18 <Motor_setDirection>
                    last_counter_value[i] = counter[i];
 80011ba:	4a4e      	ldr	r2, [pc, #312]	; (80012f4 <calibration+0x260>)
 80011bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	3338      	adds	r3, #56	; 0x38
 80011c8:	443b      	add	r3, r7
 80011ca:	f843 2c20 	str.w	r2, [r3, #-32]
                    motor_stable[i] = 0;
 80011ce:	4a4a      	ldr	r2, [pc, #296]	; (80012f8 <calibration+0x264>)
 80011d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d2:	2100      	movs	r1, #0
 80011d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for (int i = 0; i < 3; ++i) {
 80011d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011da:	3301      	adds	r3, #1
 80011dc:	633b      	str	r3, [r7, #48]	; 0x30
 80011de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	dd80      	ble.n	80010e6 <calibration+0x52>
//                }
//                HAL_Delay(3000);
//               for (int i = 0; i < 3; ++i) {
//				   Motor_setDirection(i+1, DOWN, stat_reg);
//               }
			HAL_Delay(3000);
 80011e4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80011e8:	f002 fbaa 	bl	8003940 <HAL_Delay>
                state = STATE_CALIBRATION;  // Move to calibration state
 80011ec:	2301      	movs	r3, #1
 80011ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 80011f2:	e07a      	b.n	80012ea <calibration+0x256>

            case STATE_CALIBRATION:
                // Calibration process
                current_time = HAL_GetTick();
 80011f4:	f002 fb98 	bl	8003928 <HAL_GetTick>
 80011f8:	6278      	str	r0, [r7, #36]	; 0x24
                for (int i = 0; i < 3; ++i) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011fe:	e044      	b.n	800128a <calibration+0x1f6>
                    if (!motor_stable[i]) {
 8001200:	4a3d      	ldr	r2, [pc, #244]	; (80012f8 <calibration+0x264>)
 8001202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d13b      	bne.n	8001284 <calibration+0x1f0>
                        if (counter[i] != last_counter_value[i]) {
 800120c:	4a39      	ldr	r2, [pc, #228]	; (80012f4 <calibration+0x260>)
 800120e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	3338      	adds	r3, #56	; 0x38
 800121a:	443b      	add	r3, r7
 800121c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001220:	429a      	cmp	r2, r3
 8001222:	d011      	beq.n	8001248 <calibration+0x1b4>
                            // Counter value changed, update last value and start time
                            last_counter_value[i] = counter[i];
 8001224:	4a33      	ldr	r2, [pc, #204]	; (80012f4 <calibration+0x260>)
 8001226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800122c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	3338      	adds	r3, #56	; 0x38
 8001232:	443b      	add	r3, r7
 8001234:	f843 2c20 	str.w	r2, [r3, #-32]
                            stable_start_time[i] = current_time;
 8001238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	3338      	adds	r3, #56	; 0x38
 800123e:	443b      	add	r3, r7
 8001240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001242:	f843 2c2c 	str.w	r2, [r3, #-44]
 8001246:	e01d      	b.n	8001284 <calibration+0x1f0>
                        } else if ((current_time - stable_start_time[i]) >= 250) {
 8001248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	3338      	adds	r3, #56	; 0x38
 800124e:	443b      	add	r3, r7
 8001250:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2bf9      	cmp	r3, #249	; 0xf9
 800125a:	d913      	bls.n	8001284 <calibration+0x1f0>
                            // Counter has been stable for at least 1 seconds
                            counter_calibration[i] = counter[i];
 800125c:	4a25      	ldr	r2, [pc, #148]	; (80012f4 <calibration+0x260>)
 800125e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001260:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001264:	4925      	ldr	r1, [pc, #148]	; (80012fc <calibration+0x268>)
 8001266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                            motor_stable[i] = 1;
 800126c:	4a22      	ldr	r2, [pc, #136]	; (80012f8 <calibration+0x264>)
 800126e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001270:	2101      	movs	r1, #1
 8001272:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            Motor_setDirection(i+1, BREAK, stat_reg);
 8001276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001278:	3301      	adds	r3, #1
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	2103      	movs	r1, #3
 800127e:	4618      	mov	r0, r3
 8001280:	f001 fdca 	bl	8002e18 <Motor_setDirection>
                for (int i = 0; i < 3; ++i) {
 8001284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001286:	3301      	adds	r3, #1
 8001288:	62fb      	str	r3, [r7, #44]	; 0x2c
 800128a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800128c:	2b02      	cmp	r3, #2
 800128e:	ddb7      	ble.n	8001200 <calibration+0x16c>
                        }
                    }
                }
                // If all motors are stable(stopped), move to stability check state
                if (motor_stable[0] && motor_stable[1] && motor_stable[2]) {
 8001290:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <calibration+0x264>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d027      	beq.n	80012e8 <calibration+0x254>
 8001298:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <calibration+0x264>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d023      	beq.n	80012e8 <calibration+0x254>
 80012a0:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <calibration+0x264>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01f      	beq.n	80012e8 <calibration+0x254>
                    state = STATE_STABILITY_CHECK;
 80012a8:	2302      	movs	r3, #2
 80012aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                }
                break;
 80012ae:	e01b      	b.n	80012e8 <calibration+0x254>

            case STATE_STABILITY_CHECK:
                // Check the stability of each motor and finalize calibration if stable
                HAL_Delay(500);
 80012b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012b4:	f002 fb44 	bl	8003940 <HAL_Delay>
                calibrated = true;
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <calibration+0x26c>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
                state = STATE_BREAK;  // Move to break state
 80012be:	2303      	movs	r3, #3
 80012c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 80012c4:	e011      	b.n	80012ea <calibration+0x256>

            case STATE_BREAK:
                // Break state to stop all motors
                for (int i = 0; i < 3; ++i) {
 80012c6:	2300      	movs	r3, #0
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80012ca:	e009      	b.n	80012e0 <calibration+0x24c>
                    Motor_setDirection(i+1, BREAK, stat_reg);
 80012cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ce:	3301      	adds	r3, #1
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	2103      	movs	r1, #3
 80012d4:	4618      	mov	r0, r3
 80012d6:	f001 fd9f 	bl	8002e18 <Motor_setDirection>
                for (int i = 0; i < 3; ++i) {
 80012da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012dc:	3301      	adds	r3, #1
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28
 80012e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	ddf2      	ble.n	80012cc <calibration+0x238>
                }
                return;  // Exit function
 80012e6:	e001      	b.n	80012ec <calibration+0x258>
                break;
 80012e8:	bf00      	nop
        switch (state) {
 80012ea:	e6e9      	b.n	80010c0 <calibration+0x2c>
        }
    }
}
 80012ec:	3738      	adds	r7, #56	; 0x38
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000340 	.word	0x20000340
 80012f8:	20000358 	.word	0x20000358
 80012fc:	2000034c 	.word	0x2000034c
 8001300:	20000364 	.word	0x20000364

08001304 <control_init>:
int PWM_ZERO;
uint8_t out[3]={0,0,0};
float friction_compensation = 0.0;

// Initialize a PID controller
void control_init(pid_control* self, float kp, float ki, float kd,float kv, int32_t setpoint, double setvel, Control_State state) {
 8001304:	b5b0      	push	{r4, r5, r7, lr}
 8001306:	b08a      	sub	sp, #40	; 0x28
 8001308:	af00      	add	r7, sp, #0
 800130a:	6278      	str	r0, [r7, #36]	; 0x24
 800130c:	ed87 0a08 	vstr	s0, [r7, #32]
 8001310:	edc7 0a07 	vstr	s1, [r7, #28]
 8001314:	ed87 1a06 	vstr	s2, [r7, #24]
 8001318:	edc7 1a05 	vstr	s3, [r7, #20]
 800131c:	6139      	str	r1, [r7, #16]
 800131e:	ed87 2b02 	vstr	d2, [r7, #8]
 8001322:	4613      	mov	r3, r2
 8001324:	71fb      	strb	r3, [r7, #7]
    // Set the PID parameters
    self->kp = kp;
 8001326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001328:	6a3a      	ldr	r2, [r7, #32]
 800132a:	601a      	str	r2, [r3, #0]
    self->ki = ki;
 800132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	605a      	str	r2, [r3, #4]
    self->kd = kd;
 8001332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	609a      	str	r2, [r3, #8]
    self->kv = kv;
 8001338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133a:	697a      	ldr	r2, [r7, #20]
 800133c:	60da      	str	r2, [r3, #12]
    self->kd_imp=0;
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	615a      	str	r2, [r3, #20]
    self->kp_imp=0.01;
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	4a22      	ldr	r2, [pc, #136]	; (80013d4 <control_init+0xd0>)
 800134a:	611a      	str	r2, [r3, #16]
    self->integral = 0;
 800134c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	e9c1 2306 	strd	r2, r3, [r1, #24]
    self->previous_error = 0;
 800135a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800135c:	f04f 0200 	mov.w	r2, #0
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	e9c1 2308 	strd	r2, r3, [r1, #32]
    self->position_error=0;
 8001368:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    self->setpoint = setpoint;
 8001376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	631a      	str	r2, [r3, #48]	; 0x30
    self->setvel = setvel;
 800137c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800137e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001382:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    self->max_control_signal=self->kp * 100000 + self->ki * 100000;
 8001386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001388:	edd3 7a00 	vldr	s15, [r3]
 800138c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013d8 <control_init+0xd4>
 8001390:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001396:	edd3 7a01 	vldr	s15, [r3, #4]
 800139a:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80013d8 <control_init+0xd4>
 800139e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80013a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a6:	ee17 0a90 	vmov	r0, s15
 80013aa:	f7ff f899 	bl	80004e0 <__aeabi_f2d>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80013b4:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    self->min_control_signal=-self->max_control_signal;
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80013be:	4614      	mov	r4, r2
 80013c0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80013c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c6:	e9c3 4512 	strd	r4, r5, [r3, #72]	; 0x48
}
 80013ca:	bf00      	nop
 80013cc:	3728      	adds	r7, #40	; 0x28
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bdb0      	pop	{r4, r5, r7, pc}
 80013d2:	bf00      	nop
 80013d4:	3c23d70a 	.word	0x3c23d70a
 80013d8:	47c35000 	.word	0x47c35000

080013dc <compute_impedance>:

    return output;
}

// Compute the impedance
double compute_impedance(pid_control* self, int32_t current_position) {
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	b08c      	sub	sp, #48	; 0x30
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
    // Set the damping coefficient and stiffness
    double damping_coefficient = self->kd_imp; // B
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f878 	bl	80004e0 <__aeabi_f2d>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double stiffness = self->kp_imp; // K
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff f86f 	bl	80004e0 <__aeabi_f2d>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	e9c7 2308 	strd	r2, r3, [r7, #32]

    // Calculate the displacement (current_position - setpoint)
    double displacement = -1*(double)(current_position - self->setpoint);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f852 	bl	80004bc <__aeabi_i2d>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	4611      	mov	r1, r2
 800141e:	61b9      	str	r1, [r7, #24]
 8001420:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001424:	61fb      	str	r3, [r7, #28]

    // Calculate the velocity (current_position - previous_position)
    double velocity = (double)(current_position - self->previous_position);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142a:	683a      	ldr	r2, [r7, #0]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff f844 	bl	80004bc <__aeabi_i2d>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Store current_position as previous_position for next iteration
    self->previous_position = current_position;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	655a      	str	r2, [r3, #84]	; 0x54

    // Calculate the force (or torque in rotational systems)
    double output = damping_coefficient * (velocity-self->setvel) + stiffness * displacement;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001448:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800144c:	f7fe fee8 	bl	8000220 <__aeabi_dsub>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800145c:	f7ff f898 	bl	8000590 <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4614      	mov	r4, r2
 8001466:	461d      	mov	r5, r3
 8001468:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800146c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001470:	f7ff f88e 	bl	8000590 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4620      	mov	r0, r4
 800147a:	4629      	mov	r1, r5
 800147c:	f7fe fed2 	bl	8000224 <__adddf3>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return output;
 8001488:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800148c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001490:	eeb0 0a47 	vmov.f32	s0, s14
 8001494:	eef0 0a67 	vmov.f32	s1, s15
 8001498:	3730      	adds	r7, #48	; 0x30
 800149a:	46bd      	mov	sp, r7
 800149c:	bdb0      	pop	{r4, r5, r7, pc}

0800149e <set_desired_position>:

// Set the desired position
void set_desired_position(pid_control* self, int32_t position) {
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	6039      	str	r1, [r7, #0]
    self->setpoint = position;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <set_current_position>:

// Set the current position
void set_current_position(pid_control* self, int32_t position) {
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	6039      	str	r1, [r7, #0]
    self->current_position = position;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <set_motor_speed>:
    return compute_pid(pid, pid->current_position);
}

// Set the motor speed
int set_motor_speed(pid_control* self,float control_signal,int mode,int motor)
{
 80014d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	ed87 0a02 	vstr	s0, [r7, #8]
 80014e6:	6079      	str	r1, [r7, #4]
 80014e8:	603a      	str	r2, [r7, #0]
	self->state=CONTROL_SET_MOTOR_SPEED;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2204      	movs	r2, #4
 80014ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	// friction compensation for
	if (control_signal > 0)
 80014f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80014f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fe:	dd04      	ble.n	800150a <set_motor_speed+0x32>
		friction_compensation = FRICTION; // Change this to the friction value in positive direction
 8001500:	4b87      	ldr	r3, [pc, #540]	; (8001720 <set_motor_speed+0x248>)
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	e00a      	b.n	8001520 <set_motor_speed+0x48>
	else if (control_signal < 0)
 800150a:	edd7 7a02 	vldr	s15, [r7, #8]
 800150e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001516:	d503      	bpl.n	8001520 <set_motor_speed+0x48>
		friction_compensation = -FRICTION; // Change this to the friction value in negative direction
 8001518:	4b81      	ldr	r3, [pc, #516]	; (8001720 <set_motor_speed+0x248>)
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
	if(mode)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d01c      	beq.n	8001560 <set_motor_speed+0x88>
	{
		self->max_control_signal = self->kp_imp * 100000 ;//+ self->ki * 100000;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	edd3 7a04 	vldr	s15, [r3, #16]
 800152c:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001724 <set_motor_speed+0x24c>
 8001530:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001534:	ee17 0a90 	vmov	r0, s15
 8001538:	f7fe ffd2 	bl	80004e0 <__aeabi_f2d>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	68f9      	ldr	r1, [r7, #12]
 8001542:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		    self->min_control_signal = -self->max_control_signal;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800154c:	4690      	mov	r8, r2
 800154e:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	e9c3 8912 	strd	r8, r9, [r3, #72]	; 0x48
		    PWM_ZERO=0;
 8001558:	4b73      	ldr	r3, [pc, #460]	; (8001728 <set_motor_speed+0x250>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e024      	b.n	80015aa <set_motor_speed+0xd2>
	}
	else{
		  self->max_control_signal = self->kp * 100000 + self->ki * 100000;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	edd3 7a00 	vldr	s15, [r3]
 8001566:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001724 <set_motor_speed+0x24c>
 800156a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	edd3 7a01 	vldr	s15, [r3, #4]
 8001574:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8001724 <set_motor_speed+0x24c>
 8001578:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800157c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001580:	ee17 0a90 	vmov	r0, s15
 8001584:	f7fe ffac 	bl	80004e0 <__aeabi_f2d>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	68f9      	ldr	r1, [r7, #12]
 800158e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		    self->min_control_signal = -self->max_control_signal;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8001598:	4614      	mov	r4, r2
 800159a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	e9c3 4512 	strd	r4, r5, [r3, #72]	; 0x48
		    PWM_ZERO=20;
 80015a4:	4b60      	ldr	r3, [pc, #384]	; (8001728 <set_motor_speed+0x250>)
 80015a6:	2214      	movs	r2, #20
 80015a8:	601a      	str	r2, [r3, #0]

	}

    // Clamp the control signal to the min and max values
    if (control_signal < self->min_control_signal) {
 80015aa:	68b8      	ldr	r0, [r7, #8]
 80015ac:	f7fe ff98 	bl	80004e0 <__aeabi_f2d>
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80015b6:	f7ff fa5d 	bl	8000a74 <__aeabi_dcmplt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d009      	beq.n	80015d4 <set_motor_speed+0xfc>
        control_signal = self->min_control_signal;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fa9b 	bl	8000b04 <__aeabi_d2f>
 80015ce:	4603      	mov	r3, r0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	e013      	b.n	80015fc <set_motor_speed+0x124>
    } else if (control_signal > self->max_control_signal) {
 80015d4:	68b8      	ldr	r0, [r7, #8]
 80015d6:	f7fe ff83 	bl	80004e0 <__aeabi_f2d>
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80015e0:	f7ff fa66 	bl	8000ab0 <__aeabi_dcmpgt>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d008      	beq.n	80015fc <set_motor_speed+0x124>
        control_signal = self->max_control_signal;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80015f0:	4610      	mov	r0, r2
 80015f2:	4619      	mov	r1, r3
 80015f4:	f7ff fa86 	bl	8000b04 <__aeabi_d2f>
 80015f8:	4603      	mov	r3, r0
 80015fa:	60bb      	str	r3, [r7, #8]
    }

    // Map the control signal to a PWM value
      float pwm_value;
      if (control_signal > 0) {
 80015fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001600:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	dd1c      	ble.n	8001644 <set_motor_speed+0x16c>
          pwm_value = mapfloat(control_signal, 0, self->max_control_signal, PWM_ZERO, MAX_PWM);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fa76 	bl	8000b04 <__aeabi_d2f>
 8001618:	4602      	mov	r2, r0
 800161a:	4b43      	ldr	r3, [pc, #268]	; (8001728 <set_motor_speed+0x250>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	ee07 3a90 	vmov	s15, r3
 8001622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001626:	ed9f 2a41 	vldr	s4, [pc, #260]	; 800172c <set_motor_speed+0x254>
 800162a:	eef0 1a67 	vmov.f32	s3, s15
 800162e:	ee01 2a10 	vmov	s2, r2
 8001632:	eddf 0a3f 	vldr	s1, [pc, #252]	; 8001730 <set_motor_speed+0x258>
 8001636:	ed97 0a02 	vldr	s0, [r7, #8]
 800163a:	f000 f881 	bl	8001740 <mapfloat>
 800163e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001642:	e01c      	b.n	800167e <set_motor_speed+0x1a6>
      } else {
          pwm_value = mapfloat(control_signal, self->min_control_signal, 0, MIN_PWM, -PWM_ZERO);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	f7ff fa59 	bl	8000b04 <__aeabi_d2f>
 8001652:	4602      	mov	r2, r0
 8001654:	4b34      	ldr	r3, [pc, #208]	; (8001728 <set_motor_speed+0x250>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	425b      	negs	r3, r3
 800165a:	ee07 3a90 	vmov	s15, r3
 800165e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001662:	eeb0 2a67 	vmov.f32	s4, s15
 8001666:	eddf 1a33 	vldr	s3, [pc, #204]	; 8001734 <set_motor_speed+0x25c>
 800166a:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8001730 <set_motor_speed+0x258>
 800166e:	ee00 2a90 	vmov	s1, r2
 8001672:	ed97 0a02 	vldr	s0, [r7, #8]
 8001676:	f000 f863 	bl	8001740 <mapfloat>
 800167a:	ed87 0a05 	vstr	s0, [r7, #20]
      }
      if((pwm_value>1 || pwm_value <-1) && motor!=0)
 800167e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001682:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800168a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168e:	dc08      	bgt.n	80016a2 <set_motor_speed+0x1ca>
 8001690:	edd7 7a05 	vldr	s15, [r7, #20]
 8001694:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	d51c      	bpl.n	80016dc <set_motor_speed+0x204>
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d019      	beq.n	80016dc <set_motor_speed+0x204>
      {
    	  pwm_value += friction_compensation;
 80016a8:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <set_motor_speed+0x248>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80016b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b6:	edc7 7a05 	vstr	s15, [r7, #20]
		  PWM_ZERO += friction_compensation;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <set_motor_speed+0x250>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	ee07 3a90 	vmov	s15, r3
 80016c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <set_motor_speed+0x248>)
 80016c8:	edd3 7a00 	vldr	s15, [r3]
 80016cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d4:	ee17 2a90 	vmov	r2, s15
 80016d8:	4b13      	ldr	r3, [pc, #76]	; (8001728 <set_motor_speed+0x250>)
 80016da:	601a      	str	r2, [r3, #0]
      }

    // Ensure PWM value stays within bounds
    if (pwm_value < MIN_PWM) {
 80016dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80016e0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001734 <set_motor_speed+0x25c>
 80016e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ec:	d502      	bpl.n	80016f4 <set_motor_speed+0x21c>
        pwm_value = MIN_PWM;
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <set_motor_speed+0x260>)
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <set_motor_speed+0x232>
    } else if (pwm_value > MAX_PWM) {
 80016f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800172c <set_motor_speed+0x254>
 80016fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001704:	dd01      	ble.n	800170a <set_motor_speed+0x232>
        pwm_value = MAX_PWM;
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <set_motor_speed+0x264>)
 8001708:	617b      	str	r3, [r7, #20]
    }

    // Set the PWM duty cycle to control the motor speed
    return (int) pwm_value;
 800170a:	edd7 7a05 	vldr	s15, [r7, #20]
 800170e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001712:	ee17 3a90 	vmov	r3, s15
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001720:	200001fc 	.word	0x200001fc
 8001724:	47c35000 	.word	0x47c35000
 8001728:	200001f4 	.word	0x200001f4
 800172c:	42c80000 	.word	0x42c80000
 8001730:	00000000 	.word	0x00000000
 8001734:	c2c80000 	.word	0xc2c80000
 8001738:	c2c80000 	.word	0xc2c80000
 800173c:	42c80000 	.word	0x42c80000

08001740 <mapfloat>:

// Map a float value from one range to another
float mapfloat(float x, float in_min, float in_max, float out_min, float out_max)
{
 8001740:	b480      	push	{r7}
 8001742:	b087      	sub	sp, #28
 8001744:	af00      	add	r7, sp, #0
 8001746:	ed87 0a05 	vstr	s0, [r7, #20]
 800174a:	edc7 0a04 	vstr	s1, [r7, #16]
 800174e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001752:	edc7 1a02 	vstr	s3, [r7, #8]
 8001756:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800175a:	ed97 7a05 	vldr	s14, [r7, #20]
 800175e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001762:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001766:	edd7 6a01 	vldr	s13, [r7, #4]
 800176a:	edd7 7a02 	vldr	s15, [r7, #8]
 800176e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001772:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001776:	ed97 7a03 	vldr	s14, [r7, #12]
 800177a:	edd7 7a04 	vldr	s15, [r7, #16]
 800177e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001786:	edd7 7a02 	vldr	s15, [r7, #8]
 800178a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800178e:	eeb0 0a67 	vmov.f32	s0, s15
 8001792:	371c      	adds	r7, #28
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	0000      	movs	r0, r0
	...

080017a0 <impedance_step>:
		    }
}

// Perform a step of the impedance control
void impedance_step(MAX22200_StatusReg* stat_reg,pid_control* pids[],Motor* motors[])
{
 80017a0:	b5b0      	push	{r4, r5, r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
    // Loop over all motors
	for(int i=0;i<3;i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e199      	b.n	8001ae6 <impedance_step+0x346>
	    {
			pids[i]->state=CONTROL_IMPEDANCE;
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	4413      	add	r3, r2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2202      	movs	r2, #2
 80017be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

	        // Set the current position and desired position
	        set_current_position(pids[i],counter[i]);
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	4413      	add	r3, r2
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	497e      	ldr	r1, [pc, #504]	; (80019c8 <impedance_step+0x228>)
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017d4:	4619      	mov	r1, r3
 80017d6:	4610      	mov	r0, r2
 80017d8:	f7ff fe6f 	bl	80014ba <set_current_position>
	        uint32_t pos_ticks=pos[i]*(ticks_per_rev / (2 * M_PI));
 80017dc:	4a7b      	ldr	r2, [pc, #492]	; (80019cc <impedance_step+0x22c>)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe fe69 	bl	80004bc <__aeabi_i2d>
 80017ea:	4604      	mov	r4, r0
 80017ec:	460d      	mov	r5, r1
 80017ee:	a174      	add	r1, pc, #464	; (adr r1, 80019c0 <impedance_step+0x220>)
 80017f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	f7fe fd14 	bl	8000224 <__adddf3>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	f04f 0000 	mov.w	r0, #0
 8001804:	4972      	ldr	r1, [pc, #456]	; (80019d0 <impedance_step+0x230>)
 8001806:	f7fe ffed 	bl	80007e4 <__aeabi_ddiv>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4620      	mov	r0, r4
 8001810:	4629      	mov	r1, r5
 8001812:	f7fe febd 	bl	8000590 <__aeabi_dmul>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4610      	mov	r0, r2
 800181c:	4619      	mov	r1, r3
 800181e:	f7ff f951 	bl	8000ac4 <__aeabi_d2uiz>
 8001822:	4603      	mov	r3, r0
 8001824:	613b      	str	r3, [r7, #16]
			set_desired_position(pids[i], pos_ticks);
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	4413      	add	r3, r2
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fe32 	bl	800149e <set_desired_position>

			// Compute the impedance and set the motor speed
		   outputs[i]=compute_impedance(pids[i], pids[i]->current_position);
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	4413      	add	r3, r2
 8001842:	6818      	ldr	r0, [r3, #0]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	4413      	add	r3, r2
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001850:	4619      	mov	r1, r3
 8001852:	f7ff fdc3 	bl	80013dc <compute_impedance>
 8001856:	eeb0 7a40 	vmov.f32	s14, s0
 800185a:	eef0 7a60 	vmov.f32	s15, s1
 800185e:	4a5d      	ldr	r2, [pc, #372]	; (80019d4 <impedance_step+0x234>)
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4413      	add	r3, r2
 8001866:	ed83 7b00 	vstr	d7, [r3]
		   pwm_outputs[i]=set_motor_speed(pids[i],(float)outputs[i],1,i);
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	4413      	add	r3, r2
 8001872:	681c      	ldr	r4, [r3, #0]
 8001874:	4a57      	ldr	r2, [pc, #348]	; (80019d4 <impedance_step+0x234>)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4413      	add	r3, r2
 800187c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f93e 	bl	8000b04 <__aeabi_d2f>
 8001888:	4603      	mov	r3, r0
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	2101      	movs	r1, #1
 800188e:	ee00 3a10 	vmov	s0, r3
 8001892:	4620      	mov	r0, r4
 8001894:	f7ff fe20 	bl	80014d8 <set_motor_speed>
 8001898:	4602      	mov	r2, r0
 800189a:	494f      	ldr	r1, [pc, #316]	; (80019d8 <impedance_step+0x238>)
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	        // Check the motor position and set the direction accordingly
	        if(pwm_outputs[i]>PWM_ZERO)
 80018a2:	4a4d      	ldr	r2, [pc, #308]	; (80019d8 <impedance_step+0x238>)
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018aa:	4b4c      	ldr	r3, [pc, #304]	; (80019dc <impedance_step+0x23c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	f340 809c 	ble.w	80019ec <impedance_step+0x24c>
	        {
	            // Check if the motor is at or above its max position
	            if ((i == 0 && counter[i] >= 97000) || (i != 0 && counter[i] >= 109000))
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d107      	bne.n	80018ca <impedance_step+0x12a>
 80018ba:	4a43      	ldr	r2, [pc, #268]	; (80019c8 <impedance_step+0x228>)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c2:	4a47      	ldr	r2, [pc, #284]	; (80019e0 <impedance_step+0x240>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	f200 810a 	bhi.w	8001ade <impedance_step+0x33e>
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d007      	beq.n	80018e0 <impedance_step+0x140>
 80018d0:	4a3d      	ldr	r2, [pc, #244]	; (80019c8 <impedance_step+0x228>)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d8:	4a42      	ldr	r2, [pc, #264]	; (80019e4 <impedance_step+0x244>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	f200 80ff 	bhi.w	8001ade <impedance_step+0x33e>
	                // Motor is at or above its max position, so we shouldn't try to move it further
	                continue;
	            }

	            // Set the motor direction to UP
	            out[i]=pwm_outputs[i];
 80018e0:	4a3d      	ldr	r2, [pc, #244]	; (80019d8 <impedance_step+0x238>)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e8:	b2d9      	uxtb	r1, r3
 80018ea:	4a3f      	ldr	r2, [pc, #252]	; (80019e8 <impedance_step+0x248>)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	4413      	add	r3, r2
 80018f0:	460a      	mov	r2, r1
 80018f2:	701a      	strb	r2, [r3, #0]
	            Set_HIT(&motors[i]->cfg1_, out[i]);
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	4413      	add	r3, r2
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f103 020c 	add.w	r2, r3, #12
 8001902:	4939      	ldr	r1, [pc, #228]	; (80019e8 <impedance_step+0x248>)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	440b      	add	r3, r1
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	4619      	mov	r1, r3
 800190c:	4610      	mov	r0, r2
 800190e:	f001 faf9 	bl	8002f04 <Set_HIT>
	            Set_HIT(&motors[i]->cfg2_, out[i]);
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f103 0210 	add.w	r2, r3, #16
 8001920:	4931      	ldr	r1, [pc, #196]	; (80019e8 <impedance_step+0x248>)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	440b      	add	r3, r1
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	4619      	mov	r1, r3
 800192a:	4610      	mov	r0, r2
 800192c:	f001 faea 	bl	8002f04 <Set_HIT>
	            Set_HOLD(&motors[i]->cfg1_, out[i]);
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	4413      	add	r3, r2
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f103 020c 	add.w	r2, r3, #12
 800193e:	492a      	ldr	r1, [pc, #168]	; (80019e8 <impedance_step+0x248>)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	440b      	add	r3, r1
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4619      	mov	r1, r3
 8001948:	4610      	mov	r0, r2
 800194a:	f001 fac1 	bl	8002ed0 <Set_HOLD>
	            Set_HOLD(&motors[i]->cfg2_, out[i]);
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f103 0210 	add.w	r2, r3, #16
 800195c:	4922      	ldr	r1, [pc, #136]	; (80019e8 <impedance_step+0x248>)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	440b      	add	r3, r1
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	4619      	mov	r1, r3
 8001966:	4610      	mov	r0, r2
 8001968:	f001 fab2 	bl	8002ed0 <Set_HOLD>
	            Motor_writeCfgRegister(&motors[i]->cfg1_, motors[i]->channel1_);
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	4413      	add	r3, r2
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f103 000c 	add.w	r0, r3, #12
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4619      	mov	r1, r3
 8001988:	f001 f9b0 	bl	8002cec <Motor_writeCfgRegister>
	            Motor_writeCfgRegister(&motors[i]->cfg2_, motors[i]->channel2_);
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f103 0010 	add.w	r0, r3, #16
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4619      	mov	r1, r3
 80019a8:	f001 f9a0 	bl	8002cec <Motor_writeCfgRegister>
	            Motor_setDirection(i+1, UP,stat_reg);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	3301      	adds	r3, #1
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	2102      	movs	r1, #2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f001 fa2f 	bl	8002e18 <Motor_setDirection>
 80019ba:	e091      	b.n	8001ae0 <impedance_step+0x340>
 80019bc:	f3af 8000 	nop.w
 80019c0:	54442d18 	.word	0x54442d18
 80019c4:	400921fb 	.word	0x400921fb
 80019c8:	20000340 	.word	0x20000340
 80019cc:	2000000c 	.word	0x2000000c
 80019d0:	40b00000 	.word	0x40b00000
 80019d4:	20000370 	.word	0x20000370
 80019d8:	20000388 	.word	0x20000388
 80019dc:	200001f4 	.word	0x200001f4
 80019e0:	00017ae7 	.word	0x00017ae7
 80019e4:	0001a9c7 	.word	0x0001a9c7
 80019e8:	200001f8 	.word	0x200001f8
	        }
	        else if (pwm_outputs[i]<-PWM_ZERO)
 80019ec:	4a42      	ldr	r2, [pc, #264]	; (8001af8 <impedance_step+0x358>)
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019f4:	4b41      	ldr	r3, [pc, #260]	; (8001afc <impedance_step+0x35c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	425b      	negs	r3, r3
 80019fa:	429a      	cmp	r2, r3
 80019fc:	da70      	bge.n	8001ae0 <impedance_step+0x340>
	        {
	            // Set the motor direction to DOWN
	            out[i]=-pwm_outputs[i];
 80019fe:	4a3e      	ldr	r2, [pc, #248]	; (8001af8 <impedance_step+0x358>)
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	425b      	negs	r3, r3
 8001a0a:	b2d9      	uxtb	r1, r3
 8001a0c:	4a3c      	ldr	r2, [pc, #240]	; (8001b00 <impedance_step+0x360>)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	4413      	add	r3, r2
 8001a12:	460a      	mov	r2, r1
 8001a14:	701a      	strb	r2, [r3, #0]
	            Set_HIT(&motors[i]->cfg1_, out[i]);
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f103 020c 	add.w	r2, r3, #12
 8001a24:	4936      	ldr	r1, [pc, #216]	; (8001b00 <impedance_step+0x360>)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	440b      	add	r3, r1
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4610      	mov	r0, r2
 8001a30:	f001 fa68 	bl	8002f04 <Set_HIT>
	            Set_HIT(&motors[i]->cfg2_, out[i]);
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f103 0210 	add.w	r2, r3, #16
 8001a42:	492f      	ldr	r1, [pc, #188]	; (8001b00 <impedance_step+0x360>)
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	440b      	add	r3, r1
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	f001 fa59 	bl	8002f04 <Set_HIT>
	            Set_HOLD(&motors[i]->cfg1_, out[i]);
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f103 020c 	add.w	r2, r3, #12
 8001a60:	4927      	ldr	r1, [pc, #156]	; (8001b00 <impedance_step+0x360>)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	440b      	add	r3, r1
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	f001 fa30 	bl	8002ed0 <Set_HOLD>
	            Set_HOLD(&motors[i]->cfg2_, out[i]);
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	4413      	add	r3, r2
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f103 0210 	add.w	r2, r3, #16
 8001a7e:	4920      	ldr	r1, [pc, #128]	; (8001b00 <impedance_step+0x360>)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	440b      	add	r3, r1
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	4619      	mov	r1, r3
 8001a88:	4610      	mov	r0, r2
 8001a8a:	f001 fa21 	bl	8002ed0 <Set_HOLD>
	            Motor_writeCfgRegister(&motors[i]->cfg1_, motors[i]->channel1_);
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f103 000c 	add.w	r0, r3, #12
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f001 f91f 	bl	8002cec <Motor_writeCfgRegister>
	            Motor_writeCfgRegister(&motors[i]->cfg2_, motors[i]->channel2_);
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f103 0010 	add.w	r0, r3, #16
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f001 f90f 	bl	8002cec <Motor_writeCfgRegister>
	            Motor_setDirection(i+1, DOWN,stat_reg);
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f001 f99e 	bl	8002e18 <Motor_setDirection>
 8001adc:	e000      	b.n	8001ae0 <impedance_step+0x340>
	                continue;
 8001ade:	bf00      	nop
	for(int i=0;i<3;i++)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	f77f ae62 	ble.w	80017b2 <impedance_step+0x12>
	        {
	            // Set the motor direction to BREAK
//	            Motor_setDirection(i+1, BREAK,stat_reg);
	        }
	    }
}
 8001aee:	bf00      	nop
 8001af0:	bf00      	nop
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bdb0      	pop	{r4, r5, r7, pc}
 8001af8:	20000388 	.word	0x20000388
 8001afc:	200001f4 	.word	0x200001f4
 8001b00:	200001f8 	.word	0x200001f8

08001b04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b10:	f043 0304 	orr.w	r3, r3, #4
 8001b14:	6493      	str	r3, [r2, #72]	; 0x48
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b26:	4a0b      	ldr	r2, [pc, #44]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6493      	str	r3, [r2, #72]	; 0x48
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <MX_DMA_Init+0x50>)
 8001b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	200b      	movs	r0, #11
 8001b40:	f003 f91b 	bl	8004d7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b44:	200b      	movs	r0, #11
 8001b46:	f003 f932 	bl	8004dae <HAL_NVIC_EnableIRQ>

}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000

08001b58 <encoder_init>:
 * Initialize an encoder.
 *
 * This function initializes an encoder with the given timer and calibration factor.
 * The counter, previous_counter and absolute_position are reset to 0.
 */
void encoder_init(Encoder* self, TIM_HandleTypeDef* htim, float calibration_factor) {
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	ed87 0a01 	vstr	s0, [r7, #4]
    self->htim = htim;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	601a      	str	r2, [r3, #0]
    self->counter = 0;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	809a      	strh	r2, [r3, #4]
    self->previous_counter = 0;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	80da      	strh	r2, [r3, #6]
    self->absolute_position = 0;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <get_absolute_position>:
 *
 * This function calculates the absolute position of an encoder by
 * getting the current counter, calculating the difference from the
 * previous counter, and then updating the absolute position and previous counter.
 */
int32_t get_absolute_position(Encoder* en) {
 8001b8a:	b480      	push	{r7}
 8001b8c:	b085      	sub	sp, #20
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
    uint16_t current_counter = __HAL_TIM_GET_COUNTER(en->htim);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9a:	81bb      	strh	r3, [r7, #12]
    int16_t diff = (int16_t)(current_counter - en->previous_counter);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	88db      	ldrh	r3, [r3, #6]
 8001ba0:	89ba      	ldrh	r2, [r7, #12]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	81fb      	strh	r3, [r7, #14]

    // Correct for counter overflow
    if (diff < -32000) {
 8001ba8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bac:	f513 4ffa 	cmn.w	r3, #32000	; 0x7d00
 8001bb0:	db03      	blt.n	8001bba <get_absolute_position+0x30>
        diff += 65536;
    }
    // Correct for counter underflow
    else if (diff > 32000) {
 8001bb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bb6:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
        diff -= 65536;
    }

    en->absolute_position += diff;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bc2:	441a      	add	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
    en->previous_counter = current_counter;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	89ba      	ldrh	r2, [r7, #12]
 8001bcc:	80da      	strh	r2, [r3, #6]

    return en->absolute_position;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001be4:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001be6:	4a21      	ldr	r2, [pc, #132]	; (8001c6c <MX_FDCAN2_Init+0x8c>)
 8001be8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001bea:	4b1f      	ldr	r3, [pc, #124]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8001bf0:	4b1d      	ldr	r3, [pc, #116]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001bf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001bfe:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001c04:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001c0a:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8001c10:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c12:	2206      	movs	r2, #6
 8001c14:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8001c16:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c18:	2202      	movs	r2, #2
 8001c1a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 17;
 8001c1c:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c1e:	2211      	movs	r2, #17
 8001c20:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 6;
 8001c22:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c24:	2206      	movs	r2, #6
 8001c26:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 6;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c2a:	2206      	movs	r2, #6
 8001c2c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 9;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c30:	2209      	movs	r2, #9
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 15;
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c36:	220f      	movs	r2, #15
 8001c38:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 9;
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c3c:	2209      	movs	r2, #9
 8001c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <MX_FDCAN2_Init+0x88>)
 8001c54:	f003 fa84 	bl	8005160 <HAL_FDCAN_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 8001c5e:	f000 fd4a 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200002d4 	.word	0x200002d4
 8001c6c:	40006800 	.word	0x40006800

08001c70 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b09e      	sub	sp, #120	; 0x78
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	2254      	movs	r2, #84	; 0x54
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4618      	mov	r0, r3
 8001c92:	f006 ff25 	bl	8008ae0 <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <HAL_FDCAN_MspInit+0xb8>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d13f      	bne.n	8001d20 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ca4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001ca6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001caa:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cac:	f107 0310 	add.w	r3, r7, #16
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f004 ffd3 	bl	8006c5c <HAL_RCCEx_PeriphCLKConfig>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001cbc:	f000 fd1b 	bl	80026f6 <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc4:	4a19      	ldr	r2, [pc, #100]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001cc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cca:	6593      	str	r3, [r2, #88]	; 0x58
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cdc:	4a13      	ldr	r2, [pc, #76]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001cde:	f043 0302 	orr.w	r3, r3, #2
 8001ce2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <HAL_FDCAN_MspInit+0xbc>)
 8001ce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001cf0:	2360      	movs	r3, #96	; 0x60
 8001cf2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001d00:	2309      	movs	r3, #9
 8001d02:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d04:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4809      	ldr	r0, [pc, #36]	; (8001d30 <HAL_FDCAN_MspInit+0xc0>)
 8001d0c:	f004 f844 	bl	8005d98 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2100      	movs	r1, #0
 8001d14:	2056      	movs	r0, #86	; 0x56
 8001d16:	f003 f830 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001d1a:	2056      	movs	r0, #86	; 0x56
 8001d1c:	f003 f847 	bl	8004dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001d20:	bf00      	nop
 8001d22:	3778      	adds	r7, #120	; 0x78
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40006800 	.word	0x40006800
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	48000400 	.word	0x48000400

08001d34 <fdcan_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void fdcan_init(FDCAN_HandleTypeDef *hfdcan){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	fdcan = *hfdcan;
 8001d3c:	4a15      	ldr	r2, [pc, #84]	; (8001d94 <fdcan_init+0x60>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	2364      	movs	r3, #100	; 0x64
 8001d46:	461a      	mov	r2, r3
 8001d48:	f006 febc 	bl	8008ac4 <memcpy>
	TxHeader.Identifier= fingerAddress;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <fdcan_init+0x64>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <fdcan_init+0x68>)
 8001d54:	601a      	str	r2, [r3, #0]
	TxHeader.IdType=FDCAN_STANDARD_ID;
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <fdcan_init+0x68>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001d5c:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <fdcan_init+0x68>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength=FDCAN_DLC_BYTES_12;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <fdcan_init+0x68>)
 8001d64:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001d68:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <fdcan_init+0x68>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch=FDCAN_BRS_OFF;
 8001d70:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <fdcan_init+0x68>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat=FDCAN_FD_CAN;
 8001d76:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <fdcan_init+0x68>)
 8001d78:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001d7c:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 8001d7e:	4b07      	ldr	r3, [pc, #28]	; (8001d9c <fdcan_init+0x68>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker=0;
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <fdcan_init+0x68>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	621a      	str	r2, [r3, #32]
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000024c 	.word	0x2000024c
 8001d98:	20000000 	.word	0x20000000
 8001d9c:	20000200 	.word	0x20000200

08001da0 <fdcan_process_rx_message>:
		 fingerAddress=Thumb;
		 break;
	 }
}

void fdcan_process_rx_message(void) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
	uint16_t motor_id = RxHeader.Identifier;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <fdcan_process_rx_message+0x40>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	80fb      	strh	r3, [r7, #6]
	if (motor_id == fingerAddress) {
 8001dac:	88fa      	ldrh	r2, [r7, #6]
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <fdcan_process_rx_message+0x44>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d110      	bne.n	8001dd8 <fdcan_process_rx_message+0x38>
		pos[0] = RxData[5];
 8001db6:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <fdcan_process_rx_message+0x48>)
 8001db8:	795b      	ldrb	r3, [r3, #5]
 8001dba:	461a      	mov	r2, r3
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <fdcan_process_rx_message+0x4c>)
 8001dbe:	601a      	str	r2, [r3, #0]
		pos[1] = RxData[6];
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <fdcan_process_rx_message+0x48>)
 8001dc2:	799b      	ldrb	r3, [r3, #6]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <fdcan_process_rx_message+0x4c>)
 8001dc8:	605a      	str	r2, [r3, #4]
		pos[2] = RxData[7];
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <fdcan_process_rx_message+0x48>)
 8001dcc:	79db      	ldrb	r3, [r3, #7]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <fdcan_process_rx_message+0x4c>)
 8001dd2:	609a      	str	r2, [r3, #8]
		fdcan_transmit_tx_message();
 8001dd4:	f000 f80c 	bl	8001df0 <fdcan_transmit_tx_message>
	}
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20000224 	.word	0x20000224
 8001de4:	20000000 	.word	0x20000000
 8001de8:	200002b8 	.word	0x200002b8
 8001dec:	2000000c 	.word	0x2000000c

08001df0 <fdcan_transmit_tx_message>:

void fdcan_transmit_tx_message(void){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	TxData[0] = counter[0]/2048;
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <fdcan_transmit_tx_message+0x5c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	0adb      	lsrs	r3, r3, #11
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001dfe:	701a      	strb	r2, [r3, #0]
	TxData[1] = counter[1]/2048;
 8001e00:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <fdcan_transmit_tx_message+0x5c>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	0adb      	lsrs	r3, r3, #11
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e0a:	705a      	strb	r2, [r3, #1]
	TxData[2] = counter[2]/2048;
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <fdcan_transmit_tx_message+0x5c>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	0adb      	lsrs	r3, r3, #11
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e16:	709a      	strb	r2, [r3, #2]
	TxData[3] = pos[0];
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <fdcan_transmit_tx_message+0x64>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e20:	70da      	strb	r2, [r3, #3]
	TxData[4] = pos[1];
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <fdcan_transmit_tx_message+0x64>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e2a:	711a      	strb	r2, [r3, #4]
	TxData[5] = pos[2];
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <fdcan_transmit_tx_message+0x64>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e34:	715a      	strb	r2, [r3, #5]
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, TxData);
 8001e36:	4a06      	ldr	r2, [pc, #24]	; (8001e50 <fdcan_transmit_tx_message+0x60>)
 8001e38:	4907      	ldr	r1, [pc, #28]	; (8001e58 <fdcan_transmit_tx_message+0x68>)
 8001e3a:	4808      	ldr	r0, [pc, #32]	; (8001e5c <fdcan_transmit_tx_message+0x6c>)
 8001e3c:	f003 fb12 	bl	8005464 <HAL_FDCAN_AddMessageToTxFifoQ>
	receiveNsendFlag = false;
 8001e40:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <fdcan_transmit_tx_message+0x70>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000340 	.word	0x20000340
 8001e50:	200002b0 	.word	0x200002b0
 8001e54:	2000000c 	.word	0x2000000c
 8001e58:	20000200 	.word	0x20000200
 8001e5c:	200002d4 	.word	0x200002d4
 8001e60:	20000394 	.word	0x20000394
 8001e64:	00000000 	.word	0x00000000

08001e68 <init_fsm>:
 * This function initializes the FSM.
 * It sets up the states, initializes the FDCAN, timers, encoders, motors and control PIDs.
 * If any initialization fails, it updates the FSM to a fault state.
 */
void init_fsm()
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
    /* Set the initial state */
    state.state = INIT_MODE;//currently in INIT Mode
 8001e6c:	4b84      	ldr	r3, [pc, #528]	; (8002080 <init_fsm+0x218>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
    state.next_state = MOTOR_MODE;//next mode is motor control ie PID/Impedance
 8001e72:	4b83      	ldr	r3, [pc, #524]	; (8002080 <init_fsm+0x218>)
 8001e74:	2203      	movs	r2, #3
 8001e76:	705a      	strb	r2, [r3, #1]
    state.ready = 0;//not ready to move to next mode
 8001e78:	4b81      	ldr	r3, [pc, #516]	; (8002080 <init_fsm+0x218>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	70da      	strb	r2, [r3, #3]

    /* Set up the FDCAN */
    fdcan_init(&hfdcan2);
 8001e7e:	4881      	ldr	r0, [pc, #516]	; (8002084 <init_fsm+0x21c>)
 8001e80:	f7ff ff58 	bl	8001d34 <fdcan_init>
//    set_fingerAddress();


    // Start FDCAN and handle possible failure
    if (HAL_FDCAN_Start(&hfdcan2)!= HAL_OK){
 8001e84:	487f      	ldr	r0, [pc, #508]	; (8002084 <init_fsm+0x21c>)
 8001e86:	f003 fac5 	bl	8005414 <HAL_FDCAN_Start>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d009      	beq.n	8001ea4 <init_fsm+0x3c>
        errorStatus.fdcanCommFailure = 1;
 8001e90:	4a7d      	ldr	r2, [pc, #500]	; (8002088 <init_fsm+0x220>)
 8001e92:	7813      	ldrb	r3, [r2, #0]
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	7013      	strb	r3, [r2, #0]
        update_fsm(&state, FAULT_CMD);
 8001e9a:	2106      	movs	r1, #6
 8001e9c:	4878      	ldr	r0, [pc, #480]	; (8002080 <init_fsm+0x218>)
 8001e9e:	f000 f9f3 	bl	8002288 <update_fsm>
        return;
 8001ea2:	e0e5      	b.n	8002070 <init_fsm+0x208>
    }

    /* Activate FDCAN notifications and handle possible failure */
    if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	4876      	ldr	r0, [pc, #472]	; (8002084 <init_fsm+0x21c>)
 8001eaa:	f003 fbf9 	bl	80056a0 <HAL_FDCAN_ActivateNotification>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d009      	beq.n	8001ec8 <init_fsm+0x60>
        errorStatus.fdcanCommFailure = 1;
 8001eb4:	4a74      	ldr	r2, [pc, #464]	; (8002088 <init_fsm+0x220>)
 8001eb6:	7813      	ldrb	r3, [r2, #0]
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	7013      	strb	r3, [r2, #0]
        update_fsm(&state, FAULT_CMD);
 8001ebe:	2106      	movs	r1, #6
 8001ec0:	486f      	ldr	r0, [pc, #444]	; (8002080 <init_fsm+0x218>)
 8001ec2:	f000 f9e1 	bl	8002288 <update_fsm>
        return;
 8001ec6:	e0d3      	b.n	8002070 <init_fsm+0x208>
    }

    /* Start the watchdog timer and handle possible failure */
    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK){
 8001ec8:	4870      	ldr	r0, [pc, #448]	; (800208c <init_fsm+0x224>)
 8001eca:	f005 fefd 	bl	8007cc8 <HAL_TIM_Base_Start_IT>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d009      	beq.n	8001ee8 <init_fsm+0x80>
        errorStatus.timerFailure = 1;
 8001ed4:	4a6c      	ldr	r2, [pc, #432]	; (8002088 <init_fsm+0x220>)
 8001ed6:	7813      	ldrb	r3, [r2, #0]
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	7013      	strb	r3, [r2, #0]
        update_fsm(&state, FAULT_CMD);
 8001ede:	2106      	movs	r1, #6
 8001ee0:	4867      	ldr	r0, [pc, #412]	; (8002080 <init_fsm+0x218>)
 8001ee2:	f000 f9d1 	bl	8002288 <update_fsm>
        return;
 8001ee6:	e0c3      	b.n	8002070 <init_fsm+0x208>
    }

    /* Start the encoder timers and handle possible failure */
    if(HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL)!=HAL_OK ||
 8001ee8:	213c      	movs	r1, #60	; 0x3c
 8001eea:	4869      	ldr	r0, [pc, #420]	; (8002090 <init_fsm+0x228>)
 8001eec:	f006 f80a 	bl	8007f04 <HAL_TIM_Encoder_Start_IT>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10d      	bne.n	8001f12 <init_fsm+0xaa>
       HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL)!=HAL_OK ||
 8001ef6:	213c      	movs	r1, #60	; 0x3c
 8001ef8:	4866      	ldr	r0, [pc, #408]	; (8002094 <init_fsm+0x22c>)
 8001efa:	f006 f803 	bl	8007f04 <HAL_TIM_Encoder_Start_IT>
 8001efe:	4603      	mov	r3, r0
    if(HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL)!=HAL_OK ||
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d106      	bne.n	8001f12 <init_fsm+0xaa>
       HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL)!=HAL_OK) {
 8001f04:	213c      	movs	r1, #60	; 0x3c
 8001f06:	4864      	ldr	r0, [pc, #400]	; (8002098 <init_fsm+0x230>)
 8001f08:	f005 fffc 	bl	8007f04 <HAL_TIM_Encoder_Start_IT>
 8001f0c:	4603      	mov	r3, r0
       HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL)!=HAL_OK ||
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d009      	beq.n	8001f26 <init_fsm+0xbe>
        errorStatus.timerFailure = 1;
 8001f12:	4a5d      	ldr	r2, [pc, #372]	; (8002088 <init_fsm+0x220>)
 8001f14:	7813      	ldrb	r3, [r2, #0]
 8001f16:	f043 0302 	orr.w	r3, r3, #2
 8001f1a:	7013      	strb	r3, [r2, #0]
        update_fsm(&state, FAULT_CMD);
 8001f1c:	2106      	movs	r1, #6
 8001f1e:	4858      	ldr	r0, [pc, #352]	; (8002080 <init_fsm+0x218>)
 8001f20:	f000 f9b2 	bl	8002288 <update_fsm>
        return;
 8001f24:	e0a4      	b.n	8002070 <init_fsm+0x208>
    }

    /* Initialize encoders */
    encoder_init(&encoders[0], &htim1, 1);
 8001f26:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001f2a:	4959      	ldr	r1, [pc, #356]	; (8002090 <init_fsm+0x228>)
 8001f2c:	485b      	ldr	r0, [pc, #364]	; (800209c <init_fsm+0x234>)
 8001f2e:	f7ff fe13 	bl	8001b58 <encoder_init>
    encoder_init(&encoders[1], &htim2, 1);
 8001f32:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001f36:	4957      	ldr	r1, [pc, #348]	; (8002094 <init_fsm+0x22c>)
 8001f38:	4859      	ldr	r0, [pc, #356]	; (80020a0 <init_fsm+0x238>)
 8001f3a:	f7ff fe0d 	bl	8001b58 <encoder_init>
    encoder_init(&encoders[2], &htim3, 1);
 8001f3e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001f42:	4955      	ldr	r1, [pc, #340]	; (8002098 <init_fsm+0x230>)
 8001f44:	4857      	ldr	r0, [pc, #348]	; (80020a4 <init_fsm+0x23c>)
 8001f46:	f7ff fe07 	bl	8001b58 <encoder_init>

    /* Initialize MAX22200 status register and MAX22200 */
    MAX22200_init_statreg(&stats_, &status_Reg);
 8001f4a:	4957      	ldr	r1, [pc, #348]	; (80020a8 <init_fsm+0x240>)
 8001f4c:	4857      	ldr	r0, [pc, #348]	; (80020ac <init_fsm+0x244>)
 8001f4e:	f000 fcb3 	bl	80028b8 <MAX22200_init_statreg>
    MAX22200_init(&stats_);
 8001f52:	4856      	ldr	r0, [pc, #344]	; (80020ac <init_fsm+0x244>)
 8001f54:	f000 fbd4 	bl	8002700 <MAX22200_init>

    /* Initialize Motors */
    MAX22000_init_cfg_reg(&regs[0], &regs[1]);
 8001f58:	4955      	ldr	r1, [pc, #340]	; (80020b0 <init_fsm+0x248>)
 8001f5a:	4856      	ldr	r0, [pc, #344]	; (80020b4 <init_fsm+0x24c>)
 8001f5c:	f000 fe7c 	bl	8002c58 <MAX22000_init_cfg_reg>
    MAX22000_init_cfg_reg(&regs[2], &regs[3]);
 8001f60:	4955      	ldr	r1, [pc, #340]	; (80020b8 <init_fsm+0x250>)
 8001f62:	4856      	ldr	r0, [pc, #344]	; (80020bc <init_fsm+0x254>)
 8001f64:	f000 fe78 	bl	8002c58 <MAX22000_init_cfg_reg>
    MAX22000_init_cfg_reg(&regs[4], &regs[5]);
 8001f68:	4955      	ldr	r1, [pc, #340]	; (80020c0 <init_fsm+0x258>)
 8001f6a:	4856      	ldr	r0, [pc, #344]	; (80020c4 <init_fsm+0x25c>)
 8001f6c:	f000 fe74 	bl	8002c58 <MAX22000_init_cfg_reg>
    Motor_init(&m1,&regs[0],&regs[1],1);
 8001f70:	2301      	movs	r3, #1
 8001f72:	4a4f      	ldr	r2, [pc, #316]	; (80020b0 <init_fsm+0x248>)
 8001f74:	494f      	ldr	r1, [pc, #316]	; (80020b4 <init_fsm+0x24c>)
 8001f76:	4854      	ldr	r0, [pc, #336]	; (80020c8 <init_fsm+0x260>)
 8001f78:	f000 fe84 	bl	8002c84 <Motor_init>
    Motor_init(&m2,&regs[2],&regs[3],2);
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	4a4e      	ldr	r2, [pc, #312]	; (80020b8 <init_fsm+0x250>)
 8001f80:	494e      	ldr	r1, [pc, #312]	; (80020bc <init_fsm+0x254>)
 8001f82:	4852      	ldr	r0, [pc, #328]	; (80020cc <init_fsm+0x264>)
 8001f84:	f000 fe7e 	bl	8002c84 <Motor_init>
    Motor_init(&m3,&regs[4],&regs[5],3);
 8001f88:	2303      	movs	r3, #3
 8001f8a:	4a4d      	ldr	r2, [pc, #308]	; (80020c0 <init_fsm+0x258>)
 8001f8c:	494d      	ldr	r1, [pc, #308]	; (80020c4 <init_fsm+0x25c>)
 8001f8e:	4850      	ldr	r0, [pc, #320]	; (80020d0 <init_fsm+0x268>)
 8001f90:	f000 fe78 	bl	8002c84 <Motor_init>

    /* Calibrate motors and handle possible failure */
    calibration(&status_Reg, motors);
 8001f94:	494f      	ldr	r1, [pc, #316]	; (80020d4 <init_fsm+0x26c>)
 8001f96:	4844      	ldr	r0, [pc, #272]	; (80020a8 <init_fsm+0x240>)
 8001f98:	f7ff f87c 	bl	8001094 <calibration>
    if(!calibrated){
 8001f9c:	4b4e      	ldr	r3, [pc, #312]	; (80020d8 <init_fsm+0x270>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	f083 0301 	eor.w	r3, r3, #1
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <init_fsm+0x156>
        errorStatus.calibrationFailure = 1;
 8001faa:	4a37      	ldr	r2, [pc, #220]	; (8002088 <init_fsm+0x220>)
 8001fac:	7813      	ldrb	r3, [r2, #0]
 8001fae:	f043 0308 	orr.w	r3, r3, #8
 8001fb2:	7013      	strb	r3, [r2, #0]
        update_fsm(&state, FAULT_CMD);
 8001fb4:	2106      	movs	r1, #6
 8001fb6:	4832      	ldr	r0, [pc, #200]	; (8002080 <init_fsm+0x218>)
 8001fb8:	f000 f966 	bl	8002288 <update_fsm>
        return;
 8001fbc:	e058      	b.n	8002070 <init_fsm+0x208>
    }

    /* Initialize control PID */
    control_init(&pid1,kp,ki,kd,0,0,0,CONTROL_INIT);
 8001fbe:	4b47      	ldr	r3, [pc, #284]	; (80020dc <init_fsm+0x274>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <init_fsm+0x278>)
 8001fc6:	ed93 7a00 	vldr	s14, [r3]
 8001fca:	4b46      	ldr	r3, [pc, #280]	; (80020e4 <init_fsm+0x27c>)
 8001fcc:	edd3 6a00 	vldr	s13, [r3]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	ed9f 2b29 	vldr	d2, [pc, #164]	; 8002078 <init_fsm+0x210>
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	eddf 1a43 	vldr	s3, [pc, #268]	; 80020e8 <init_fsm+0x280>
 8001fdc:	eeb0 1a66 	vmov.f32	s2, s13
 8001fe0:	eef0 0a47 	vmov.f32	s1, s14
 8001fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe8:	4840      	ldr	r0, [pc, #256]	; (80020ec <init_fsm+0x284>)
 8001fea:	f7ff f98b 	bl	8001304 <control_init>
    pids[0]=&pid1;
 8001fee:	4b40      	ldr	r3, [pc, #256]	; (80020f0 <init_fsm+0x288>)
 8001ff0:	4a3e      	ldr	r2, [pc, #248]	; (80020ec <init_fsm+0x284>)
 8001ff2:	601a      	str	r2, [r3, #0]
    control_init(&pid2,kp,ki,kd,0,0,0,CONTROL_INIT);
 8001ff4:	4b39      	ldr	r3, [pc, #228]	; (80020dc <init_fsm+0x274>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	4b39      	ldr	r3, [pc, #228]	; (80020e0 <init_fsm+0x278>)
 8001ffc:	ed93 7a00 	vldr	s14, [r3]
 8002000:	4b38      	ldr	r3, [pc, #224]	; (80020e4 <init_fsm+0x27c>)
 8002002:	edd3 6a00 	vldr	s13, [r3]
 8002006:	2200      	movs	r2, #0
 8002008:	ed9f 2b1b 	vldr	d2, [pc, #108]	; 8002078 <init_fsm+0x210>
 800200c:	2100      	movs	r1, #0
 800200e:	eddf 1a36 	vldr	s3, [pc, #216]	; 80020e8 <init_fsm+0x280>
 8002012:	eeb0 1a66 	vmov.f32	s2, s13
 8002016:	eef0 0a47 	vmov.f32	s1, s14
 800201a:	eeb0 0a67 	vmov.f32	s0, s15
 800201e:	4835      	ldr	r0, [pc, #212]	; (80020f4 <init_fsm+0x28c>)
 8002020:	f7ff f970 	bl	8001304 <control_init>
    pids[1]=&pid2;
 8002024:	4b32      	ldr	r3, [pc, #200]	; (80020f0 <init_fsm+0x288>)
 8002026:	4a33      	ldr	r2, [pc, #204]	; (80020f4 <init_fsm+0x28c>)
 8002028:	605a      	str	r2, [r3, #4]
    control_init(&pid3,kp,ki,kd,0,0,0,CONTROL_INIT);
 800202a:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <init_fsm+0x274>)
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <init_fsm+0x278>)
 8002032:	ed93 7a00 	vldr	s14, [r3]
 8002036:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <init_fsm+0x27c>)
 8002038:	edd3 6a00 	vldr	s13, [r3]
 800203c:	2200      	movs	r2, #0
 800203e:	ed9f 2b0e 	vldr	d2, [pc, #56]	; 8002078 <init_fsm+0x210>
 8002042:	2100      	movs	r1, #0
 8002044:	eddf 1a28 	vldr	s3, [pc, #160]	; 80020e8 <init_fsm+0x280>
 8002048:	eeb0 1a66 	vmov.f32	s2, s13
 800204c:	eef0 0a47 	vmov.f32	s1, s14
 8002050:	eeb0 0a67 	vmov.f32	s0, s15
 8002054:	4828      	ldr	r0, [pc, #160]	; (80020f8 <init_fsm+0x290>)
 8002056:	f7ff f955 	bl	8001304 <control_init>
    pids[2]=&pid3;
 800205a:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <init_fsm+0x288>)
 800205c:	4a26      	ldr	r2, [pc, #152]	; (80020f8 <init_fsm+0x290>)
 800205e:	609a      	str	r2, [r3, #8]

    /* Increment initialization count and set the FSM to ready */
    count_init++;
 8002060:	4b26      	ldr	r3, [pc, #152]	; (80020fc <init_fsm+0x294>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	4a25      	ldr	r2, [pc, #148]	; (80020fc <init_fsm+0x294>)
 8002068:	6013      	str	r3, [r2, #0]
    state.ready = 1;
 800206a:	4b05      	ldr	r3, [pc, #20]	; (8002080 <init_fsm+0x218>)
 800206c:	2201      	movs	r2, #1
 800206e:	70da      	strb	r2, [r3, #3]
}
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	f3af 8000 	nop.w
	...
 8002080:	20000574 	.word	0x20000574
 8002084:	200002d4 	.word	0x200002d4
 8002088:	2000033c 	.word	0x2000033c
 800208c:	20000738 	.word	0x20000738
 8002090:	20000608 	.word	0x20000608
 8002094:	20000654 	.word	0x20000654
 8002098:	200006a0 	.word	0x200006a0
 800209c:	200004fc 	.word	0x200004fc
 80020a0:	20000508 	.word	0x20000508
 80020a4:	20000514 	.word	0x20000514
 80020a8:	2000039c 	.word	0x2000039c
 80020ac:	200003bc 	.word	0x200003bc
 80020b0:	20000524 	.word	0x20000524
 80020b4:	20000520 	.word	0x20000520
 80020b8:	2000052c 	.word	0x2000052c
 80020bc:	20000528 	.word	0x20000528
 80020c0:	20000534 	.word	0x20000534
 80020c4:	20000530 	.word	0x20000530
 80020c8:	20000538 	.word	0x20000538
 80020cc:	2000054c 	.word	0x2000054c
 80020d0:	20000560 	.word	0x20000560
 80020d4:	20000018 	.word	0x20000018
 80020d8:	20000364 	.word	0x20000364
 80020dc:	20000004 	.word	0x20000004
 80020e0:	20000008 	.word	0x20000008
 80020e4:	20000368 	.word	0x20000368
 80020e8:	00000000 	.word	0x00000000
 80020ec:	200003d0 	.word	0x200003d0
 80020f0:	200004f0 	.word	0x200004f0
 80020f4:	20000430 	.word	0x20000430
 80020f8:	20000490 	.word	0x20000490
 80020fc:	20000338 	.word	0x20000338

08002100 <run_fsm>:
// Finite State Machine (FSM) Runner
// This function is run every timer6 interrupt cycle
void run_fsm(FSMStruct * fsmstate)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
    // State transition management
    // Safely exit the old state if the next state is different
    if(fsmstate->next_state != fsmstate->state)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	785a      	ldrb	r2, [r3, #1]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d00d      	beq.n	8002130 <run_fsm+0x30>
    {
        fsm_exit_state(fsmstate);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f875 	bl	8002204 <fsm_exit_state>

        // If the previous state is ready, enter the new state
        if(fsmstate->ready)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	78db      	ldrb	r3, [r3, #3]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d006      	beq.n	8002130 <run_fsm+0x30>
        {
            fsmstate->state = fsmstate->next_state;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	785a      	ldrb	r2, [r3, #1]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	701a      	strb	r2, [r3, #0]
            fsm_enter_state(fsmstate);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f848 	bl	80021c0 <fsm_enter_state>
        }
    }

    // Process tasks based on the current state
    switch(fsmstate->state)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b07      	cmp	r3, #7
 8002136:	d832      	bhi.n	800219e <run_fsm+0x9e>
 8002138:	a201      	add	r2, pc, #4	; (adr r2, 8002140 <run_fsm+0x40>)
 800213a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800213e:	bf00      	nop
 8002140:	08002161 	.word	0x08002161
 8002144:	08002199 	.word	0x08002199
 8002148:	0800216f 	.word	0x0800216f
 800214c:	08002179 	.word	0x08002179
 8002150:	08002199 	.word	0x08002199
 8002154:	08002199 	.word	0x08002199
 8002158:	0800218d 	.word	0x0800218d
 800215c:	08002199 	.word	0x08002199
    {
        case INIT_MODE:
            if(count_init==0)
 8002160:	4b11      	ldr	r3, [pc, #68]	; (80021a8 <run_fsm+0xa8>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d119      	bne.n	800219c <run_fsm+0x9c>
            {
                init_fsm();  //can cause infinite loop - need to check
 8002168:	f7ff fe7e 	bl	8001e68 <init_fsm>
            }
            break;
 800216c:	e016      	b.n	800219c <run_fsm+0x9c>
        case MENU_MODE:
            // menu();
            break;

        case CALIBRATION_MODE:
            calibration(&status_Reg, motors);
 800216e:	490f      	ldr	r1, [pc, #60]	; (80021ac <run_fsm+0xac>)
 8002170:	480f      	ldr	r0, [pc, #60]	; (80021b0 <run_fsm+0xb0>)
 8002172:	f7fe ff8f 	bl	8001094 <calibration>
            break;
 8002176:	e012      	b.n	800219e <run_fsm+0x9e>

        case MOTOR_MODE:
            watchdog();
 8002178:	f000 f912 	bl	80023a0 <watchdog>
            controller_faults();
 800217c:	f000 f8f6 	bl	800236c <controller_faults>

            // pid_step(&status_Reg, pids, motors);
            impedance_step(&status_Reg, pids, motors);
 8002180:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <run_fsm+0xac>)
 8002182:	490c      	ldr	r1, [pc, #48]	; (80021b4 <run_fsm+0xb4>)
 8002184:	480a      	ldr	r0, [pc, #40]	; (80021b0 <run_fsm+0xb0>)
 8002186:	f7ff fb0b 	bl	80017a0 <impedance_step>
            break;
 800218a:	e008      	b.n	800219e <run_fsm+0x9e>
        case ENCODER_MODE:
            // read_encoder();
            break;

        case FAULT_MODE:
            Errors_Handler(errorStatus, &state);
 800218c:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <run_fsm+0xb8>)
 800218e:	490b      	ldr	r1, [pc, #44]	; (80021bc <run_fsm+0xbc>)
 8002190:	7818      	ldrb	r0, [r3, #0]
 8002192:	f000 f963 	bl	800245c <Errors_Handler>
            break;
 8002196:	e002      	b.n	800219e <run_fsm+0x9e>
            break;
 8002198:	bf00      	nop
 800219a:	e000      	b.n	800219e <run_fsm+0x9e>
            break;
 800219c:	bf00      	nop

        case WATCHDOG_MODE:
            // Handle watchdog mode
            break;
    }
}
 800219e:	bf00      	nop
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000338 	.word	0x20000338
 80021ac:	20000018 	.word	0x20000018
 80021b0:	2000039c 	.word	0x2000039c
 80021b4:	200004f0 	.word	0x200004f0
 80021b8:	2000033c 	.word	0x2000033c
 80021bc:	20000574 	.word	0x20000574

080021c0 <fsm_enter_state>:

// FSM State Enter
// Called when entering a new state. Do necessary setup.
void fsm_enter_state(FSMStruct * fsmstate)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    switch(fsmstate->state)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d811      	bhi.n	80021f6 <fsm_enter_state+0x36>
 80021d2:	a201      	add	r2, pc, #4	; (adr r2, 80021d8 <fsm_enter_state+0x18>)
 80021d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d8:	080021f5 	.word	0x080021f5
 80021dc:	080021f5 	.word	0x080021f5
 80021e0:	080021f5 	.word	0x080021f5
 80021e4:	080021f5 	.word	0x080021f5
 80021e8:	080021f5 	.word	0x080021f5
 80021ec:	080021f5 	.word	0x080021f5
 80021f0:	080021f5 	.word	0x080021f5
    {
        case MENU_MODE:
            // Setup for MENU_MODE
            break;
 80021f4:	bf00      	nop

        case WATCHDOG_MODE:
            // Setup for WATCHDOG_MODE
            break;
    }
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop

08002204 <fsm_exit_state>:

// FSM State Exit
// Called when exiting the current state. Do necessary cleanup.
void fsm_exit_state(FSMStruct * fsmstate)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    switch(fsmstate->state)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b07      	cmp	r3, #7
 8002212:	d833      	bhi.n	800227c <fsm_exit_state+0x78>
 8002214:	a201      	add	r2, pc, #4	; (adr r2, 800221c <fsm_exit_state+0x18>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	0800223d 	.word	0x0800223d
 8002220:	08002245 	.word	0x08002245
 8002224:	08002265 	.word	0x08002265
 8002228:	0800225d 	.word	0x0800225d
 800222c:	0800224d 	.word	0x0800224d
 8002230:	08002255 	.word	0x08002255
 8002234:	0800226d 	.word	0x0800226d
 8002238:	08002275 	.word	0x08002275
    {
        case INIT_MODE:
            fsmstate->ready = 1;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	70da      	strb	r2, [r3, #3]
            break;
 8002242:	e01b      	b.n	800227c <fsm_exit_state+0x78>

        case MENU_MODE:
            fsmstate->ready = 1;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	70da      	strb	r2, [r3, #3]
            break;
 800224a:	e017      	b.n	800227c <fsm_exit_state+0x78>

        case SETUP_MODE:
            fsmstate->ready = 1;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	70da      	strb	r2, [r3, #3]
            break;
 8002252:	e013      	b.n	800227c <fsm_exit_state+0x78>

        case ENCODER_MODE:
            fsmstate->ready = 1;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	70da      	strb	r2, [r3, #3]
            break;
 800225a:	e00f      	b.n	800227c <fsm_exit_state+0x78>

        case MOTOR_MODE:
            fsmstate->ready = 1;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	70da      	strb	r2, [r3, #3]
            break;
 8002262:	e00b      	b.n	800227c <fsm_exit_state+0x78>

        case CALIBRATION_MODE:
            fsmstate->ready = 1;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	70da      	strb	r2, [r3, #3]
            break;
 800226a:	e007      	b.n	800227c <fsm_exit_state+0x78>

        case FAULT_MODE:
            fsmstate->ready = 1;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	70da      	strb	r2, [r3, #3]
            break;
 8002272:	e003      	b.n	800227c <fsm_exit_state+0x78>

        case WATCHDOG_MODE:
            fsmstate->ready = 1;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	70da      	strb	r2, [r3, #3]
            break;
 800227a:	bf00      	nop
    }
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <update_fsm>:

// FSM State Update
// Only run when new state-change information is received on FDCAN input.
void update_fsm(FSMStruct * fsmstate, int fsm_input)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
    // If MENU_CMD is received, set next state to MENU_MODE and not ready
    if(fsm_input == MENU_CMD)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d106      	bne.n	80022a6 <update_fsm+0x1e>
    {
        fsmstate->next_state = MENU_MODE;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	705a      	strb	r2, [r3, #1]
        fsmstate->ready = 0;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	70da      	strb	r2, [r3, #3]
        return;
 80022a4:	e05c      	b.n	8002360 <update_fsm+0xd8>
    }

    // Process state change command based on the current state
    switch(fsmstate->state)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	2b05      	cmp	r3, #5
 80022ac:	d858      	bhi.n	8002360 <update_fsm+0xd8>
 80022ae:	a201      	add	r2, pc, #4	; (adr r2, 80022b4 <update_fsm+0x2c>)
 80022b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b4:	080022cd 	.word	0x080022cd
 80022b8:	080022f9 	.word	0x080022f9
 80022bc:	08002361 	.word	0x08002361
 80022c0:	08002361 	.word	0x08002361
 80022c4:	08002361 	.word	0x08002361
 80022c8:	08002361 	.word	0x08002361
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d003      	beq.n	80022da <update_fsm+0x52>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	2b06      	cmp	r3, #6
 80022d6:	d007      	beq.n	80022e8 <update_fsm+0x60>
                case FAULT_CMD:
                    fsmstate->next_state = INIT_MODE;
                    fsmstate->ready = 0;
                    break;
            }
            break;
 80022d8:	e042      	b.n	8002360 <update_fsm+0xd8>
                    fsmstate->next_state = MOTOR_MODE;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2203      	movs	r2, #3
 80022de:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	70da      	strb	r2, [r3, #3]
                    break;
 80022e6:	e006      	b.n	80022f6 <update_fsm+0x6e>
                    fsmstate->next_state = INIT_MODE;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	70da      	strb	r2, [r3, #3]
                    break;
 80022f4:	bf00      	nop
            break;
 80022f6:	e033      	b.n	8002360 <update_fsm+0xd8>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	3b02      	subs	r3, #2
 80022fc:	2b06      	cmp	r3, #6
 80022fe:	d82e      	bhi.n	800235e <update_fsm+0xd6>
 8002300:	a201      	add	r2, pc, #4	; (adr r2, 8002308 <update_fsm+0x80>)
 8002302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002306:	bf00      	nop
 8002308:	08002325 	.word	0x08002325
 800230c:	08002333 	.word	0x08002333
 8002310:	0800234f 	.word	0x0800234f
 8002314:	08002341 	.word	0x08002341
 8002318:	0800235d 	.word	0x0800235d
 800231c:	0800235d 	.word	0x0800235d
 8002320:	0800235d 	.word	0x0800235d

        case MENU_MODE:
            switch (fsm_input)
            {
                case CALIBRATION_CMD:
                    fsmstate->next_state = CALIBRATION_MODE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2202      	movs	r2, #2
 8002328:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	70da      	strb	r2, [r3, #3]
                    break;
 8002330:	e015      	b.n	800235e <update_fsm+0xd6>

                case MOTOR_CMD:
                    fsmstate->next_state = MOTOR_MODE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2203      	movs	r2, #3
 8002336:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	70da      	strb	r2, [r3, #3]
                    break;
 800233e:	e00e      	b.n	800235e <update_fsm+0xd6>

                case ENCODER_CMD:
                    fsmstate->next_state = ENCODER_MODE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2205      	movs	r2, #5
 8002344:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	70da      	strb	r2, [r3, #3]
                    break;
 800234c:	e007      	b.n	800235e <update_fsm+0xd6>

                case SETUP_CMD:
                    fsmstate->next_state = SETUP_MODE;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2204      	movs	r2, #4
 8002352:	705a      	strb	r2, [r3, #1]
                    fsmstate->ready = 0;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	70da      	strb	r2, [r3, #3]
                    break;
 800235a:	e000      	b.n	800235e <update_fsm+0xd6>
                    // Handle ZERO_CMD
                    break;

                case FAULT_CMD:
                    // Handle FAULT_CMD
                    break;
 800235c:	bf00      	nop

                case WATCHDOG_CMD:
                    // Handle WATCHDOG_CMD
                    break;
            }
            break;
 800235e:	bf00      	nop

        case MOTOR_MODE:
            // Handle state change in MOTOR_MODE
            break;
    }
}
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop

0800236c <controller_faults>:

 // Controller Faults Function
 // This function checks if the MAX controller has encountered any faults
 void controller_faults(void)
 {
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
     // Reads fault pin from MAX controller
     // If pin is reset (i.e., GPIO_PIN_RESET), there's a controller fault
     if(HAL_GPIO_ReadPin(MAX_FAULT_GPIO_Port, MAX_FAULT_Pin) == GPIO_PIN_RESET)
 8002370:	2120      	movs	r1, #32
 8002372:	4808      	ldr	r0, [pc, #32]	; (8002394 <controller_faults+0x28>)
 8002374:	f003 fe92 	bl	800609c <HAL_GPIO_ReadPin>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d108      	bne.n	8002390 <controller_faults+0x24>
     {
         // Update error status to signify controller fault
         errorStatus.controllerFault = 1;
 800237e:	4a06      	ldr	r2, [pc, #24]	; (8002398 <controller_faults+0x2c>)
 8002380:	7813      	ldrb	r3, [r2, #0]
 8002382:	f043 0310 	orr.w	r3, r3, #16
 8002386:	7013      	strb	r3, [r2, #0]

         // Update FSM to FAULT_MODE
         update_fsm(&state, FAULT_MODE);
 8002388:	2106      	movs	r1, #6
 800238a:	4804      	ldr	r0, [pc, #16]	; (800239c <controller_faults+0x30>)
 800238c:	f7ff ff7c 	bl	8002288 <update_fsm>
     }
 }
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	48000800 	.word	0x48000800
 8002398:	2000033c 	.word	0x2000033c
 800239c:	20000574 	.word	0x20000574

080023a0 <watchdog>:

 // Watchdog Function
 // This function acts as a watchdog timer for three motors
 void watchdog()
 {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
     // Checks if motors are calibrated
     if(calibrated)
 80023a4:	4b23      	ldr	r3, [pc, #140]	; (8002434 <watchdog+0x94>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d041      	beq.n	8002430 <watchdog+0x90>
     {
         // If the counter for motor 1 exceeds 97000
         // It sets the motor direction to BREAK and updates the FSM to FAULT_MODE
         if(counter[0]>97000)
 80023ac:	4b22      	ldr	r3, [pc, #136]	; (8002438 <watchdog+0x98>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a22      	ldr	r2, [pc, #136]	; (800243c <watchdog+0x9c>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d910      	bls.n	80023d8 <watchdog+0x38>
         {
             Motor_setDirection(1, BREAK,&status_Reg);
 80023b6:	4a22      	ldr	r2, [pc, #136]	; (8002440 <watchdog+0xa0>)
 80023b8:	2103      	movs	r1, #3
 80023ba:	2001      	movs	r0, #1
 80023bc:	f000 fd2c 	bl	8002e18 <Motor_setDirection>
             watchdog1=true;
 80023c0:	4b20      	ldr	r3, [pc, #128]	; (8002444 <watchdog+0xa4>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	701a      	strb	r2, [r3, #0]
             errorStatus.watchdogTimeout = 1;
 80023c6:	4a20      	ldr	r2, [pc, #128]	; (8002448 <watchdog+0xa8>)
 80023c8:	7813      	ldrb	r3, [r2, #0]
 80023ca:	f043 0320 	orr.w	r3, r3, #32
 80023ce:	7013      	strb	r3, [r2, #0]
             update_fsm(&state, FAULT_MODE);
 80023d0:	2106      	movs	r1, #6
 80023d2:	481e      	ldr	r0, [pc, #120]	; (800244c <watchdog+0xac>)
 80023d4:	f7ff ff58 	bl	8002288 <update_fsm>
         }
         // Similarly for motor 2 and counter > 109000
         if(counter[1]>109000)
 80023d8:	4b17      	ldr	r3, [pc, #92]	; (8002438 <watchdog+0x98>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	4a1c      	ldr	r2, [pc, #112]	; (8002450 <watchdog+0xb0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d910      	bls.n	8002404 <watchdog+0x64>
         {
             Motor_setDirection(2, BREAK,&status_Reg);
 80023e2:	4a17      	ldr	r2, [pc, #92]	; (8002440 <watchdog+0xa0>)
 80023e4:	2103      	movs	r1, #3
 80023e6:	2002      	movs	r0, #2
 80023e8:	f000 fd16 	bl	8002e18 <Motor_setDirection>
             watchdog2=true;
 80023ec:	4b19      	ldr	r3, [pc, #100]	; (8002454 <watchdog+0xb4>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
             errorStatus.watchdogTimeout = 1;
 80023f2:	4a15      	ldr	r2, [pc, #84]	; (8002448 <watchdog+0xa8>)
 80023f4:	7813      	ldrb	r3, [r2, #0]
 80023f6:	f043 0320 	orr.w	r3, r3, #32
 80023fa:	7013      	strb	r3, [r2, #0]
             update_fsm(&state, FAULT_MODE);
 80023fc:	2106      	movs	r1, #6
 80023fe:	4813      	ldr	r0, [pc, #76]	; (800244c <watchdog+0xac>)
 8002400:	f7ff ff42 	bl	8002288 <update_fsm>
         }
         // Similarly for motor 3 and counter > 109000
         if(counter[2]>109000)
 8002404:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <watchdog+0x98>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	4a11      	ldr	r2, [pc, #68]	; (8002450 <watchdog+0xb0>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d910      	bls.n	8002430 <watchdog+0x90>
         {
             Motor_setDirection(3, BREAK,&status_Reg);
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <watchdog+0xa0>)
 8002410:	2103      	movs	r1, #3
 8002412:	2003      	movs	r0, #3
 8002414:	f000 fd00 	bl	8002e18 <Motor_setDirection>
             watchdog3=true;
 8002418:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <watchdog+0xb8>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
             errorStatus.watchdogTimeout = 1;
 800241e:	4a0a      	ldr	r2, [pc, #40]	; (8002448 <watchdog+0xa8>)
 8002420:	7813      	ldrb	r3, [r2, #0]
 8002422:	f043 0320 	orr.w	r3, r3, #32
 8002426:	7013      	strb	r3, [r2, #0]
             update_fsm(&state, FAULT_MODE);
 8002428:	2106      	movs	r1, #6
 800242a:	4808      	ldr	r0, [pc, #32]	; (800244c <watchdog+0xac>)
 800242c:	f7ff ff2c 	bl	8002288 <update_fsm>
         }
     }
 }
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20000364 	.word	0x20000364
 8002438:	20000340 	.word	0x20000340
 800243c:	00017ae8 	.word	0x00017ae8
 8002440:	2000039c 	.word	0x2000039c
 8002444:	20000365 	.word	0x20000365
 8002448:	2000033c 	.word	0x2000033c
 800244c:	20000574 	.word	0x20000574
 8002450:	0001a9c8 	.word	0x0001a9c8
 8002454:	20000366 	.word	0x20000366
 8002458:	20000367 	.word	0x20000367

0800245c <Errors_Handler>:

 // Error Handler
 // This function handles errors based on the FSMErrorStatus structure
 void Errors_Handler(FSMErrorStatus errorStatus, FSMStruct* fsmstate)
 {
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	7138      	strb	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
     // Checks if there's an initialization failure
     if(errorStatus.initFailure)
 8002466:	793b      	ldrb	r3, [r7, #4]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <Errors_Handler+0x1e>
     {
         // Handle initialization failure - e.g., log, notify user, attempt recovery
         update_fsm(&state, INIT_CMD);
 8002472:	2100      	movs	r1, #0
 8002474:	4816      	ldr	r0, [pc, #88]	; (80024d0 <Errors_Handler+0x74>)
 8002476:	f7ff ff07 	bl	8002288 <update_fsm>
     {
         // Handle Timer errors - e.g., log, notify user, attempt recovery
     }

     // Checks if there's a calibration failure
     if(errorStatus.calibrationFailure)
 800247a:	793b      	ldrb	r3, [r7, #4]
 800247c:	f003 0308 	and.w	r3, r3, #8
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00c      	beq.n	80024a0 <Errors_Handler+0x44>
     {
         // Reset calibration counters and start calibration again
         counter_calibration[0]=0;
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <Errors_Handler+0x78>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
         counter_calibration[1]=0;
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <Errors_Handler+0x78>)
 800248e:	2200      	movs	r2, #0
 8002490:	605a      	str	r2, [r3, #4]
         counter_calibration[2]=0;
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <Errors_Handler+0x78>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
         calibration(&status_Reg, motors);
 8002498:	490f      	ldr	r1, [pc, #60]	; (80024d8 <Errors_Handler+0x7c>)
 800249a:	4810      	ldr	r0, [pc, #64]	; (80024dc <Errors_Handler+0x80>)
 800249c:	f7fe fdfa 	bl	8001094 <calibration>
         // Handle calibration failure - e.g., log, notify user, attempt recovery
     }

     // Checks if there's a controller fault
     if(errorStatus.controllerFault)
 80024a0:	793b      	ldrb	r3, [r7, #4]
 80024a2:	f003 0310 	and.w	r3, r3, #16
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d00d      	beq.n	80024c8 <Errors_Handler+0x6c>
     {
         // Reads the status and fault registers from the MAX controller
         stats_.result=MAX22200_read_register(MAX22200_STATUS, &stats_.status);
 80024ac:	490c      	ldr	r1, [pc, #48]	; (80024e0 <Errors_Handler+0x84>)
 80024ae:	2000      	movs	r0, #0
 80024b0:	f000 fa96 	bl	80029e0 <MAX22200_read_register>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <Errors_Handler+0x84>)
 80024b8:	6053      	str	r3, [r2, #4]
         stats_.result=MAX22200_read_register(MAX22200_FAULT, &stats_.status);
 80024ba:	4909      	ldr	r1, [pc, #36]	; (80024e0 <Errors_Handler+0x84>)
 80024bc:	2009      	movs	r0, #9
 80024be:	f000 fa8f 	bl	80029e0 <MAX22200_read_register>
 80024c2:	4603      	mov	r3, r0
 80024c4:	4a06      	ldr	r2, [pc, #24]	; (80024e0 <Errors_Handler+0x84>)
 80024c6:	6053      	str	r3, [r2, #4]
     // Checks if there's a watchdog timeout
     if(errorStatus.watchdogTimeout)
     {
         // Handle watchdog timeout - e.g., log, notify user, attempt recovery
     }
 }
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	20000574 	.word	0x20000574
 80024d4:	2000034c 	.word	0x2000034c
 80024d8:	20000018 	.word	0x20000018
 80024dc:	2000039c 	.word	0x2000039c
 80024e0:	200003bc 	.word	0x200003bc

080024e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ea:	f107 0314 	add.w	r3, r7, #20
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	60da      	str	r2, [r3, #12]
 80024f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024fa:	4b45      	ldr	r3, [pc, #276]	; (8002610 <MX_GPIO_Init+0x12c>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	4a44      	ldr	r2, [pc, #272]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002500:	f043 0320 	orr.w	r3, r3, #32
 8002504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002506:	4b42      	ldr	r3, [pc, #264]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002512:	4b3f      	ldr	r3, [pc, #252]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002516:	4a3e      	ldr	r2, [pc, #248]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002518:	f043 0304 	orr.w	r3, r3, #4
 800251c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800251e:	4b3c      	ldr	r3, [pc, #240]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800252a:	4b39      	ldr	r3, [pc, #228]	; (8002610 <MX_GPIO_Init+0x12c>)
 800252c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252e:	4a38      	ldr	r2, [pc, #224]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002536:	4b36      	ldr	r3, [pc, #216]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002542:	4b33      	ldr	r3, [pc, #204]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	4a32      	ldr	r2, [pc, #200]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800254e:	4b30      	ldr	r3, [pc, #192]	; (8002610 <MX_GPIO_Init+0x12c>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, uLED_G_Pin|uLED_R_Pin, GPIO_PIN_RESET);
 800255a:	2200      	movs	r2, #0
 800255c:	210c      	movs	r1, #12
 800255e:	482d      	ldr	r0, [pc, #180]	; (8002614 <MX_GPIO_Init+0x130>)
 8002560:	f003 fdb4 	bl	80060cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MAX_TRIGA_Pin|MAX_TRIGB_Pin|MAX_EN_Pin|SPI_MAX_CMD_Pin, GPIO_PIN_RESET);
 8002564:	2200      	movs	r2, #0
 8002566:	2117      	movs	r1, #23
 8002568:	482b      	ldr	r0, [pc, #172]	; (8002618 <MX_GPIO_Init+0x134>)
 800256a:	f003 fdaf 	bl	80060cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800256e:	2200      	movs	r2, #0
 8002570:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002578:	f003 fda8 	bl	80060cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = uLED_G_Pin|uLED_R_Pin;
 800257c:	230c      	movs	r3, #12
 800257e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002580:	2301      	movs	r3, #1
 8002582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	4619      	mov	r1, r3
 8002592:	4820      	ldr	r0, [pc, #128]	; (8002614 <MX_GPIO_Init+0x130>)
 8002594:	f003 fc00 	bl	8005d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAX_FAULT_Pin;
 8002598:	2320      	movs	r3, #32
 800259a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259c:	2300      	movs	r3, #0
 800259e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAX_FAULT_GPIO_Port, &GPIO_InitStruct);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	4619      	mov	r1, r3
 80025aa:	481a      	ldr	r0, [pc, #104]	; (8002614 <MX_GPIO_Init+0x130>)
 80025ac:	f003 fbf4 	bl	8005d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MAX_TRIGA_Pin|MAX_TRIGB_Pin|MAX_EN_Pin|SPI_MAX_CMD_Pin;
 80025b0:	2317      	movs	r3, #23
 80025b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b4:	2301      	movs	r3, #1
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	4619      	mov	r1, r3
 80025c6:	4814      	ldr	r0, [pc, #80]	; (8002618 <MX_GPIO_Init+0x134>)
 80025c8:	f003 fbe6 	bl	8005d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LR_Bit_Pin|ID_Bit0_Pin|ID_Bit1_Pin|ID_Bit2_Pin;
 80025cc:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80025d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4619      	mov	r1, r3
 80025e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025e4:	f003 fbd8 	bl	8005d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80025e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ee:	2301      	movs	r3, #1
 80025f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80025fa:	f107 0314 	add.w	r3, r7, #20
 80025fe:	4619      	mov	r1, r3
 8002600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002604:	f003 fbc8 	bl	8005d98 <HAL_GPIO_Init>

}
 8002608:	bf00      	nop
 800260a:	3728      	adds	r7, #40	; 0x28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40021000 	.word	0x40021000
 8002614:	48000800 	.word	0x48000800
 8002618:	48000400 	.word	0x48000400

0800261c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002620:	f001 f91d 	bl	800385e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002624:	f000 f81b 	bl	800265e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002628:	f7ff ff5c 	bl	80024e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800262c:	f7ff fa6a 	bl	8001b04 <MX_DMA_Init>
  MX_ADC1_Init();
 8002630:	f7fe fab8 	bl	8000ba4 <MX_ADC1_Init>
  MX_ADC3_Init();
 8002634:	f7fe fb2e 	bl	8000c94 <MX_ADC3_Init>
  MX_ADC4_Init();
 8002638:	f7fe fba4 	bl	8000d84 <MX_ADC4_Init>
  MX_FDCAN2_Init();
 800263c:	f7ff fad0 	bl	8001be0 <MX_FDCAN2_Init>
  MX_SPI3_Init();
 8002640:	f000 fc94 	bl	8002f6c <MX_SPI3_Init>
  MX_TIM1_Init();
 8002644:	f000 fe5e 	bl	8003304 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002648:	f000 feb6 	bl	80033b8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800264c:	f000 ff08 	bl	8003460 <MX_TIM3_Init>
  MX_TIM6_Init();
 8002650:	f000 ffaa 	bl	80035a8 <MX_TIM6_Init>
  MX_TIM5_Init();
 8002654:	f000 ff5a 	bl	800350c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
//  HAL_Delay(40000);
  init_fsm();
 8002658:	f7ff fc06 	bl	8001e68 <init_fsm>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800265c:	e7fe      	b.n	800265c <main+0x40>

0800265e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b094      	sub	sp, #80	; 0x50
 8002662:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002664:	f107 0318 	add.w	r3, r7, #24
 8002668:	2238      	movs	r2, #56	; 0x38
 800266a:	2100      	movs	r1, #0
 800266c:	4618      	mov	r0, r3
 800266e:	f006 fa37 	bl	8008ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002680:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002684:	f003 fd3a 	bl	80060fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002688:	2302      	movs	r3, #2
 800268a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800268c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002690:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002692:	2340      	movs	r3, #64	; 0x40
 8002694:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002696:	2302      	movs	r3, #2
 8002698:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800269a:	2302      	movs	r3, #2
 800269c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800269e:	2301      	movs	r3, #1
 80026a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 18;
 80026a2:	2312      	movs	r3, #18
 80026a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026a6:	2302      	movs	r3, #2
 80026a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80026aa:	2306      	movs	r3, #6
 80026ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026ae:	2302      	movs	r3, #2
 80026b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026b2:	f107 0318 	add.w	r3, r7, #24
 80026b6:	4618      	mov	r0, r3
 80026b8:	f003 fdd4 	bl	8006264 <HAL_RCC_OscConfig>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80026c2:	f000 f818 	bl	80026f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026c6:	230f      	movs	r3, #15
 80026c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026ca:	2303      	movs	r3, #3
 80026cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026da:	1d3b      	adds	r3, r7, #4
 80026dc:	2104      	movs	r1, #4
 80026de:	4618      	mov	r0, r3
 80026e0:	f004 f8d8 	bl	8006894 <HAL_RCC_ClockConfig>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <SystemClock_Config+0x90>
  {
    Error_Handler();
 80026ea:	f000 f804 	bl	80026f6 <Error_Handler>
  }
}
 80026ee:	bf00      	nop
 80026f0:	3750      	adds	r7, #80	; 0x50
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026fa:	b672      	cpsid	i
}
 80026fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026fe:	e7fe      	b.n	80026fe <Error_Handler+0x8>

08002700 <MAX22200_init>:
uint8_t MAX22200_tx[16];  // SPI TX buffer
uint8_t MAX22200_rx[16];  // SPI RX buffer

// Initialize the MAX22200
void MAX22200_init(MAX22200_status *stats)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
    // Enable the device
    MAX22200_ENABLE_HIGH;
 8002708:	2201      	movs	r2, #1
 800270a:	2104      	movs	r1, #4
 800270c:	4866      	ldr	r0, [pc, #408]	; (80028a8 <MAX22200_init+0x1a8>)
 800270e:	f003 fcdd 	bl	80060cc <HAL_GPIO_WritePin>

    // Make sure Channels aren't triggered
    MAX22200_TRIGA_LOW;
 8002712:	2200      	movs	r2, #0
 8002714:	2101      	movs	r1, #1
 8002716:	4864      	ldr	r0, [pc, #400]	; (80028a8 <MAX22200_init+0x1a8>)
 8002718:	f003 fcd8 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_TRIGB_LOW;
 800271c:	2200      	movs	r2, #0
 800271e:	2102      	movs	r1, #2
 8002720:	4861      	ldr	r0, [pc, #388]	; (80028a8 <MAX22200_init+0x1a8>)
 8002722:	f003 fcd3 	bl	80060cc <HAL_GPIO_WritePin>

    MAX22200_CS_HIGH;  // Make sure CS  pin is high
 8002726:	2201      	movs	r2, #1
 8002728:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800272c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002730:	f003 fccc 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_CMD_LOW;  // Make sure CMD pin is low
 8002734:	2200      	movs	r2, #0
 8002736:	2110      	movs	r1, #16
 8002738:	485b      	ldr	r0, [pc, #364]	; (80028a8 <MAX22200_init+0x1a8>)
 800273a:	f003 fcc7 	bl	80060cc <HAL_GPIO_WritePin>

    MAX22200_write_register(0x00, 0x01); // Set active bit, otherwise the chip doesn't work
 800273e:	2101      	movs	r1, #1
 8002740:	2000      	movs	r0, #0
 8002742:	f000 f8e5 	bl	8002910 <MAX22200_write_register>
    stats->status = MAX22200_write_register(0x00, 0x00000001);   // Set Chip Active / returns the status byte
 8002746:	2101      	movs	r1, #1
 8002748:	2000      	movs	r0, #0
 800274a:	f000 f8e1 	bl	8002910 <MAX22200_write_register>
 800274e:	4603      	mov	r3, r0
 8002750:	461a      	mov	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	701a      	strb	r2, [r3, #0]
    uint32_t data1= 0X0004AA01;
 8002756:	4b55      	ldr	r3, [pc, #340]	; (80028ac <MAX22200_init+0x1ac>)
 8002758:	617b      	str	r3, [r7, #20]
    uint32_t data2 = 0x7F6432B8;
 800275a:	4b55      	ldr	r3, [pc, #340]	; (80028b0 <MAX22200_init+0x1b0>)
 800275c:	613b      	str	r3, [r7, #16]
    uint32_t data3 = 0x7F0032B8;
 800275e:	4b55      	ldr	r3, [pc, #340]	; (80028b4 <MAX22200_init+0x1b4>)
 8002760:	60fb      	str	r3, [r7, #12]
    //this sequence was added for handling bringup of the max according to datasheet sequence page 25 datasheet
    // Step 1: Read status register
    stats->result = MAX22200_read_register(MAX22200_STATUS, &stats->status);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4619      	mov	r1, r3
 8002766:	2000      	movs	r0, #0
 8002768:	f000 f93a 	bl	80029e0 <MAX22200_read_register>
 800276c:	4602      	mov	r2, r0
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	605a      	str	r2, [r3, #4]

    while (1) { // Main loop

       // Step 2: Write to status register
        stats->status = MAX22200_write_register(MAX22200_STATUS, data1);
 8002772:	6979      	ldr	r1, [r7, #20]
 8002774:	2000      	movs	r0, #0
 8002776:	f000 f8cb 	bl	8002910 <MAX22200_write_register>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	701a      	strb	r2, [r3, #0]

       while (stats->status == 0x02) {
 8002782:	e007      	b.n	8002794 <MAX22200_init+0x94>
           // If status is 0x02, write to the register again
           stats->status = MAX22200_write_register(MAX22200_STATUS, data1);
 8002784:	6979      	ldr	r1, [r7, #20]
 8002786:	2000      	movs	r0, #0
 8002788:	f000 f8c2 	bl	8002910 <MAX22200_write_register>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	701a      	strb	r2, [r3, #0]
       while (stats->status == 0x02) {
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d0f3      	beq.n	8002784 <MAX22200_init+0x84>
       }

       // Step 3: Write to channel register
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_1, data2);
 800279c:	6939      	ldr	r1, [r7, #16]
 800279e:	2001      	movs	r0, #1
 80027a0:	f000 f8b6 	bl	8002910 <MAX22200_write_register>
 80027a4:	4603      	mov	r3, r0
 80027a6:	461a      	mov	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	701a      	strb	r2, [r3, #0]

       if (stats->status == 0x02) {
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d066      	beq.n	8002882 <MAX22200_init+0x182>
           // If status is 0x02, start over from writing to the status register
           continue;
       }
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_2, data3);
 80027b4:	68f9      	ldr	r1, [r7, #12]
 80027b6:	2002      	movs	r0, #2
 80027b8:	f000 f8aa 	bl	8002910 <MAX22200_write_register>
 80027bc:	4603      	mov	r3, r0
 80027be:	461a      	mov	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	701a      	strb	r2, [r3, #0]

       if (stats->status == 0x02) {
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d05c      	beq.n	8002886 <MAX22200_init+0x186>
           // If status is 0x02, start over from writing to the status register
           continue;
       }
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_3, data2);
 80027cc:	6939      	ldr	r1, [r7, #16]
 80027ce:	2003      	movs	r0, #3
 80027d0:	f000 f89e 	bl	8002910 <MAX22200_write_register>
 80027d4:	4603      	mov	r3, r0
 80027d6:	461a      	mov	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	701a      	strb	r2, [r3, #0]

       if (stats->status == 0x02) {
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d052      	beq.n	800288a <MAX22200_init+0x18a>
           // If status is 0x02, start over from writing to the status register
           continue;
       }
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_4, data3);
 80027e4:	68f9      	ldr	r1, [r7, #12]
 80027e6:	2004      	movs	r0, #4
 80027e8:	f000 f892 	bl	8002910 <MAX22200_write_register>
 80027ec:	4603      	mov	r3, r0
 80027ee:	461a      	mov	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	701a      	strb	r2, [r3, #0]

       if (stats->status == 0x02) {
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d048      	beq.n	800288e <MAX22200_init+0x18e>
           // If status is 0x02, start over from writing to the status register
           continue;
       }
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_5, data2);
 80027fc:	6939      	ldr	r1, [r7, #16]
 80027fe:	2005      	movs	r0, #5
 8002800:	f000 f886 	bl	8002910 <MAX22200_write_register>
 8002804:	4603      	mov	r3, r0
 8002806:	461a      	mov	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	701a      	strb	r2, [r3, #0]
       // If status is 0x02, start over from writing to the status register
       if (stats->status == 0x02) {
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b02      	cmp	r3, #2
 8002812:	d03e      	beq.n	8002892 <MAX22200_init+0x192>
           continue;
       }
       stats->status = MAX22200_write_register(MAX22200_CFG_CH_6, data3);
 8002814:	68f9      	ldr	r1, [r7, #12]
 8002816:	2006      	movs	r0, #6
 8002818:	f000 f87a 	bl	8002910 <MAX22200_write_register>
 800281c:	4603      	mov	r3, r0
 800281e:	461a      	mov	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	701a      	strb	r2, [r3, #0]

       if (stats->status == 0x02) {
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d034      	beq.n	8002896 <MAX22200_init+0x196>
           // If status is 0x02, start over from writing to the status register
           continue;
       }
       // Step 4: Read status register
       stats->result = MAX22200_read_register(MAX22200_STATUS, &stats->status);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4619      	mov	r1, r3
 8002830:	2000      	movs	r0, #0
 8002832:	f000 f8d5 	bl	80029e0 <MAX22200_read_register>
 8002836:	4602      	mov	r2, r0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	605a      	str	r2, [r3, #4]
       if (stats->status != 0x01 && stats->status != 0x03) {
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d00c      	beq.n	800285e <MAX22200_init+0x15e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b03      	cmp	r3, #3
 800284a:	d126      	bne.n	800289a <MAX22200_init+0x19a>
           // If status is not 0x01 or 0x03, start over from writing to the status register
           continue;
       }
       while (stats->status == 0x03) {
 800284c:	e007      	b.n	800285e <MAX22200_init+0x15e>
           // If status is 0x03, keep reading the status register until it becomes 0x01
           stats->result = MAX22200_read_register(MAX22200_STATUS, &stats->status);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4619      	mov	r1, r3
 8002852:	2000      	movs	r0, #0
 8002854:	f000 f8c4 	bl	80029e0 <MAX22200_read_register>
 8002858:	4602      	mov	r2, r0
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	605a      	str	r2, [r3, #4]
       while (stats->status == 0x03) {
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d0f3      	beq.n	800284e <MAX22200_init+0x14e>
       }

       if (stats->status == 0x01) {
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d017      	beq.n	800289e <MAX22200_init+0x19e>
           break;
       }
       stats->fault = MAX22200_read_register(MAX22200_FAULT, &stats->status);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4619      	mov	r1, r3
 8002872:	2009      	movs	r0, #9
 8002874:	f000 f8b4 	bl	80029e0 <MAX22200_read_register>
 8002878:	4603      	mov	r3, r0
 800287a:	b2da      	uxtb	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	721a      	strb	r2, [r3, #8]
 8002880:	e777      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 8002882:	bf00      	nop
 8002884:	e775      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 8002886:	bf00      	nop
 8002888:	e773      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 800288a:	bf00      	nop
 800288c:	e771      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 800288e:	bf00      	nop
 8002890:	e76f      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 8002892:	bf00      	nop
 8002894:	e76d      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 8002896:	bf00      	nop
 8002898:	e76b      	b.n	8002772 <MAX22200_init+0x72>
           continue;
 800289a:	bf00      	nop
        stats->status = MAX22200_write_register(MAX22200_STATUS, data1);
 800289c:	e769      	b.n	8002772 <MAX22200_init+0x72>
           break;
 800289e:	bf00      	nop
    }
}
 80028a0:	bf00      	nop
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	48000400 	.word	0x48000400
 80028ac:	0004aa01 	.word	0x0004aa01
 80028b0:	7f6432b8 	.word	0x7f6432b8
 80028b4:	7f0032b8 	.word	0x7f0032b8

080028b8 <MAX22200_init_statreg>:

// Initialize the status register and status struct
void MAX22200_init_statreg(MAX22200_status* stats_, MAX22200_StatusReg* status_Reg)
{
 80028b8:	b590      	push	{r4, r7, lr}
 80028ba:	b08f      	sub	sp, #60	; 0x3c
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
    *status_Reg = (MAX22200_StatusReg) {
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	2320      	movs	r3, #32
 80028c8:	461a      	mov	r2, r3
 80028ca:	2100      	movs	r1, #0
 80028cc:	f006 f908 	bl	8008ae0 <memset>
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	2201      	movs	r2, #1
 80028d4:	735a      	strb	r2, [r3, #13]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	2201      	movs	r2, #1
 80028da:	741a      	strb	r2, [r3, #16]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	2201      	movs	r2, #1
 80028e0:	749a      	strb	r2, [r3, #18]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	2201      	movs	r2, #1
 80028e6:	751a      	strb	r2, [r3, #20]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	2201      	movs	r2, #1
 80028ec:	759a      	strb	r2, [r3, #22]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2201      	movs	r2, #1
 80028f2:	77da      	strb	r2, [r3, #31]
        .DPM = 0,
        .COMER = 0,
        .UVM = 0,
        .ACTIVE = 1
    };
    *stats_ = (MAX22200_status) {
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a05      	ldr	r2, [pc, #20]	; (800290c <MAX22200_init_statreg+0x54>)
 80028f8:	461c      	mov	r4, r3
 80028fa:	4613      	mov	r3, r2
 80028fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .status = 0x02,
        .fault = 0x00,
        .result = 0x00,
        .status_reg = 0x01
    };
}
 8002902:	bf00      	nop
 8002904:	373c      	adds	r7, #60	; 0x3c
 8002906:	46bd      	mov	sp, r7
 8002908:	bd90      	pop	{r4, r7, pc}
 800290a:	bf00      	nop
 800290c:	08008b08 	.word	0x08008b08

08002910 <MAX22200_write_register>:

// Write to a register
uint8_t MAX22200_write_register(uint8_t reg_adr, uint32_t data)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af02      	add	r7, sp, #8
 8002916:	4603      	mov	r3, r0
 8002918:	6039      	str	r1, [r7, #0]
 800291a:	71fb      	strb	r3, [r7, #7]
    // First, write the Command byte to setup the SPI transfer
    MAX22200_tx[0] = ((reg_adr << 1) & 0x7e) | 0x80;                    // MSB = 1 -> write - LSB = 0 -> 32 bit register access
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	b25b      	sxtb	r3, r3
 8002922:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8002926:	b25b      	sxtb	r3, r3
 8002928:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800292c:	b25b      	sxtb	r3, r3
 800292e:	b2da      	uxtb	r2, r3
 8002930:	4b27      	ldr	r3, [pc, #156]	; (80029d0 <MAX22200_write_register+0xc0>)
 8002932:	701a      	strb	r2, [r3, #0]

    MAX22200_CMD_HIGH;
 8002934:	2201      	movs	r2, #1
 8002936:	2110      	movs	r1, #16
 8002938:	4826      	ldr	r0, [pc, #152]	; (80029d4 <MAX22200_write_register+0xc4>)
 800293a:	f003 fbc7 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_CS_LOW;
 800293e:	2200      	movs	r2, #0
 8002940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002948:	f003 fbc0 	bl	80060cc <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(&hspi3, MAX22200_tx, MAX22200_rx, 1, 2);  // SPI RW 1 byte
 800294c:	2302      	movs	r3, #2
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2301      	movs	r3, #1
 8002952:	4a21      	ldr	r2, [pc, #132]	; (80029d8 <MAX22200_write_register+0xc8>)
 8002954:	491e      	ldr	r1, [pc, #120]	; (80029d0 <MAX22200_write_register+0xc0>)
 8002956:	4821      	ldr	r0, [pc, #132]	; (80029dc <MAX22200_write_register+0xcc>)
 8002958:	f004 fde7 	bl	800752a <HAL_SPI_TransmitReceive>

    MAX22200_CS_HIGH;
 800295c:	2201      	movs	r2, #1
 800295e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002966:	f003 fbb1 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_CMD_LOW;
 800296a:	2200      	movs	r2, #0
 800296c:	2110      	movs	r1, #16
 800296e:	4819      	ldr	r0, [pc, #100]	; (80029d4 <MAX22200_write_register+0xc4>)
 8002970:	f003 fbac 	bl	80060cc <HAL_GPIO_WritePin>

    // Now write the actual data
    MAX22200_tx[3] = ( data >> 24 ) & 0xff;   // MS Byte
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	0e1b      	lsrs	r3, r3, #24
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4b15      	ldr	r3, [pc, #84]	; (80029d0 <MAX22200_write_register+0xc0>)
 800297c:	70da      	strb	r2, [r3, #3]
    MAX22200_tx[2] = ( data >> 16 ) & 0xff;   //
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	0c1b      	lsrs	r3, r3, #16
 8002982:	b2da      	uxtb	r2, r3
 8002984:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <MAX22200_write_register+0xc0>)
 8002986:	709a      	strb	r2, [r3, #2]
    MAX22200_tx[1] = ( data >> 8  ) & 0xff;   //
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	b2da      	uxtb	r2, r3
 800298e:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <MAX22200_write_register+0xc0>)
 8002990:	705a      	strb	r2, [r3, #1]
    MAX22200_tx[0] = ( data       ) & 0xff;   // LS Byte
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	b2da      	uxtb	r2, r3
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <MAX22200_write_register+0xc0>)
 8002998:	701a      	strb	r2, [r3, #0]

    MAX22200_CS_LOW;
 800299a:	2200      	movs	r2, #0
 800299c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a4:	f003 fb92 	bl	80060cc <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi3, MAX22200_tx, 4, 2);                      // SPI W 4 bytes
 80029a8:	2302      	movs	r3, #2
 80029aa:	2204      	movs	r2, #4
 80029ac:	4908      	ldr	r1, [pc, #32]	; (80029d0 <MAX22200_write_register+0xc0>)
 80029ae:	480b      	ldr	r0, [pc, #44]	; (80029dc <MAX22200_write_register+0xcc>)
 80029b0:	f004 fc4d 	bl	800724e <HAL_SPI_Transmit>

    MAX22200_CS_HIGH;
 80029b4:	2201      	movs	r2, #1
 80029b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029be:	f003 fb85 	bl	80060cc <HAL_GPIO_WritePin>

    return MAX22200_rx[0];                                            // Return the status byte
 80029c2:	4b05      	ldr	r3, [pc, #20]	; (80029d8 <MAX22200_write_register+0xc8>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000584 	.word	0x20000584
 80029d4:	48000400 	.word	0x48000400
 80029d8:	20000594 	.word	0x20000594
 80029dc:	200005a4 	.word	0x200005a4

080029e0 <MAX22200_read_register>:

// Read from a register
uint32_t MAX22200_read_register(uint8_t reg_adr, uint8_t* status)//added status pointer for sniffing out the status of the transmitrecieve operation
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af02      	add	r7, sp, #8
 80029e6:	4603      	mov	r3, r0
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	71fb      	strb	r3, [r7, #7]
    // First, write the Command byte to setup the SPI transfer
    MAX22200_tx[0] = ((reg_adr << 1) & 0x7e);                           // MSB = 0 -> read - LSB = 0 -> 32 bit register access
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	4b2d      	ldr	r3, [pc, #180]	; (8002ab0 <MAX22200_read_register+0xd0>)
 80029fa:	701a      	strb	r2, [r3, #0]

    MAX22200_CMD_HIGH;
 80029fc:	2201      	movs	r2, #1
 80029fe:	2110      	movs	r1, #16
 8002a00:	482c      	ldr	r0, [pc, #176]	; (8002ab4 <MAX22200_read_register+0xd4>)
 8002a02:	f003 fb63 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_CS_LOW;
 8002a06:	2200      	movs	r2, #0
 8002a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a10:	f003 fb5c 	bl	80060cc <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(&hspi3, MAX22200_tx, MAX22200_rx, 1, 2);  // SPI RW 1 byte
 8002a14:	2302      	movs	r3, #2
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	4a27      	ldr	r2, [pc, #156]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a1c:	4924      	ldr	r1, [pc, #144]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a1e:	4827      	ldr	r0, [pc, #156]	; (8002abc <MAX22200_read_register+0xdc>)
 8002a20:	f004 fd83 	bl	800752a <HAL_SPI_TransmitReceive>
    *status = MAX22200_rx[0];//added myself
 8002a24:	4b24      	ldr	r3, [pc, #144]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a26:	781a      	ldrb	r2, [r3, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	701a      	strb	r2, [r3, #0]

    MAX22200_CS_HIGH;
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a36:	f003 fb49 	bl	80060cc <HAL_GPIO_WritePin>
    MAX22200_CMD_LOW;
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2110      	movs	r1, #16
 8002a3e:	481d      	ldr	r0, [pc, #116]	; (8002ab4 <MAX22200_read_register+0xd4>)
 8002a40:	f003 fb44 	bl	80060cc <HAL_GPIO_WritePin>

    // For read, the TX bytes aren't important, but we set them to 0
    MAX22200_tx[0] = 0;   // MS Byte
 8002a44:	4b1a      	ldr	r3, [pc, #104]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
    MAX22200_tx[1] = 0;   //
 8002a4a:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	705a      	strb	r2, [r3, #1]
    MAX22200_tx[2] = 0;   //
 8002a50:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	709a      	strb	r2, [r3, #2]
    MAX22200_tx[3] = 0;   // LS Byte
 8002a56:	4b16      	ldr	r3, [pc, #88]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	70da      	strb	r2, [r3, #3]

    MAX22200_CS_LOW;
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a66:	f003 fb31 	bl	80060cc <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(&hspi3, MAX22200_tx, MAX22200_rx, 4, 2);  // SPI Read 4 bytes
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	2304      	movs	r3, #4
 8002a70:	4a11      	ldr	r2, [pc, #68]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a72:	490f      	ldr	r1, [pc, #60]	; (8002ab0 <MAX22200_read_register+0xd0>)
 8002a74:	4811      	ldr	r0, [pc, #68]	; (8002abc <MAX22200_read_register+0xdc>)
 8002a76:	f004 fd58 	bl	800752a <HAL_SPI_TransmitReceive>

    MAX22200_CS_HIGH;
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a84:	f003 fb22 	bl	80060cc <HAL_GPIO_WritePin>

    uint32_t result = ((MAX22200_rx[0] << 24) | (MAX22200_rx[1] << 16) | (MAX22200_rx[2] << 8) | (MAX22200_rx[3]));
 8002a88:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	061a      	lsls	r2, r3, #24
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a90:	785b      	ldrb	r3, [r3, #1]
 8002a92:	041b      	lsls	r3, r3, #16
 8002a94:	431a      	orrs	r2, r3
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002a98:	789b      	ldrb	r3, [r3, #2]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	4a06      	ldr	r2, [pc, #24]	; (8002ab8 <MAX22200_read_register+0xd8>)
 8002aa0:	78d2      	ldrb	r2, [r2, #3]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]

    return result;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20000584 	.word	0x20000584
 8002ab4:	48000400 	.word	0x48000400
 8002ab8:	20000594 	.word	0x20000594
 8002abc:	200005a4 	.word	0x200005a4

08002ac0 <buildStatusRegister>:
    }
}

// Function to build STATUS register
uint32_t buildStatusRegister(const MAX22200_StatusReg* status)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
    uint32_t result = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < 8; i++) {
 8002acc:	2300      	movs	r3, #0
 8002ace:	60bb      	str	r3, [r7, #8]
 8002ad0:	e011      	b.n	8002af6 <buildStatusRegister+0x36>
        result |= status->ONCH[7 - i] << (31 - i);  // Process ONCH array in reverse
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f1c3 0307 	rsb	r3, r3, #7
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	5cd3      	ldrb	r3, [r2, r3]
 8002adc:	461a      	mov	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f1c3 031f 	rsb	r3, r3, #31
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	461a      	mov	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < 8; i++) {
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	3301      	adds	r3, #1
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b07      	cmp	r3, #7
 8002afa:	ddea      	ble.n	8002ad2 <buildStatusRegister+0x12>
    }

    result |= (status->M_OVT << 23);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	7a1b      	ldrb	r3, [r3, #8]
 8002b00:	05db      	lsls	r3, r3, #23
 8002b02:	461a      	mov	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]
    result |= (status->M_OCP << 22);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	7a5b      	ldrb	r3, [r3, #9]
 8002b0e:	059b      	lsls	r3, r3, #22
 8002b10:	461a      	mov	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
    result |= (status->M_OLF << 21);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	7a9b      	ldrb	r3, [r3, #10]
 8002b1c:	055b      	lsls	r3, r3, #21
 8002b1e:	461a      	mov	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
    result |= (status->M_HHF << 20);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7adb      	ldrb	r3, [r3, #11]
 8002b2a:	051b      	lsls	r3, r3, #20
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
    result |= (status->M_DPM << 19);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	7b1b      	ldrb	r3, [r3, #12]
 8002b38:	04db      	lsls	r3, r3, #19
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
    result |= (status->M_COMF << 18);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7b5b      	ldrb	r3, [r3, #13]
 8002b46:	049b      	lsls	r3, r3, #18
 8002b48:	461a      	mov	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	60fb      	str	r3, [r7, #12]
    result |= (status->M_UVM << 17);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	7b9b      	ldrb	r3, [r3, #14]
 8002b54:	045b      	lsls	r3, r3, #17
 8002b56:	461a      	mov	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]
    result |= (status->FREQM << 16);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	7bdb      	ldrb	r3, [r3, #15]
 8002b62:	041b      	lsls	r3, r3, #16
 8002b64:	461a      	mov	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60fb      	str	r3, [r7, #12]

    result |= (status->CM76[0] << 15);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7c1b      	ldrb	r3, [r3, #16]
 8002b70:	03db      	lsls	r3, r3, #15
 8002b72:	461a      	mov	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]
    result |= (status->CM76[1] << 14);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7c5b      	ldrb	r3, [r3, #17]
 8002b7e:	039b      	lsls	r3, r3, #14
 8002b80:	461a      	mov	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]

    result |= (status->CM54[0] << 13);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	7c9b      	ldrb	r3, [r3, #18]
 8002b8c:	035b      	lsls	r3, r3, #13
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
    result |= (status->CM54[1] << 12);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7cdb      	ldrb	r3, [r3, #19]
 8002b9a:	031b      	lsls	r3, r3, #12
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]

    result |= (status->CM32[0] << 11);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	7d1b      	ldrb	r3, [r3, #20]
 8002ba8:	02db      	lsls	r3, r3, #11
 8002baa:	461a      	mov	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]
    result |= (status->CM32[1] << 10);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	7d5b      	ldrb	r3, [r3, #21]
 8002bb6:	029b      	lsls	r3, r3, #10
 8002bb8:	461a      	mov	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]

    result |= (status->CM10[0] << 9);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	7d9b      	ldrb	r3, [r3, #22]
 8002bc4:	025b      	lsls	r3, r3, #9
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
    result |= (status->CM10[1] << 8);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	7ddb      	ldrb	r3, [r3, #23]
 8002bd2:	021b      	lsls	r3, r3, #8
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]

    result |= (status->OVT << 7);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	7e1b      	ldrb	r3, [r3, #24]
 8002be0:	01db      	lsls	r3, r3, #7
 8002be2:	461a      	mov	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
    result |= (status->OCP << 6);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	7e5b      	ldrb	r3, [r3, #25]
 8002bee:	019b      	lsls	r3, r3, #6
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]
    result |= (status->OLF << 5);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	7e9b      	ldrb	r3, [r3, #26]
 8002bfc:	015b      	lsls	r3, r3, #5
 8002bfe:	461a      	mov	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]
    result |= (status->HHF << 4);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	7edb      	ldrb	r3, [r3, #27]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
    result |= (status->DPM << 3);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7f1b      	ldrb	r3, [r3, #28]
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
    result |= (status->COMER << 2);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7f5b      	ldrb	r3, [r3, #29]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	461a      	mov	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	60fb      	str	r3, [r7, #12]
    result |= (status->UVM << 1);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	7f9b      	ldrb	r3, [r3, #30]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	60fb      	str	r3, [r7, #12]
    result |= status->ACTIVE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	7fdb      	ldrb	r3, [r3, #31]
 8002c42:	461a      	mov	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

    return result;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <MAX22000_init_cfg_reg>:
#include "motor.h"
void MAX22000_init_cfg_reg(CFG_CH_Register *cfg1, CFG_CH_Register *cfg2) {
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
    *cfg1 = (CFG_CH_Register) {
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a06      	ldr	r2, [pc, #24]	; (8002c80 <MAX22000_init_cfg_reg+0x28>)
 8002c66:	6810      	ldr	r0, [r2, #0]
 8002c68:	6018      	str	r0, [r3, #0]
        .OL_EN = 0,
        .DPM_EN = 0,
        .HHF_EN = 0
    };

    *cfg2 = (CFG_CH_Register) {
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	4a04      	ldr	r2, [pc, #16]	; (8002c80 <MAX22000_init_cfg_reg+0x28>)
 8002c6e:	6810      	ldr	r0, [r2, #0]
 8002c70:	6018      	str	r0, [r3, #0]
        .SRC = 1,
        .OL_EN = 0,
        .DPM_EN = 0,
        .HHF_EN = 0
    };
}
 8002c72:	bf00      	nop
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	08008b38 	.word	0x08008b38

08002c84 <Motor_init>:

void Motor_init(Motor* motor, CFG_CH_Register* cfg1, CFG_CH_Register* cfg2, int motorNumber) {
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
    motor->m = motorNumber;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	609a      	str	r2, [r3, #8]
    motor->channel1_ = (motorNumber - 1) * 2 + 1;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	601a      	str	r2, [r3, #0]
    motor->channel2_ = (motorNumber - 1) * 2 + 2;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	005a      	lsls	r2, r3, #1
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	605a      	str	r2, [r3, #4]
    motor->cfg1_ = *cfg1;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	330c      	adds	r3, #12
 8002cb2:	6810      	ldr	r0, [r2, #0]
 8002cb4:	6018      	str	r0, [r3, #0]
    motor->cfg2_ = *cfg2;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	3310      	adds	r3, #16
 8002cbc:	6810      	ldr	r0, [r2, #0]
 8002cbe:	6018      	str	r0, [r3, #0]

    Motor_writeCfgRegister(&motor->cfg1_, motor->channel1_);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f103 020c 	add.w	r2, r3, #12
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4610      	mov	r0, r2
 8002cce:	f000 f80d 	bl	8002cec <Motor_writeCfgRegister>
    Motor_writeCfgRegister(&motor->cfg2_, motor->channel2_);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f103 0210 	add.w	r2, r3, #16
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4610      	mov	r0, r2
 8002ce0:	f000 f804 	bl	8002cec <Motor_writeCfgRegister>
}
 8002ce4:	bf00      	nop
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <Motor_writeCfgRegister>:
    }
    }
}

void Motor_writeCfgRegister(CFG_CH_Register* config, int channel)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
    if ((channel > 8) || (channel < 1)) return;
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	f300 8089 	bgt.w	8002e10 <Motor_writeCfgRegister+0x124>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f340 8085 	ble.w	8002e10 <Motor_writeCfgRegister+0x124>
    if (config->SRC > 1) return;
    if (config->OL_EN > 1) return;
    if (config->DPM_EN > 1) return;
    if (config->HHF_EN > 1) return;

    uint32_t data = 0;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
    data |= ((config->HFS << 31) & BIT_CH_HFS);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	07db      	lsls	r3, r3, #31
 8002d16:	461a      	mov	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]
    data |= ((config->HOLD << 24) & BIT_CH_HOLD);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	061b      	lsls	r3, r3, #24
 8002d2a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]
    data |= ((config->TRGnSPI << 23) & BIT_CH_TRGnSPI);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	785b      	ldrb	r3, [r3, #1]
 8002d38:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	05db      	lsls	r3, r3, #23
 8002d40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]
    data |= ((config->HIT << 16) & BIT_CH_HIT);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	785b      	ldrb	r3, [r3, #1]
 8002d4e:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	041b      	lsls	r3, r3, #16
 8002d56:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]
    data |= ((config->HIT_T << 8) & BIT_CH_HIT_T);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	789b      	ldrb	r3, [r3, #2]
 8002d64:	021b      	lsls	r3, r3, #8
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
    data |= ((config->VDRnCDR << 7) & BIT_CH_VDRnCDR);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	78db      	ldrb	r3, [r3, #3]
 8002d72:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	01db      	lsls	r3, r3, #7
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	60fb      	str	r3, [r7, #12]
    data |= ((config->HSnLS << 6) & BIT_CH_HSnLS);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	78db      	ldrb	r3, [r3, #3]
 8002d86:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	019b      	lsls	r3, r3, #6
 8002d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
    data |= ((config->FREQ_CFG << 4) & BIT_CH_FREQ_CFG);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	78db      	ldrb	r3, [r3, #3]
 8002d9c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]
    data |= ((config->SRC << 3) & BIT_CH_SRC);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	78db      	ldrb	r3, [r3, #3]
 8002db2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
    data |= ((config->OL_EN << 2) & BIT_CH_OL_EN);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	78db      	ldrb	r3, [r3, #3]
 8002dc8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]
    data |= ((config->DPM_EN << 1) & BIT_CH_DPM_EN);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	78db      	ldrb	r3, [r3, #3]
 8002dde:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]
    data |= ((config->HHF_EN << 0) & BIT_CH_HHF_EN);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	78db      	ldrb	r3, [r3, #3]
 8002df4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]
    MAX22200_write_register(channel, data);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	68f9      	ldr	r1, [r7, #12]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fd81 	bl	8002910 <MAX22200_write_register>
 8002e0e:	e000      	b.n	8002e12 <Motor_writeCfgRegister+0x126>
    if ((channel > 8) || (channel < 1)) return;
 8002e10:	bf00      	nop
}
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <Motor_setDirection>:

void Motor_setDirection(int MotorNum, MotorCommandType cmd, MAX22200_StatusReg* stsreg)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	460b      	mov	r3, r1
 8002e22:	607a      	str	r2, [r7, #4]
 8002e24:	72fb      	strb	r3, [r7, #11]
    switch (cmd)
 8002e26:	7afb      	ldrb	r3, [r7, #11]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d843      	bhi.n	8002eb4 <Motor_setDirection+0x9c>
 8002e2c:	a201      	add	r2, pc, #4	; (adr r2, 8002e34 <Motor_setDirection+0x1c>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e45 	.word	0x08002e45
 8002e38:	08002e61 	.word	0x08002e61
 8002e3c:	08002e7d 	.word	0x08002e7d
 8002e40:	08002e99 	.word	0x08002e99
    {
    case SLEEP:
        stsreg->ONCH[(MotorNum - 1) * 2] = 0;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	54d1      	strb	r1, [r2, r3]
        stsreg->ONCH[(MotorNum - 1) * 2 + 1] = 0;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	3301      	adds	r3, #1
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	54d1      	strb	r1, [r2, r3]
        break;
 8002e5e:	e029      	b.n	8002eb4 <Motor_setDirection+0x9c>
    case DOWN:
        stsreg->ONCH[(MotorNum - 1) * 2] = 1;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	54d1      	strb	r1, [r2, r3]
        stsreg->ONCH[(MotorNum - 1) * 2 + 1] = 0;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	3301      	adds	r3, #1
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	2100      	movs	r1, #0
 8002e78:	54d1      	strb	r1, [r2, r3]
        break;
 8002e7a:	e01b      	b.n	8002eb4 <Motor_setDirection+0x9c>
    case UP:
        stsreg->ONCH[(MotorNum - 1) * 2] = 0;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	2100      	movs	r1, #0
 8002e86:	54d1      	strb	r1, [r2, r3]
        stsreg->ONCH[(MotorNum - 1) * 2 + 1] = 1;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	3301      	adds	r3, #1
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	2101      	movs	r1, #1
 8002e94:	54d1      	strb	r1, [r2, r3]
        break;
 8002e96:	e00d      	b.n	8002eb4 <Motor_setDirection+0x9c>
    case BREAK:
        stsreg->ONCH[(MotorNum - 1) * 2] = 1;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	54d1      	strb	r1, [r2, r3]
        stsreg->ONCH[(MotorNum - 1) * 2 + 1] = 1;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	3301      	adds	r3, #1
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	2101      	movs	r1, #1
 8002eb0:	54d1      	strb	r1, [r2, r3]
        break;
 8002eb2:	bf00      	nop
    }
    uint32_t dir_status = buildStatusRegister(stsreg);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff fe03 	bl	8002ac0 <buildStatusRegister>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	617b      	str	r3, [r7, #20]
    MAX22200_write_register(MAX22200_STATUS, dir_status);
 8002ebe:	6979      	ldr	r1, [r7, #20]
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	f7ff fd25 	bl	8002910 <MAX22200_write_register>
}
 8002ec6:	bf00      	nop
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop

08002ed0 <Set_HOLD>:
    if (HFS > 1) return;
    cfg->HFS = HFS;
}

void Set_HOLD(CFG_CH_Register* cfg, uint8_t HOLD)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	70fb      	strb	r3, [r7, #3]
    if (HOLD > 127) return;
 8002edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	db09      	blt.n	8002ef8 <Set_HOLD+0x28>
    cfg->HOLD = HOLD;
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eea:	b2d9      	uxtb	r1, r3
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	7813      	ldrb	r3, [r2, #0]
 8002ef0:	f361 0347 	bfi	r3, r1, #1, #7
 8002ef4:	7013      	strb	r3, [r2, #0]
 8002ef6:	e000      	b.n	8002efa <Set_HOLD+0x2a>
    if (HOLD > 127) return;
 8002ef8:	bf00      	nop
}
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <Set_HIT>:
    if (TRGnSPl > 1) return;
    cfg->TRGnSPI = TRGnSPl;
}

void Set_HIT(CFG_CH_Register* cfg, uint8_t HIT)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	70fb      	strb	r3, [r7, #3]
    if (HIT > 127) return;
 8002f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	db09      	blt.n	8002f2c <Set_HIT+0x28>
    cfg->HIT = HIT;
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f1e:	b2d9      	uxtb	r1, r3
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	7853      	ldrb	r3, [r2, #1]
 8002f24:	f361 0347 	bfi	r3, r1, #1, #7
 8002f28:	7053      	strb	r3, [r2, #1]
 8002f2a:	e000      	b.n	8002f2e <Set_HIT+0x2a>
    if (HIT > 127) return;
 8002f2c:	bf00      	nop
}
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <Set_VDRnCDR>:
    if (HIT_T > 255) return;
    cfg->HIT_T = HIT_T;
}

void Set_VDRnCDR(CFG_CH_Register* cfg, uint8_t VDRnCDR)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	70fb      	strb	r3, [r7, #3]
    if (VDRnCDR > 1) return;
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d809      	bhi.n	8002f5e <Set_VDRnCDR+0x26>
    cfg->VDRnCDR = VDRnCDR;
 8002f4a:	78fb      	ldrb	r3, [r7, #3]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	b2d9      	uxtb	r1, r3
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	78d3      	ldrb	r3, [r2, #3]
 8002f56:	f361 0300 	bfi	r3, r1, #0, #1
 8002f5a:	70d3      	strb	r3, [r2, #3]
 8002f5c:	e000      	b.n	8002f60 <Set_VDRnCDR+0x28>
    if (VDRnCDR > 1) return;
 8002f5e:	bf00      	nop
}
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002f70:	4b1b      	ldr	r3, [pc, #108]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f72:	4a1c      	ldr	r2, [pc, #112]	; (8002fe4 <MX_SPI3_Init+0x78>)
 8002f74:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002f76:	4b1a      	ldr	r3, [pc, #104]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f7c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002f7e:	4b18      	ldr	r3, [pc, #96]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f84:	4b16      	ldr	r3, [pc, #88]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f86:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002f8a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f8c:	4b14      	ldr	r3, [pc, #80]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f92:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002f98:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002f9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f9e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fa2:	2230      	movs	r2, #48	; 0x30
 8002fa4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fba:	2207      	movs	r2, #7
 8002fbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fbe:	4b08      	ldr	r3, [pc, #32]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fc4:	4b06      	ldr	r3, [pc, #24]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fc6:	2208      	movs	r2, #8
 8002fc8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002fca:	4805      	ldr	r0, [pc, #20]	; (8002fe0 <MX_SPI3_Init+0x74>)
 8002fcc:	f004 f894 	bl	80070f8 <HAL_SPI_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002fd6:	f7ff fb8e 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	200005a4 	.word	0x200005a4
 8002fe4:	40003c00 	.word	0x40003c00

08002fe8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	; 0x28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff0:	f107 0314 	add.w	r3, r7, #20
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a17      	ldr	r2, [pc, #92]	; (8003064 <HAL_SPI_MspInit+0x7c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d128      	bne.n	800305c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800300a:	4b17      	ldr	r3, [pc, #92]	; (8003068 <HAL_SPI_MspInit+0x80>)
 800300c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300e:	4a16      	ldr	r2, [pc, #88]	; (8003068 <HAL_SPI_MspInit+0x80>)
 8003010:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003014:	6593      	str	r3, [r2, #88]	; 0x58
 8003016:	4b14      	ldr	r3, [pc, #80]	; (8003068 <HAL_SPI_MspInit+0x80>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800301e:	613b      	str	r3, [r7, #16]
 8003020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003022:	4b11      	ldr	r3, [pc, #68]	; (8003068 <HAL_SPI_MspInit+0x80>)
 8003024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003026:	4a10      	ldr	r2, [pc, #64]	; (8003068 <HAL_SPI_MspInit+0x80>)
 8003028:	f043 0304 	orr.w	r3, r3, #4
 800302c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800302e:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <HAL_SPI_MspInit+0x80>)
 8003030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003032:	f003 0304 	and.w	r3, r3, #4
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = SPI_CLK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 800303a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800303e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003040:	2302      	movs	r3, #2
 8003042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003044:	2300      	movs	r3, #0
 8003046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003048:	2300      	movs	r3, #0
 800304a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800304c:	2306      	movs	r3, #6
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	4619      	mov	r1, r3
 8003056:	4805      	ldr	r0, [pc, #20]	; (800306c <HAL_SPI_MspInit+0x84>)
 8003058:	f002 fe9e 	bl	8005d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800305c:	bf00      	nop
 800305e:	3728      	adds	r7, #40	; 0x28
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40003c00 	.word	0x40003c00
 8003068:	40021000 	.word	0x40021000
 800306c:	48000800 	.word	0x48000800

08003070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003076:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <HAL_MspInit+0x44>)
 8003078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307a:	4a0e      	ldr	r2, [pc, #56]	; (80030b4 <HAL_MspInit+0x44>)
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	6613      	str	r3, [r2, #96]	; 0x60
 8003082:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <HAL_MspInit+0x44>)
 8003084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	607b      	str	r3, [r7, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <HAL_MspInit+0x44>)
 8003090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003092:	4a08      	ldr	r2, [pc, #32]	; (80030b4 <HAL_MspInit+0x44>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003098:	6593      	str	r3, [r2, #88]	; 0x58
 800309a:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <HAL_MspInit+0x44>)
 800309c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a2:	603b      	str	r3, [r7, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80030a6:	f003 f8cd 	bl	8006244 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030aa:	bf00      	nop
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40021000 	.word	0x40021000

080030b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030bc:	e7fe      	b.n	80030bc <NMI_Handler+0x4>
	...

080030c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08c      	sub	sp, #48	; 0x30
 80030c4:	af00      	add	r7, sp, #0

	  FDCAN_TxHeaderTypeDef patchHeader;

	  uint8_t patchMessage[6];

	  patchHeader.Identifier = 0x11;
 80030c6:	2311      	movs	r3, #17
 80030c8:	60fb      	str	r3, [r7, #12]
	  patchHeader.IdType = FDCAN_STANDARD_ID;
 80030ca:	2300      	movs	r3, #0
 80030cc:	613b      	str	r3, [r7, #16]
	  patchHeader.TxFrameType = FDCAN_DATA_FRAME;
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
	  patchHeader.DataLength = FDCAN_DLC_BYTES_6;
 80030d2:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80030d6:	61bb      	str	r3, [r7, #24]
	  patchHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]
	  patchHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80030dc:	2300      	movs	r3, #0
 80030de:	623b      	str	r3, [r7, #32]
	  patchHeader.FDFormat = FDCAN_FD_CAN;
 80030e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24
	  patchHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80030e6:	2300      	movs	r3, #0
 80030e8:	62bb      	str	r3, [r7, #40]	; 0x28
	  patchHeader.MessageMarker = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	  patchMessage[0] = 255;
 80030ee:	23ff      	movs	r3, #255	; 0xff
 80030f0:	713b      	strb	r3, [r7, #4]
	  patchMessage[1] = 255;
 80030f2:	23ff      	movs	r3, #255	; 0xff
 80030f4:	717b      	strb	r3, [r7, #5]
	  patchMessage[2] = 255;
 80030f6:	23ff      	movs	r3, #255	; 0xff
 80030f8:	71bb      	strb	r3, [r7, #6]
	  patchMessage[3] = 255;
 80030fa:	23ff      	movs	r3, #255	; 0xff
 80030fc:	71fb      	strb	r3, [r7, #7]
	  patchMessage[4] = 255;
 80030fe:	23ff      	movs	r3, #255	; 0xff
 8003100:	723b      	strb	r3, [r7, #8]
	  patchMessage[5] = 255;
 8003102:	23ff      	movs	r3, #255	; 0xff
 8003104:	727b      	strb	r3, [r7, #9]
	  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &patchHeader, patchMessage);
 8003106:	1d3a      	adds	r2, r7, #4
 8003108:	f107 030c 	add.w	r3, r7, #12
 800310c:	4619      	mov	r1, r3
 800310e:	4804      	ldr	r0, [pc, #16]	; (8003120 <HardFault_Handler+0x60>)
 8003110:	f002 f9a8 	bl	8005464 <HAL_FDCAN_AddMessageToTxFifoQ>
	  HAL_Delay(100);
 8003114:	2064      	movs	r0, #100	; 0x64
 8003116:	f000 fc13 	bl	8003940 <HAL_Delay>
	  HAL_NVIC_SystemReset();//TODO : Omri pay attetion to auto reset when headfault
 800311a:	f001 fe56 	bl	8004dca <HAL_NVIC_SystemReset>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800311e:	e7fe      	b.n	800311e <HardFault_Handler+0x5e>
 8003120:	200002d4 	.word	0x200002d4

08003124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003128:	e7fe      	b.n	8003128 <MemManage_Handler+0x4>

0800312a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800312a:	b480      	push	{r7}
 800312c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800312e:	e7fe      	b.n	800312e <BusFault_Handler+0x4>

08003130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003134:	e7fe      	b.n	8003134 <UsageFault_Handler+0x4>

08003136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003136:	b480      	push	{r7}
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003152:	b480      	push	{r7}
 8003154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003164:	f000 fbce 	bl	8003904 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003168:	bf00      	nop
 800316a:	bd80      	pop	{r7, pc}

0800316c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)//TODO DMA Current sensing
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003170:	4802      	ldr	r0, [pc, #8]	; (800317c <DMA1_Channel1_IRQHandler+0x10>)
 8003172:	f001 fee3 	bl	8004f3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000190 	.word	0x20000190

08003180 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	counter[0]=get_absolute_position(&encoders[0]);//get absolute position
 8003184:	4809      	ldr	r0, [pc, #36]	; (80031ac <TIM1_CC_IRQHandler+0x2c>)
 8003186:	f7fe fd00 	bl	8001b8a <get_absolute_position>
 800318a:	4603      	mov	r3, r0
 800318c:	461a      	mov	r2, r3
 800318e:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <TIM1_CC_IRQHandler+0x30>)
 8003190:	601a      	str	r2, [r3, #0]
	counter[0]-=counter_calibration[0];//remove calibration bias
 8003192:	4b07      	ldr	r3, [pc, #28]	; (80031b0 <TIM1_CC_IRQHandler+0x30>)
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4b07      	ldr	r3, [pc, #28]	; (80031b4 <TIM1_CC_IRQHandler+0x34>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <TIM1_CC_IRQHandler+0x30>)
 800319e:	6013      	str	r3, [r2, #0]
//	counter[0]=4294967296-counter[0];

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031a0:	4805      	ldr	r0, [pc, #20]	; (80031b8 <TIM1_CC_IRQHandler+0x38>)
 80031a2:	f004 ff5d 	bl	8008060 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	200004fc 	.word	0x200004fc
 80031b0:	20000340 	.word	0x20000340
 80031b4:	2000034c 	.word	0x2000034c
 80031b8:	20000608 	.word	0x20000608

080031bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	counter[1]=get_absolute_position(&encoders[1]);//get absolute position
 80031c0:	4809      	ldr	r0, [pc, #36]	; (80031e8 <TIM2_IRQHandler+0x2c>)
 80031c2:	f7fe fce2 	bl	8001b8a <get_absolute_position>
 80031c6:	4603      	mov	r3, r0
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b08      	ldr	r3, [pc, #32]	; (80031ec <TIM2_IRQHandler+0x30>)
 80031cc:	605a      	str	r2, [r3, #4]
	counter[1]-=counter_calibration[1];//remove calibration bias
 80031ce:	4b07      	ldr	r3, [pc, #28]	; (80031ec <TIM2_IRQHandler+0x30>)
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <TIM2_IRQHandler+0x34>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	4a04      	ldr	r2, [pc, #16]	; (80031ec <TIM2_IRQHandler+0x30>)
 80031da:	6053      	str	r3, [r2, #4]
//	counter[1]=4294967296-counter[1];
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031dc:	4805      	ldr	r0, [pc, #20]	; (80031f4 <TIM2_IRQHandler+0x38>)
 80031de:	f004 ff3f 	bl	8008060 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000508 	.word	0x20000508
 80031ec:	20000340 	.word	0x20000340
 80031f0:	2000034c 	.word	0x2000034c
 80031f4:	20000654 	.word	0x20000654

080031f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	counter[2]=get_absolute_position(&encoders[2]);//get absolute position
 80031fc:	4809      	ldr	r0, [pc, #36]	; (8003224 <TIM3_IRQHandler+0x2c>)
 80031fe:	f7fe fcc4 	bl	8001b8a <get_absolute_position>
 8003202:	4603      	mov	r3, r0
 8003204:	461a      	mov	r2, r3
 8003206:	4b08      	ldr	r3, [pc, #32]	; (8003228 <TIM3_IRQHandler+0x30>)
 8003208:	609a      	str	r2, [r3, #8]
	counter[2]-=counter_calibration[2];//remove calibration bias
 800320a:	4b07      	ldr	r3, [pc, #28]	; (8003228 <TIM3_IRQHandler+0x30>)
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	4b07      	ldr	r3, [pc, #28]	; (800322c <TIM3_IRQHandler+0x34>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	4a04      	ldr	r2, [pc, #16]	; (8003228 <TIM3_IRQHandler+0x30>)
 8003216:	6093      	str	r3, [r2, #8]
//	counter[2]=4294967296-counter[2];
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003218:	4805      	ldr	r0, [pc, #20]	; (8003230 <TIM3_IRQHandler+0x38>)
 800321a:	f004 ff21 	bl	8008060 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	20000514 	.word	0x20000514
 8003228:	20000340 	.word	0x20000340
 800322c:	2000034c 	.word	0x2000034c
 8003230:	200006a0 	.word	0x200006a0

08003234 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003238:	4802      	ldr	r0, [pc, #8]	; (8003244 <TIM5_IRQHandler+0x10>)
 800323a:	f004 ff11 	bl	8008060 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	200006ec 	.word	0x200006ec

08003248 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  if (receiveNsendFlag) fdcan_process_rx_message();
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <TIM6_DAC_IRQHandler+0x34>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <TIM6_DAC_IRQHandler+0x10>
 8003254:	f7fe fda4 	bl	8001da0 <fdcan_process_rx_message>
  if(count_init!=0){run_fsm(&state);}
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <TIM6_DAC_IRQHandler+0x38>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <TIM6_DAC_IRQHandler+0x1e>
 8003260:	4808      	ldr	r0, [pc, #32]	; (8003284 <TIM6_DAC_IRQHandler+0x3c>)
 8003262:	f7fe ff4d 	bl	8002100 <run_fsm>
  loop_count++;
 8003266:	4b08      	ldr	r3, [pc, #32]	; (8003288 <TIM6_DAC_IRQHandler+0x40>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	3301      	adds	r3, #1
 800326c:	4a06      	ldr	r2, [pc, #24]	; (8003288 <TIM6_DAC_IRQHandler+0x40>)
 800326e:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003270:	4806      	ldr	r0, [pc, #24]	; (800328c <TIM6_DAC_IRQHandler+0x44>)
 8003272:	f004 fef5 	bl	8008060 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003276:	bf00      	nop
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000394 	.word	0x20000394
 8003280:	20000338 	.word	0x20000338
 8003284:	20000574 	.word	0x20000574
 8003288:	20000398 	.word	0x20000398
 800328c:	20000738 	.word	0x20000738

08003290 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */
	if (HAL_FDCAN_GetRxMessage(&hfdcan2, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8003294:	4b0e      	ldr	r3, [pc, #56]	; (80032d0 <FDCAN2_IT0_IRQHandler+0x40>)
 8003296:	4a0f      	ldr	r2, [pc, #60]	; (80032d4 <FDCAN2_IT0_IRQHandler+0x44>)
 8003298:	2140      	movs	r1, #64	; 0x40
 800329a:	480f      	ldr	r0, [pc, #60]	; (80032d8 <FDCAN2_IT0_IRQHandler+0x48>)
 800329c:	f002 f926 	bl	80054ec <HAL_FDCAN_GetRxMessage>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <FDCAN2_IT0_IRQHandler+0x1a>
	{
		Error_Handler();
 80032a6:	f7ff fa26 	bl	80026f6 <Error_Handler>
	}

	receiveNsendFlag = true;
 80032aa:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <FDCAN2_IT0_IRQHandler+0x4c>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	701a      	strb	r2, [r3, #0]
	if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80032b0:	2200      	movs	r2, #0
 80032b2:	2101      	movs	r1, #1
 80032b4:	4808      	ldr	r0, [pc, #32]	; (80032d8 <FDCAN2_IT0_IRQHandler+0x48>)
 80032b6:	f002 f9f3 	bl	80056a0 <HAL_FDCAN_ActivateNotification>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <FDCAN2_IT0_IRQHandler+0x34>
	{
		Error_Handler();
 80032c0:	f7ff fa19 	bl	80026f6 <Error_Handler>
	}
  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80032c4:	4804      	ldr	r0, [pc, #16]	; (80032d8 <FDCAN2_IT0_IRQHandler+0x48>)
 80032c6:	f002 fad1 	bl	800586c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	200002b8 	.word	0x200002b8
 80032d4:	20000224 	.word	0x20000224
 80032d8:	200002d4 	.word	0x200002d4
 80032dc:	20000394 	.word	0x20000394

080032e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80032e4:	4b06      	ldr	r3, [pc, #24]	; (8003300 <SystemInit+0x20>)
 80032e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ea:	4a05      	ldr	r2, [pc, #20]	; (8003300 <SystemInit+0x20>)
 80032ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08c      	sub	sp, #48	; 0x30
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800330a:	f107 030c 	add.w	r3, r7, #12
 800330e:	2224      	movs	r2, #36	; 0x24
 8003310:	2100      	movs	r1, #0
 8003312:	4618      	mov	r0, r3
 8003314:	f005 fbe4 	bl	8008ae0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003318:	463b      	mov	r3, r7
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003322:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <MX_TIM1_Init+0xac>)
 8003324:	4a23      	ldr	r2, [pc, #140]	; (80033b4 <MX_TIM1_Init+0xb0>)
 8003326:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003328:	4b21      	ldr	r3, [pc, #132]	; (80033b0 <MX_TIM1_Init+0xac>)
 800332a:	2200      	movs	r2, #0
 800332c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800332e:	4b20      	ldr	r3, [pc, #128]	; (80033b0 <MX_TIM1_Init+0xac>)
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003334:	4b1e      	ldr	r3, [pc, #120]	; (80033b0 <MX_TIM1_Init+0xac>)
 8003336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800333a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800333c:	4b1c      	ldr	r3, [pc, #112]	; (80033b0 <MX_TIM1_Init+0xac>)
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003342:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <MX_TIM1_Init+0xac>)
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003348:	4b19      	ldr	r3, [pc, #100]	; (80033b0 <MX_TIM1_Init+0xac>)
 800334a:	2280      	movs	r2, #128	; 0x80
 800334c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800334e:	2303      	movs	r3, #3
 8003350:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003352:	2302      	movs	r3, #2
 8003354:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003356:	2301      	movs	r3, #1
 8003358:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800335a:	2300      	movs	r3, #0
 800335c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800335e:	2300      	movs	r3, #0
 8003360:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003362:	2302      	movs	r3, #2
 8003364:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003366:	2301      	movs	r3, #1
 8003368:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800336a:	2300      	movs	r3, #0
 800336c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003372:	f107 030c 	add.w	r3, r7, #12
 8003376:	4619      	mov	r1, r3
 8003378:	480d      	ldr	r0, [pc, #52]	; (80033b0 <MX_TIM1_Init+0xac>)
 800337a:	f004 fd1d 	bl	8007db8 <HAL_TIM_Encoder_Init>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8003384:	f7ff f9b7 	bl	80026f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003388:	2300      	movs	r3, #0
 800338a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800338c:	2300      	movs	r3, #0
 800338e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003390:	2300      	movs	r3, #0
 8003392:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003394:	463b      	mov	r3, r7
 8003396:	4619      	mov	r1, r3
 8003398:	4805      	ldr	r0, [pc, #20]	; (80033b0 <MX_TIM1_Init+0xac>)
 800339a:	f005 fa93 	bl	80088c4 <HAL_TIMEx_MasterConfigSynchronization>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80033a4:	f7ff f9a7 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80033a8:	bf00      	nop
 80033aa:	3730      	adds	r7, #48	; 0x30
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000608 	.word	0x20000608
 80033b4:	40012c00 	.word	0x40012c00

080033b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b08c      	sub	sp, #48	; 0x30
 80033bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80033be:	f107 030c 	add.w	r3, r7, #12
 80033c2:	2224      	movs	r2, #36	; 0x24
 80033c4:	2100      	movs	r1, #0
 80033c6:	4618      	mov	r0, r3
 80033c8:	f005 fb8a 	bl	8008ae0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033cc:	463b      	mov	r3, r7
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	605a      	str	r2, [r3, #4]
 80033d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80033d6:	4b21      	ldr	r3, [pc, #132]	; (800345c <MX_TIM2_Init+0xa4>)
 80033d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80033de:	4b1f      	ldr	r3, [pc, #124]	; (800345c <MX_TIM2_Init+0xa4>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033e4:	4b1d      	ldr	r3, [pc, #116]	; (800345c <MX_TIM2_Init+0xa4>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80033ea:	4b1c      	ldr	r3, [pc, #112]	; (800345c <MX_TIM2_Init+0xa4>)
 80033ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033f2:	4b1a      	ldr	r3, [pc, #104]	; (800345c <MX_TIM2_Init+0xa4>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033f8:	4b18      	ldr	r3, [pc, #96]	; (800345c <MX_TIM2_Init+0xa4>)
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80033fe:	2303      	movs	r3, #3
 8003400:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003402:	2302      	movs	r3, #2
 8003404:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003406:	2301      	movs	r3, #1
 8003408:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003412:	2302      	movs	r3, #2
 8003414:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003416:	2301      	movs	r3, #1
 8003418:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800341a:	2300      	movs	r3, #0
 800341c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800341e:	2300      	movs	r3, #0
 8003420:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003422:	f107 030c 	add.w	r3, r7, #12
 8003426:	4619      	mov	r1, r3
 8003428:	480c      	ldr	r0, [pc, #48]	; (800345c <MX_TIM2_Init+0xa4>)
 800342a:	f004 fcc5 	bl	8007db8 <HAL_TIM_Encoder_Init>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003434:	f7ff f95f 	bl	80026f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003438:	2300      	movs	r3, #0
 800343a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800343c:	2300      	movs	r3, #0
 800343e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003440:	463b      	mov	r3, r7
 8003442:	4619      	mov	r1, r3
 8003444:	4805      	ldr	r0, [pc, #20]	; (800345c <MX_TIM2_Init+0xa4>)
 8003446:	f005 fa3d 	bl	80088c4 <HAL_TIMEx_MasterConfigSynchronization>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003450:	f7ff f951 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003454:	bf00      	nop
 8003456:	3730      	adds	r7, #48	; 0x30
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20000654 	.word	0x20000654

08003460 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b08c      	sub	sp, #48	; 0x30
 8003464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003466:	f107 030c 	add.w	r3, r7, #12
 800346a:	2224      	movs	r2, #36	; 0x24
 800346c:	2100      	movs	r1, #0
 800346e:	4618      	mov	r0, r3
 8003470:	f005 fb36 	bl	8008ae0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003474:	463b      	mov	r3, r7
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	605a      	str	r2, [r3, #4]
 800347c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800347e:	4b21      	ldr	r3, [pc, #132]	; (8003504 <MX_TIM3_Init+0xa4>)
 8003480:	4a21      	ldr	r2, [pc, #132]	; (8003508 <MX_TIM3_Init+0xa8>)
 8003482:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003484:	4b1f      	ldr	r3, [pc, #124]	; (8003504 <MX_TIM3_Init+0xa4>)
 8003486:	2200      	movs	r2, #0
 8003488:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348a:	4b1e      	ldr	r3, [pc, #120]	; (8003504 <MX_TIM3_Init+0xa4>)
 800348c:	2200      	movs	r2, #0
 800348e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003490:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <MX_TIM3_Init+0xa4>)
 8003492:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003496:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003498:	4b1a      	ldr	r3, [pc, #104]	; (8003504 <MX_TIM3_Init+0xa4>)
 800349a:	2200      	movs	r2, #0
 800349c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800349e:	4b19      	ldr	r3, [pc, #100]	; (8003504 <MX_TIM3_Init+0xa4>)
 80034a0:	2280      	movs	r2, #128	; 0x80
 80034a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80034a4:	2303      	movs	r3, #3
 80034a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80034a8:	2302      	movs	r3, #2
 80034aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80034ac:	2301      	movs	r3, #1
 80034ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80034b0:	2300      	movs	r3, #0
 80034b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80034b8:	2302      	movs	r3, #2
 80034ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80034bc:	2301      	movs	r3, #1
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80034c0:	2300      	movs	r3, #0
 80034c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80034c8:	f107 030c 	add.w	r3, r7, #12
 80034cc:	4619      	mov	r1, r3
 80034ce:	480d      	ldr	r0, [pc, #52]	; (8003504 <MX_TIM3_Init+0xa4>)
 80034d0:	f004 fc72 	bl	8007db8 <HAL_TIM_Encoder_Init>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80034da:	f7ff f90c 	bl	80026f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034de:	2300      	movs	r3, #0
 80034e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034e6:	463b      	mov	r3, r7
 80034e8:	4619      	mov	r1, r3
 80034ea:	4806      	ldr	r0, [pc, #24]	; (8003504 <MX_TIM3_Init+0xa4>)
 80034ec:	f005 f9ea 	bl	80088c4 <HAL_TIMEx_MasterConfigSynchronization>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80034f6:	f7ff f8fe 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034fa:	bf00      	nop
 80034fc:	3730      	adds	r7, #48	; 0x30
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	200006a0 	.word	0x200006a0
 8003508:	40000400 	.word	0x40000400

0800350c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003512:	f107 0310 	add.w	r3, r7, #16
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	605a      	str	r2, [r3, #4]
 800351c:	609a      	str	r2, [r3, #8]
 800351e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003520:	1d3b      	adds	r3, r7, #4
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	605a      	str	r2, [r3, #4]
 8003528:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800352a:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <MX_TIM5_Init+0x94>)
 800352c:	4a1d      	ldr	r2, [pc, #116]	; (80035a4 <MX_TIM5_Init+0x98>)
 800352e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 50;
 8003530:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <MX_TIM5_Init+0x94>)
 8003532:	2232      	movs	r2, #50	; 0x32
 8003534:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003536:	4b1a      	ldr	r3, [pc, #104]	; (80035a0 <MX_TIM5_Init+0x94>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 144;
 800353c:	4b18      	ldr	r3, [pc, #96]	; (80035a0 <MX_TIM5_Init+0x94>)
 800353e:	2290      	movs	r2, #144	; 0x90
 8003540:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003542:	4b17      	ldr	r3, [pc, #92]	; (80035a0 <MX_TIM5_Init+0x94>)
 8003544:	2200      	movs	r2, #0
 8003546:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003548:	4b15      	ldr	r3, [pc, #84]	; (80035a0 <MX_TIM5_Init+0x94>)
 800354a:	2280      	movs	r2, #128	; 0x80
 800354c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800354e:	4814      	ldr	r0, [pc, #80]	; (80035a0 <MX_TIM5_Init+0x94>)
 8003550:	f004 fb62 	bl	8007c18 <HAL_TIM_Base_Init>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800355a:	f7ff f8cc 	bl	80026f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800355e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003562:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003564:	f107 0310 	add.w	r3, r7, #16
 8003568:	4619      	mov	r1, r3
 800356a:	480d      	ldr	r0, [pc, #52]	; (80035a0 <MX_TIM5_Init+0x94>)
 800356c:	f004 fef8 	bl	8008360 <HAL_TIM_ConfigClockSource>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003576:	f7ff f8be 	bl	80026f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800357a:	2300      	movs	r3, #0
 800357c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003582:	1d3b      	adds	r3, r7, #4
 8003584:	4619      	mov	r1, r3
 8003586:	4806      	ldr	r0, [pc, #24]	; (80035a0 <MX_TIM5_Init+0x94>)
 8003588:	f005 f99c 	bl	80088c4 <HAL_TIMEx_MasterConfigSynchronization>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003592:	f7ff f8b0 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003596:	bf00      	nop
 8003598:	3720      	adds	r7, #32
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	200006ec 	.word	0x200006ec
 80035a4:	40000c00 	.word	0x40000c00

080035a8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035ae:	1d3b      	adds	r3, r7, #4
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80035b8:	4b14      	ldr	r3, [pc, #80]	; (800360c <MX_TIM6_Init+0x64>)
 80035ba:	4a15      	ldr	r2, [pc, #84]	; (8003610 <MX_TIM6_Init+0x68>)
 80035bc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 80035be:	4b13      	ldr	r3, [pc, #76]	; (800360c <MX_TIM6_Init+0x64>)
 80035c0:	2263      	movs	r2, #99	; 0x63
 80035c2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035c4:	4b11      	ldr	r3, [pc, #68]	; (800360c <MX_TIM6_Init+0x64>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 143;
 80035ca:	4b10      	ldr	r3, [pc, #64]	; (800360c <MX_TIM6_Init+0x64>)
 80035cc:	228f      	movs	r2, #143	; 0x8f
 80035ce:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035d0:	4b0e      	ldr	r3, [pc, #56]	; (800360c <MX_TIM6_Init+0x64>)
 80035d2:	2280      	movs	r2, #128	; 0x80
 80035d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80035d6:	480d      	ldr	r0, [pc, #52]	; (800360c <MX_TIM6_Init+0x64>)
 80035d8:	f004 fb1e 	bl	8007c18 <HAL_TIM_Base_Init>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80035e2:	f7ff f888 	bl	80026f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035e6:	2300      	movs	r3, #0
 80035e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	4619      	mov	r1, r3
 80035f2:	4806      	ldr	r0, [pc, #24]	; (800360c <MX_TIM6_Init+0x64>)
 80035f4:	f005 f966 	bl	80088c4 <HAL_TIMEx_MasterConfigSynchronization>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80035fe:	f7ff f87a 	bl	80026f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003602:	bf00      	nop
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	20000738 	.word	0x20000738
 8003610:	40001000 	.word	0x40001000

08003614 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08e      	sub	sp, #56	; 0x38
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a51      	ldr	r2, [pc, #324]	; (8003778 <HAL_TIM_Encoder_MspInit+0x164>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d130      	bne.n	8003698 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003636:	4b51      	ldr	r3, [pc, #324]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800363a:	4a50      	ldr	r2, [pc, #320]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 800363c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003640:	6613      	str	r3, [r2, #96]	; 0x60
 8003642:	4b4e      	ldr	r3, [pc, #312]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800364a:	623b      	str	r3, [r7, #32]
 800364c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364e:	4b4b      	ldr	r3, [pc, #300]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003652:	4a4a      	ldr	r2, [pc, #296]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003654:	f043 0304 	orr.w	r3, r3, #4
 8003658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800365a:	4b48      	ldr	r3, [pc, #288]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 800365c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	61fb      	str	r3, [r7, #28]
 8003664:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 8003666:	2303      	movs	r3, #3
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366a:	2302      	movs	r3, #2
 800366c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	2300      	movs	r3, #0
 8003670:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003672:	2300      	movs	r3, #0
 8003674:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003676:	2302      	movs	r3, #2
 8003678:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800367e:	4619      	mov	r1, r3
 8003680:	483f      	ldr	r0, [pc, #252]	; (8003780 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003682:	f002 fb89 	bl	8005d98 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003686:	2200      	movs	r2, #0
 8003688:	2100      	movs	r1, #0
 800368a:	201b      	movs	r0, #27
 800368c:	f001 fb75 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003690:	201b      	movs	r0, #27
 8003692:	f001 fb8c 	bl	8004dae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003696:	e06b      	b.n	8003770 <HAL_TIM_Encoder_MspInit+0x15c>
  else if(tim_encoderHandle->Instance==TIM2)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a0:	d131      	bne.n	8003706 <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036a2:	4b36      	ldr	r3, [pc, #216]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	4a35      	ldr	r2, [pc, #212]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6593      	str	r3, [r2, #88]	; 0x58
 80036ae:	4b33      	ldr	r3, [pc, #204]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ba:	4b30      	ldr	r3, [pc, #192]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036be:	4a2f      	ldr	r2, [pc, #188]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036c6:	4b2d      	ldr	r3, [pc, #180]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 80036c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC2_B_Pin|ENC2_A_Pin;
 80036d2:	2322      	movs	r3, #34	; 0x22
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d6:	2302      	movs	r3, #2
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036de:	2300      	movs	r3, #0
 80036e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036e2:	2301      	movs	r3, #1
 80036e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036ea:	4619      	mov	r1, r3
 80036ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036f0:	f002 fb52 	bl	8005d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80036f4:	2200      	movs	r2, #0
 80036f6:	2100      	movs	r1, #0
 80036f8:	201c      	movs	r0, #28
 80036fa:	f001 fb3e 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036fe:	201c      	movs	r0, #28
 8003700:	f001 fb55 	bl	8004dae <HAL_NVIC_EnableIRQ>
}
 8003704:	e034      	b.n	8003770 <HAL_TIM_Encoder_MspInit+0x15c>
  else if(tim_encoderHandle->Instance==TIM3)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a1e      	ldr	r2, [pc, #120]	; (8003784 <HAL_TIM_Encoder_MspInit+0x170>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d12f      	bne.n	8003770 <HAL_TIM_Encoder_MspInit+0x15c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003710:	4b1a      	ldr	r3, [pc, #104]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003714:	4a19      	ldr	r2, [pc, #100]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003716:	f043 0302 	orr.w	r3, r3, #2
 800371a:	6593      	str	r3, [r2, #88]	; 0x58
 800371c:	4b17      	ldr	r3, [pc, #92]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 800371e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003728:	4b14      	ldr	r3, [pc, #80]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 800372a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800372c:	4a13      	ldr	r2, [pc, #76]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 800372e:	f043 0304 	orr.w	r3, r3, #4
 8003732:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003734:	4b11      	ldr	r3, [pc, #68]	; (800377c <HAL_TIM_Encoder_MspInit+0x168>)
 8003736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC3_A_Pin|ENC3_B_Pin;
 8003740:	23c0      	movs	r3, #192	; 0xc0
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003744:	2302      	movs	r3, #2
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003748:	2300      	movs	r3, #0
 800374a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374c:	2300      	movs	r3, #0
 800374e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003750:	2302      	movs	r3, #2
 8003752:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003758:	4619      	mov	r1, r3
 800375a:	4809      	ldr	r0, [pc, #36]	; (8003780 <HAL_TIM_Encoder_MspInit+0x16c>)
 800375c:	f002 fb1c 	bl	8005d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003760:	2200      	movs	r2, #0
 8003762:	2100      	movs	r1, #0
 8003764:	201d      	movs	r0, #29
 8003766:	f001 fb08 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800376a:	201d      	movs	r0, #29
 800376c:	f001 fb1f 	bl	8004dae <HAL_NVIC_EnableIRQ>
}
 8003770:	bf00      	nop
 8003772:	3738      	adds	r7, #56	; 0x38
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40012c00 	.word	0x40012c00
 800377c:	40021000 	.word	0x40021000
 8003780:	48000800 	.word	0x48000800
 8003784:	40000400 	.word	0x40000400

08003788 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1a      	ldr	r2, [pc, #104]	; (8003800 <HAL_TIM_Base_MspInit+0x78>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d114      	bne.n	80037c4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800379a:	4b1a      	ldr	r3, [pc, #104]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 800379c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800379e:	4a19      	ldr	r2, [pc, #100]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 80037a0:	f043 0308 	orr.w	r3, r3, #8
 80037a4:	6593      	str	r3, [r2, #88]	; 0x58
 80037a6:	4b17      	ldr	r3, [pc, #92]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 80037a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80037b2:	2200      	movs	r2, #0
 80037b4:	2100      	movs	r1, #0
 80037b6:	2032      	movs	r0, #50	; 0x32
 80037b8:	f001 fadf 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80037bc:	2032      	movs	r0, #50	; 0x32
 80037be:	f001 faf6 	bl	8004dae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80037c2:	e018      	b.n	80037f6 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0f      	ldr	r2, [pc, #60]	; (8003808 <HAL_TIM_Base_MspInit+0x80>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d113      	bne.n	80037f6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80037ce:	4b0d      	ldr	r3, [pc, #52]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 80037d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d2:	4a0c      	ldr	r2, [pc, #48]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 80037d4:	f043 0310 	orr.w	r3, r3, #16
 80037d8:	6593      	str	r3, [r2, #88]	; 0x58
 80037da:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <HAL_TIM_Base_MspInit+0x7c>)
 80037dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037de:	f003 0310 	and.w	r3, r3, #16
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80037e6:	2200      	movs	r2, #0
 80037e8:	2100      	movs	r1, #0
 80037ea:	2036      	movs	r0, #54	; 0x36
 80037ec:	f001 fac5 	bl	8004d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80037f0:	2036      	movs	r0, #54	; 0x36
 80037f2:	f001 fadc 	bl	8004dae <HAL_NVIC_EnableIRQ>
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40000c00 	.word	0x40000c00
 8003804:	40021000 	.word	0x40021000
 8003808:	40001000 	.word	0x40001000

0800380c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
              ldr   r0, =_estack
 800380c:	480d      	ldr	r0, [pc, #52]	; (8003844 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800380e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003810:	480d      	ldr	r0, [pc, #52]	; (8003848 <LoopForever+0x6>)
  ldr r1, =_edata
 8003812:	490e      	ldr	r1, [pc, #56]	; (800384c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003814:	4a0e      	ldr	r2, [pc, #56]	; (8003850 <LoopForever+0xe>)
  movs r3, #0
 8003816:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003818:	e002      	b.n	8003820 <LoopCopyDataInit>

0800381a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800381a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800381c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800381e:	3304      	adds	r3, #4

08003820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003824:	d3f9      	bcc.n	800381a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003826:	4a0b      	ldr	r2, [pc, #44]	; (8003854 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003828:	4c0b      	ldr	r4, [pc, #44]	; (8003858 <LoopForever+0x16>)
  movs r3, #0
 800382a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800382c:	e001      	b.n	8003832 <LoopFillZerobss>

0800382e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800382e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003830:	3204      	adds	r2, #4

08003832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003834:	d3fb      	bcc.n	800382e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003836:	f7ff fd53 	bl	80032e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800383a:	f005 f91f 	bl	8008a7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800383e:	f7fe feed 	bl	800261c <main>

08003842 <LoopForever>:

LoopForever:
    b LoopForever
 8003842:	e7fe      	b.n	8003842 <LoopForever>
              ldr   r0, =_estack
 8003844:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800384c:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8003850:	08008b64 	.word	0x08008b64
  ldr r2, =_sbss
 8003854:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8003858:	20000788 	.word	0x20000788

0800385c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800385c:	e7fe      	b.n	800385c <ADC1_2_IRQHandler>

0800385e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b082      	sub	sp, #8
 8003862:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003868:	2003      	movs	r0, #3
 800386a:	f001 fa7b 	bl	8004d64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800386e:	200f      	movs	r0, #15
 8003870:	f000 f80e 	bl	8003890 <HAL_InitTick>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	71fb      	strb	r3, [r7, #7]
 800387e:	e001      	b.n	8003884 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003880:	f7ff fbf6 	bl	8003070 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003884:	79fb      	ldrb	r3, [r7, #7]

}
 8003886:	4618      	mov	r0, r3
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800389c:	4b16      	ldr	r3, [pc, #88]	; (80038f8 <HAL_InitTick+0x68>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d022      	beq.n	80038ea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80038a4:	4b15      	ldr	r3, [pc, #84]	; (80038fc <HAL_InitTick+0x6c>)
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <HAL_InitTick+0x68>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80038b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b8:	4618      	mov	r0, r3
 80038ba:	f001 fa8a 	bl	8004dd2 <HAL_SYSTICK_Config>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10f      	bne.n	80038e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b0f      	cmp	r3, #15
 80038c8:	d809      	bhi.n	80038de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038ca:	2200      	movs	r2, #0
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038d2:	f001 fa52 	bl	8004d7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038d6:	4a0a      	ldr	r2, [pc, #40]	; (8003900 <HAL_InitTick+0x70>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	e007      	b.n	80038ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	73fb      	strb	r3, [r7, #15]
 80038e2:	e004      	b.n	80038ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
 80038e8:	e001      	b.n	80038ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	2000002c 	.word	0x2000002c
 80038fc:	20000024 	.word	0x20000024
 8003900:	20000028 	.word	0x20000028

08003904 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003908:	4b05      	ldr	r3, [pc, #20]	; (8003920 <HAL_IncTick+0x1c>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <HAL_IncTick+0x20>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4413      	add	r3, r2
 8003912:	4a03      	ldr	r2, [pc, #12]	; (8003920 <HAL_IncTick+0x1c>)
 8003914:	6013      	str	r3, [r2, #0]
}
 8003916:	bf00      	nop
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	20000784 	.word	0x20000784
 8003924:	2000002c 	.word	0x2000002c

08003928 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  return uwTick;
 800392c:	4b03      	ldr	r3, [pc, #12]	; (800393c <HAL_GetTick+0x14>)
 800392e:	681b      	ldr	r3, [r3, #0]
}
 8003930:	4618      	mov	r0, r3
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	20000784 	.word	0x20000784

08003940 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003948:	f7ff ffee 	bl	8003928 <HAL_GetTick>
 800394c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003958:	d004      	beq.n	8003964 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800395a:	4b09      	ldr	r3, [pc, #36]	; (8003980 <HAL_Delay+0x40>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	4413      	add	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003964:	bf00      	nop
 8003966:	f7ff ffdf 	bl	8003928 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	429a      	cmp	r2, r3
 8003974:	d8f7      	bhi.n	8003966 <HAL_Delay+0x26>
  {
  }
}
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	2000002c 	.word	0x2000002c

08003984 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	431a      	orrs	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	609a      	str	r2, [r3, #8]
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
 80039b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	609a      	str	r2, [r3, #8]
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3360      	adds	r3, #96	; 0x60
 80039fe:	461a      	mov	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <LL_ADC_SetOffset+0x44>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003a24:	bf00      	nop
 8003a26:	371c      	adds	r7, #28
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	03fff000 	.word	0x03fff000

08003a34 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3360      	adds	r3, #96	; 0x60
 8003a42:	461a      	mov	r2, r3
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	3360      	adds	r3, #96	; 0x60
 8003a70:	461a      	mov	r2, r3
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	431a      	orrs	r2, r3
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003a8a:	bf00      	nop
 8003a8c:	371c      	adds	r7, #28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b087      	sub	sp, #28
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	60f8      	str	r0, [r7, #12]
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	3360      	adds	r3, #96	; 0x60
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003ac0:	bf00      	nop
 8003ac2:	371c      	adds	r7, #28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	3360      	adds	r3, #96	; 0x60
 8003adc:	461a      	mov	r2, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4413      	add	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	431a      	orrs	r2, r3
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003af6:	bf00      	nop
 8003af8:	371c      	adds	r7, #28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b083      	sub	sp, #12
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	615a      	str	r2, [r3, #20]
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	3330      	adds	r3, #48	; 0x30
 8003b38:	461a      	mov	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	0a1b      	lsrs	r3, r3, #8
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	f003 030c 	and.w	r3, r3, #12
 8003b44:	4413      	add	r3, r2
 8003b46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f003 031f 	and.w	r3, r3, #31
 8003b52:	211f      	movs	r1, #31
 8003b54:	fa01 f303 	lsl.w	r3, r1, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	0e9b      	lsrs	r3, r3, #26
 8003b60:	f003 011f 	and.w	r1, r3, #31
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 031f 	and.w	r3, r3, #31
 8003b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003b74:	bf00      	nop
 8003b76:	371c      	adds	r7, #28
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b087      	sub	sp, #28
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	3314      	adds	r3, #20
 8003b90:	461a      	mov	r2, r3
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	0e5b      	lsrs	r3, r3, #25
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	4413      	add	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	0d1b      	lsrs	r3, r3, #20
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	2107      	movs	r1, #7
 8003bae:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	401a      	ands	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	0d1b      	lsrs	r3, r3, #20
 8003bba:	f003 031f 	and.w	r3, r3, #31
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003bca:	bf00      	nop
 8003bcc:	371c      	adds	r7, #28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a0f      	ldr	r2, [pc, #60]	; (8003c24 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d10a      	bne.n	8003c02 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003c00:	e00a      	b.n	8003c18 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	401a      	ands	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003c18:	bf00      	nop
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	407f0000 	.word	0x407f0000

08003c28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003c38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6093      	str	r3, [r2, #8]
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c60:	d101      	bne.n	8003c66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003c62:	2301      	movs	r3, #1
 8003c64:	e000      	b.n	8003c68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003c84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cb0:	d101      	bne.n	8003cb6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <LL_ADC_IsEnabled+0x18>
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e000      	b.n	8003cde <LL_ADC_IsEnabled+0x1a>
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b04      	cmp	r3, #4
 8003cfc:	d101      	bne.n	8003d02 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e000      	b.n	8003d04 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0308 	and.w	r3, r3, #8
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d101      	bne.n	8003d28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d24:	2301      	movs	r3, #1
 8003d26:	e000      	b.n	8003d2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
	...

08003d38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d38:	b590      	push	{r4, r7, lr}
 8003d3a:	b089      	sub	sp, #36	; 0x24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003d44:	2300      	movs	r3, #0
 8003d46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e1af      	b.n	80040b2 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d109      	bne.n	8003d74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7fd f885 	bl	8000e70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff ff67 	bl	8003c4c <LL_ADC_IsDeepPowerDownEnabled>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff ff4d 	bl	8003c28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff ff82 	bl	8003c9c <LL_ADC_IsInternalRegulatorEnabled>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d115      	bne.n	8003dca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff ff66 	bl	8003c74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003da8:	4b9f      	ldr	r3, [pc, #636]	; (8004028 <HAL_ADC_Init+0x2f0>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	099b      	lsrs	r3, r3, #6
 8003dae:	4a9f      	ldr	r2, [pc, #636]	; (800402c <HAL_ADC_Init+0x2f4>)
 8003db0:	fba2 2303 	umull	r2, r3, r2, r3
 8003db4:	099b      	lsrs	r3, r3, #6
 8003db6:	3301      	adds	r3, #1
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003dbc:	e002      	b.n	8003dc4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f9      	bne.n	8003dbe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff64 	bl	8003c9c <LL_ADC_IsInternalRegulatorEnabled>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10d      	bne.n	8003df6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dde:	f043 0210 	orr.w	r2, r3, #16
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dea:	f043 0201 	orr.w	r2, r3, #1
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff ff75 	bl	8003cea <LL_ADC_REG_IsConversionOngoing>
 8003e00:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	f003 0310 	and.w	r3, r3, #16
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f040 8148 	bne.w	80040a0 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f040 8144 	bne.w	80040a0 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003e20:	f043 0202 	orr.w	r2, r3, #2
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff ff49 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d141      	bne.n	8003ebc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e40:	d004      	beq.n	8003e4c <HAL_ADC_Init+0x114>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a7a      	ldr	r2, [pc, #488]	; (8004030 <HAL_ADC_Init+0x2f8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d10f      	bne.n	8003e6c <HAL_ADC_Init+0x134>
 8003e4c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e50:	f7ff ff38 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e54:	4604      	mov	r4, r0
 8003e56:	4876      	ldr	r0, [pc, #472]	; (8004030 <HAL_ADC_Init+0x2f8>)
 8003e58:	f7ff ff34 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	4323      	orrs	r3, r4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e012      	b.n	8003e92 <HAL_ADC_Init+0x15a>
 8003e6c:	4871      	ldr	r0, [pc, #452]	; (8004034 <HAL_ADC_Init+0x2fc>)
 8003e6e:	f7ff ff29 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e72:	4604      	mov	r4, r0
 8003e74:	4870      	ldr	r0, [pc, #448]	; (8004038 <HAL_ADC_Init+0x300>)
 8003e76:	f7ff ff25 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	431c      	orrs	r4, r3
 8003e7e:	486f      	ldr	r0, [pc, #444]	; (800403c <HAL_ADC_Init+0x304>)
 8003e80:	f7ff ff20 	bl	8003cc4 <LL_ADC_IsEnabled>
 8003e84:	4603      	mov	r3, r0
 8003e86:	4323      	orrs	r3, r4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bf0c      	ite	eq
 8003e8c:	2301      	moveq	r3, #1
 8003e8e:	2300      	movne	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d012      	beq.n	8003ebc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e9e:	d004      	beq.n	8003eaa <HAL_ADC_Init+0x172>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a62      	ldr	r2, [pc, #392]	; (8004030 <HAL_ADC_Init+0x2f8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d101      	bne.n	8003eae <HAL_ADC_Init+0x176>
 8003eaa:	4a65      	ldr	r2, [pc, #404]	; (8004040 <HAL_ADC_Init+0x308>)
 8003eac:	e000      	b.n	8003eb0 <HAL_ADC_Init+0x178>
 8003eae:	4a65      	ldr	r2, [pc, #404]	; (8004044 <HAL_ADC_Init+0x30c>)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	f7ff fd64 	bl	8003984 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	7f5b      	ldrb	r3, [r3, #29]
 8003ec0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ec6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003ecc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003ed2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eda:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d106      	bne.n	8003ef8 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	045b      	lsls	r3, r3, #17
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d009      	beq.n	8003f14 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	4b4b      	ldr	r3, [pc, #300]	; (8004048 <HAL_ADC_Init+0x310>)
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6812      	ldr	r2, [r2, #0]
 8003f22:	69b9      	ldr	r1, [r7, #24]
 8003f24:	430b      	orrs	r3, r1
 8003f26:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fed1 	bl	8003cea <LL_ADC_REG_IsConversionOngoing>
 8003f48:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff fede 	bl	8003d10 <LL_ADC_INJ_IsConversionOngoing>
 8003f54:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d17f      	bne.n	800405c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d17c      	bne.n	800405c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f66:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f6e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f70:	4313      	orrs	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f7e:	f023 0302 	bic.w	r3, r3, #2
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6812      	ldr	r2, [r2, #0]
 8003f86:	69b9      	ldr	r1, [r7, #24]
 8003f88:	430b      	orrs	r3, r1
 8003f8a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d017      	beq.n	8003fc4 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003fa2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003fb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6911      	ldr	r1, [r2, #16]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6812      	ldr	r2, [r2, #0]
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003fc2:	e013      	b.n	8003fec <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	691a      	ldr	r2, [r3, #16]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fd2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6812      	ldr	r2, [r2, #0]
 8003fe0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003fe4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fe8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d12a      	bne.n	800404c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004000:	f023 0304 	bic.w	r3, r3, #4
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800400c:	4311      	orrs	r1, r2
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004012:	4311      	orrs	r1, r2
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004018:	430a      	orrs	r2, r1
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	611a      	str	r2, [r3, #16]
 8004026:	e019      	b.n	800405c <HAL_ADC_Init+0x324>
 8004028:	20000024 	.word	0x20000024
 800402c:	053e2d63 	.word	0x053e2d63
 8004030:	50000100 	.word	0x50000100
 8004034:	50000400 	.word	0x50000400
 8004038:	50000500 	.word	0x50000500
 800403c:	50000600 	.word	0x50000600
 8004040:	50000300 	.word	0x50000300
 8004044:	50000700 	.word	0x50000700
 8004048:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d10c      	bne.n	800407e <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	f023 010f 	bic.w	r1, r3, #15
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	1e5a      	subs	r2, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	631a      	str	r2, [r3, #48]	; 0x30
 800407c:	e007      	b.n	800408e <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 020f 	bic.w	r2, r2, #15
 800408c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004092:	f023 0303 	bic.w	r3, r3, #3
 8004096:	f043 0201 	orr.w	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	65da      	str	r2, [r3, #92]	; 0x5c
 800409e:	e007      	b.n	80040b0 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a4:	f043 0210 	orr.w	r2, r3, #16
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3724      	adds	r7, #36	; 0x24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd90      	pop	{r4, r7, pc}
 80040ba:	bf00      	nop

080040bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b0b6      	sub	sp, #216	; 0xd8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d102      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x24>
 80040da:	2302      	movs	r3, #2
 80040dc:	f000 bc13 	b.w	8004906 <HAL_ADC_ConfigChannel+0x84a>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff fdfc 	bl	8003cea <LL_ADC_REG_IsConversionOngoing>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f040 83f3 	bne.w	80048e0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	6859      	ldr	r1, [r3, #4]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	f7ff fd0e 	bl	8003b28 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff fdea 	bl	8003cea <LL_ADC_REG_IsConversionOngoing>
 8004116:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f7ff fdf6 	bl	8003d10 <LL_ADC_INJ_IsConversionOngoing>
 8004124:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004128:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800412c:	2b00      	cmp	r3, #0
 800412e:	f040 81d9 	bne.w	80044e4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004132:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004136:	2b00      	cmp	r3, #0
 8004138:	f040 81d4 	bne.w	80044e4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004144:	d10f      	bne.n	8004166 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2200      	movs	r2, #0
 8004150:	4619      	mov	r1, r3
 8004152:	f7ff fd15 	bl	8003b80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800415e:	4618      	mov	r0, r3
 8004160:	f7ff fccf 	bl	8003b02 <LL_ADC_SetSamplingTimeCommonConfig>
 8004164:	e00e      	b.n	8004184 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6818      	ldr	r0, [r3, #0]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	6819      	ldr	r1, [r3, #0]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	461a      	mov	r2, r3
 8004174:	f7ff fd04 	bl	8003b80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2100      	movs	r1, #0
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff fcbf 	bl	8003b02 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	695a      	ldr	r2, [r3, #20]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	08db      	lsrs	r3, r3, #3
 8004190:	f003 0303 	and.w	r3, r3, #3
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d022      	beq.n	80041ec <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6818      	ldr	r0, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	6919      	ldr	r1, [r3, #16]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80041b6:	f7ff fc19 	bl	80039ec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6919      	ldr	r1, [r3, #16]
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	461a      	mov	r2, r3
 80041c8:	f7ff fc65 	bl	8003a96 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	6919      	ldr	r1, [r3, #16]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	7f1b      	ldrb	r3, [r3, #28]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d102      	bne.n	80041e2 <HAL_ADC_ConfigChannel+0x126>
 80041dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041e0:	e000      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x128>
 80041e2:	2300      	movs	r3, #0
 80041e4:	461a      	mov	r2, r3
 80041e6:	f7ff fc71 	bl	8003acc <LL_ADC_SetOffsetSaturation>
 80041ea:	e17b      	b.n	80044e4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2100      	movs	r1, #0
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff fc1e 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 80041f8:	4603      	mov	r3, r0
 80041fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10a      	bne.n	8004218 <HAL_ADC_ConfigChannel+0x15c>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff fc13 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 800420e:	4603      	mov	r3, r0
 8004210:	0e9b      	lsrs	r3, r3, #26
 8004212:	f003 021f 	and.w	r2, r3, #31
 8004216:	e01e      	b.n	8004256 <HAL_ADC_ConfigChannel+0x19a>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2100      	movs	r1, #0
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff fc08 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 8004224:	4603      	mov	r3, r0
 8004226:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800422e:	fa93 f3a3 	rbit	r3, r3
 8004232:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004236:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800423a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800423e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004246:	2320      	movs	r3, #32
 8004248:	e004      	b.n	8004254 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800424a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800424e:	fab3 f383 	clz	r3, r3
 8004252:	b2db      	uxtb	r3, r3
 8004254:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425e:	2b00      	cmp	r3, #0
 8004260:	d105      	bne.n	800426e <HAL_ADC_ConfigChannel+0x1b2>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	0e9b      	lsrs	r3, r3, #26
 8004268:	f003 031f 	and.w	r3, r3, #31
 800426c:	e018      	b.n	80042a0 <HAL_ADC_ConfigChannel+0x1e4>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004276:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800427a:	fa93 f3a3 	rbit	r3, r3
 800427e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004282:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004286:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800428a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004292:	2320      	movs	r3, #32
 8004294:	e004      	b.n	80042a0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004296:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800429a:	fab3 f383 	clz	r3, r3
 800429e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d106      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2200      	movs	r2, #0
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7ff fbd7 	bl	8003a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2101      	movs	r1, #1
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff fbbb 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 80042be:	4603      	mov	r3, r0
 80042c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10a      	bne.n	80042de <HAL_ADC_ConfigChannel+0x222>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2101      	movs	r1, #1
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff fbb0 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 80042d4:	4603      	mov	r3, r0
 80042d6:	0e9b      	lsrs	r3, r3, #26
 80042d8:	f003 021f 	and.w	r2, r3, #31
 80042dc:	e01e      	b.n	800431c <HAL_ADC_ConfigChannel+0x260>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2101      	movs	r1, #1
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff fba5 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 80042ea:	4603      	mov	r3, r0
 80042ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80042f4:	fa93 f3a3 	rbit	r3, r3
 80042f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80042fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004300:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004304:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800430c:	2320      	movs	r3, #32
 800430e:	e004      	b.n	800431a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004310:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004314:	fab3 f383 	clz	r3, r3
 8004318:	b2db      	uxtb	r3, r3
 800431a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004324:	2b00      	cmp	r3, #0
 8004326:	d105      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x278>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	0e9b      	lsrs	r3, r3, #26
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	e018      	b.n	8004366 <HAL_ADC_ConfigChannel+0x2aa>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004348:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800434c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004350:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004358:	2320      	movs	r3, #32
 800435a:	e004      	b.n	8004366 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800435c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004360:	fab3 f383 	clz	r3, r3
 8004364:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004366:	429a      	cmp	r2, r3
 8004368:	d106      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2200      	movs	r2, #0
 8004370:	2101      	movs	r1, #1
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff fb74 	bl	8003a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2102      	movs	r1, #2
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff fb58 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 8004384:	4603      	mov	r3, r0
 8004386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10a      	bne.n	80043a4 <HAL_ADC_ConfigChannel+0x2e8>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2102      	movs	r1, #2
 8004394:	4618      	mov	r0, r3
 8004396:	f7ff fb4d 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 800439a:	4603      	mov	r3, r0
 800439c:	0e9b      	lsrs	r3, r3, #26
 800439e:	f003 021f 	and.w	r2, r3, #31
 80043a2:	e01e      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x326>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2102      	movs	r1, #2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff fb42 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043ba:	fa93 f3a3 	rbit	r3, r3
 80043be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80043c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80043ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80043d2:	2320      	movs	r3, #32
 80043d4:	e004      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80043d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d105      	bne.n	80043fa <HAL_ADC_ConfigChannel+0x33e>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	0e9b      	lsrs	r3, r3, #26
 80043f4:	f003 031f 	and.w	r3, r3, #31
 80043f8:	e016      	b.n	8004428 <HAL_ADC_ConfigChannel+0x36c>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004406:	fa93 f3a3 	rbit	r3, r3
 800440a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800440c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800440e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004412:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800441a:	2320      	movs	r3, #32
 800441c:	e004      	b.n	8004428 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800441e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004422:	fab3 f383 	clz	r3, r3
 8004426:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004428:	429a      	cmp	r2, r3
 800442a:	d106      	bne.n	800443a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2200      	movs	r2, #0
 8004432:	2102      	movs	r1, #2
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff fb13 	bl	8003a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2103      	movs	r1, #3
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff faf7 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 8004446:	4603      	mov	r3, r0
 8004448:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10a      	bne.n	8004466 <HAL_ADC_ConfigChannel+0x3aa>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2103      	movs	r1, #3
 8004456:	4618      	mov	r0, r3
 8004458:	f7ff faec 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 800445c:	4603      	mov	r3, r0
 800445e:	0e9b      	lsrs	r3, r3, #26
 8004460:	f003 021f 	and.w	r2, r3, #31
 8004464:	e017      	b.n	8004496 <HAL_ADC_ConfigChannel+0x3da>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2103      	movs	r1, #3
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff fae1 	bl	8003a34 <LL_ADC_GetOffsetChannel>
 8004472:	4603      	mov	r3, r0
 8004474:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004478:	fa93 f3a3 	rbit	r3, r3
 800447c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800447e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004480:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004482:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004488:	2320      	movs	r3, #32
 800448a:	e003      	b.n	8004494 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800448c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800448e:	fab3 f383 	clz	r3, r3
 8004492:	b2db      	uxtb	r3, r3
 8004494:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d105      	bne.n	80044ae <HAL_ADC_ConfigChannel+0x3f2>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	0e9b      	lsrs	r3, r3, #26
 80044a8:	f003 031f 	and.w	r3, r3, #31
 80044ac:	e011      	b.n	80044d2 <HAL_ADC_ConfigChannel+0x416>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044b6:	fa93 f3a3 	rbit	r3, r3
 80044ba:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80044bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044be:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80044c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80044c6:	2320      	movs	r3, #32
 80044c8:	e003      	b.n	80044d2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80044ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044cc:	fab3 f383 	clz	r3, r3
 80044d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d106      	bne.n	80044e4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2200      	movs	r2, #0
 80044dc:	2103      	movs	r1, #3
 80044de:	4618      	mov	r0, r3
 80044e0:	f7ff fabe 	bl	8003a60 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff fbeb 	bl	8003cc4 <LL_ADC_IsEnabled>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f040 813d 	bne.w	8004770 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	6819      	ldr	r1, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	461a      	mov	r2, r3
 8004504:	f7ff fb68 	bl	8003bd8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4aa2      	ldr	r2, [pc, #648]	; (8004798 <HAL_ADC_ConfigChannel+0x6dc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	f040 812e 	bne.w	8004770 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10b      	bne.n	800453c <HAL_ADC_ConfigChannel+0x480>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	0e9b      	lsrs	r3, r3, #26
 800452a:	3301      	adds	r3, #1
 800452c:	f003 031f 	and.w	r3, r3, #31
 8004530:	2b09      	cmp	r3, #9
 8004532:	bf94      	ite	ls
 8004534:	2301      	movls	r3, #1
 8004536:	2300      	movhi	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	e019      	b.n	8004570 <HAL_ADC_ConfigChannel+0x4b4>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004542:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004544:	fa93 f3a3 	rbit	r3, r3
 8004548:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800454a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800454c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800454e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004554:	2320      	movs	r3, #32
 8004556:	e003      	b.n	8004560 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004558:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800455a:	fab3 f383 	clz	r3, r3
 800455e:	b2db      	uxtb	r3, r3
 8004560:	3301      	adds	r3, #1
 8004562:	f003 031f 	and.w	r3, r3, #31
 8004566:	2b09      	cmp	r3, #9
 8004568:	bf94      	ite	ls
 800456a:	2301      	movls	r3, #1
 800456c:	2300      	movhi	r3, #0
 800456e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004570:	2b00      	cmp	r3, #0
 8004572:	d079      	beq.n	8004668 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457c:	2b00      	cmp	r3, #0
 800457e:	d107      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x4d4>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	0e9b      	lsrs	r3, r3, #26
 8004586:	3301      	adds	r3, #1
 8004588:	069b      	lsls	r3, r3, #26
 800458a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800458e:	e015      	b.n	80045bc <HAL_ADC_ConfigChannel+0x500>
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004596:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004598:	fa93 f3a3 	rbit	r3, r3
 800459c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800459e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80045a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80045a8:	2320      	movs	r3, #32
 80045aa:	e003      	b.n	80045b4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80045ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ae:	fab3 f383 	clz	r3, r3
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	3301      	adds	r3, #1
 80045b6:	069b      	lsls	r3, r3, #26
 80045b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d109      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x520>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	0e9b      	lsrs	r3, r3, #26
 80045ce:	3301      	adds	r3, #1
 80045d0:	f003 031f 	and.w	r3, r3, #31
 80045d4:	2101      	movs	r1, #1
 80045d6:	fa01 f303 	lsl.w	r3, r1, r3
 80045da:	e017      	b.n	800460c <HAL_ADC_ConfigChannel+0x550>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045e4:	fa93 f3a3 	rbit	r3, r3
 80045e8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80045ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80045ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80045f4:	2320      	movs	r3, #32
 80045f6:	e003      	b.n	8004600 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80045f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045fa:	fab3 f383 	clz	r3, r3
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	3301      	adds	r3, #1
 8004602:	f003 031f 	and.w	r3, r3, #31
 8004606:	2101      	movs	r1, #1
 8004608:	fa01 f303 	lsl.w	r3, r1, r3
 800460c:	ea42 0103 	orr.w	r1, r2, r3
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10a      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x576>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	0e9b      	lsrs	r3, r3, #26
 8004622:	3301      	adds	r3, #1
 8004624:	f003 021f 	and.w	r2, r3, #31
 8004628:	4613      	mov	r3, r2
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	4413      	add	r3, r2
 800462e:	051b      	lsls	r3, r3, #20
 8004630:	e018      	b.n	8004664 <HAL_ADC_ConfigChannel+0x5a8>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800463a:	fa93 f3a3 	rbit	r3, r3
 800463e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004642:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800464a:	2320      	movs	r3, #32
 800464c:	e003      	b.n	8004656 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800464e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004650:	fab3 f383 	clz	r3, r3
 8004654:	b2db      	uxtb	r3, r3
 8004656:	3301      	adds	r3, #1
 8004658:	f003 021f 	and.w	r2, r3, #31
 800465c:	4613      	mov	r3, r2
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	4413      	add	r3, r2
 8004662:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004664:	430b      	orrs	r3, r1
 8004666:	e07e      	b.n	8004766 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004670:	2b00      	cmp	r3, #0
 8004672:	d107      	bne.n	8004684 <HAL_ADC_ConfigChannel+0x5c8>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	0e9b      	lsrs	r3, r3, #26
 800467a:	3301      	adds	r3, #1
 800467c:	069b      	lsls	r3, r3, #26
 800467e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004682:	e015      	b.n	80046b0 <HAL_ADC_ConfigChannel+0x5f4>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468c:	fa93 f3a3 	rbit	r3, r3
 8004690:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004694:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800469c:	2320      	movs	r3, #32
 800469e:	e003      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80046a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a2:	fab3 f383 	clz	r3, r3
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	3301      	adds	r3, #1
 80046aa:	069b      	lsls	r3, r3, #26
 80046ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d109      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x614>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	0e9b      	lsrs	r3, r3, #26
 80046c2:	3301      	adds	r3, #1
 80046c4:	f003 031f 	and.w	r3, r3, #31
 80046c8:	2101      	movs	r1, #1
 80046ca:	fa01 f303 	lsl.w	r3, r1, r3
 80046ce:	e017      	b.n	8004700 <HAL_ADC_ConfigChannel+0x644>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	fa93 f3a3 	rbit	r3, r3
 80046dc:	61fb      	str	r3, [r7, #28]
  return result;
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80046e8:	2320      	movs	r3, #32
 80046ea:	e003      	b.n	80046f4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	fab3 f383 	clz	r3, r3
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	3301      	adds	r3, #1
 80046f6:	f003 031f 	and.w	r3, r3, #31
 80046fa:	2101      	movs	r1, #1
 80046fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004700:	ea42 0103 	orr.w	r1, r2, r3
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10d      	bne.n	800472c <HAL_ADC_ConfigChannel+0x670>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	0e9b      	lsrs	r3, r3, #26
 8004716:	3301      	adds	r3, #1
 8004718:	f003 021f 	and.w	r2, r3, #31
 800471c:	4613      	mov	r3, r2
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	4413      	add	r3, r2
 8004722:	3b1e      	subs	r3, #30
 8004724:	051b      	lsls	r3, r3, #20
 8004726:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800472a:	e01b      	b.n	8004764 <HAL_ADC_ConfigChannel+0x6a8>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	fa93 f3a3 	rbit	r3, r3
 8004738:	613b      	str	r3, [r7, #16]
  return result;
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004744:	2320      	movs	r3, #32
 8004746:	e003      	b.n	8004750 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	fab3 f383 	clz	r3, r3
 800474e:	b2db      	uxtb	r3, r3
 8004750:	3301      	adds	r3, #1
 8004752:	f003 021f 	and.w	r2, r3, #31
 8004756:	4613      	mov	r3, r2
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	4413      	add	r3, r2
 800475c:	3b1e      	subs	r3, #30
 800475e:	051b      	lsls	r3, r3, #20
 8004760:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004764:	430b      	orrs	r3, r1
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	6892      	ldr	r2, [r2, #8]
 800476a:	4619      	mov	r1, r3
 800476c:	f7ff fa08 	bl	8003b80 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <HAL_ADC_ConfigChannel+0x6e0>)
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	f000 80be 	beq.w	80048fa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004786:	d004      	beq.n	8004792 <HAL_ADC_ConfigChannel+0x6d6>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a04      	ldr	r2, [pc, #16]	; (80047a0 <HAL_ADC_ConfigChannel+0x6e4>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d10a      	bne.n	80047a8 <HAL_ADC_ConfigChannel+0x6ec>
 8004792:	4b04      	ldr	r3, [pc, #16]	; (80047a4 <HAL_ADC_ConfigChannel+0x6e8>)
 8004794:	e009      	b.n	80047aa <HAL_ADC_ConfigChannel+0x6ee>
 8004796:	bf00      	nop
 8004798:	407f0000 	.word	0x407f0000
 800479c:	80080000 	.word	0x80080000
 80047a0:	50000100 	.word	0x50000100
 80047a4:	50000300 	.word	0x50000300
 80047a8:	4b59      	ldr	r3, [pc, #356]	; (8004910 <HAL_ADC_ConfigChannel+0x854>)
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff f910 	bl	80039d0 <LL_ADC_GetCommonPathInternalCh>
 80047b0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a56      	ldr	r2, [pc, #344]	; (8004914 <HAL_ADC_ConfigChannel+0x858>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d004      	beq.n	80047c8 <HAL_ADC_ConfigChannel+0x70c>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a55      	ldr	r2, [pc, #340]	; (8004918 <HAL_ADC_ConfigChannel+0x85c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d13a      	bne.n	800483e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80047c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80047cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d134      	bne.n	800483e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047dc:	d005      	beq.n	80047ea <HAL_ADC_ConfigChannel+0x72e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a4e      	ldr	r2, [pc, #312]	; (800491c <HAL_ADC_ConfigChannel+0x860>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	f040 8085 	bne.w	80048f4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047f2:	d004      	beq.n	80047fe <HAL_ADC_ConfigChannel+0x742>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a49      	ldr	r2, [pc, #292]	; (8004920 <HAL_ADC_ConfigChannel+0x864>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d101      	bne.n	8004802 <HAL_ADC_ConfigChannel+0x746>
 80047fe:	4a49      	ldr	r2, [pc, #292]	; (8004924 <HAL_ADC_ConfigChannel+0x868>)
 8004800:	e000      	b.n	8004804 <HAL_ADC_ConfigChannel+0x748>
 8004802:	4a43      	ldr	r2, [pc, #268]	; (8004910 <HAL_ADC_ConfigChannel+0x854>)
 8004804:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004808:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800480c:	4619      	mov	r1, r3
 800480e:	4610      	mov	r0, r2
 8004810:	f7ff f8cb 	bl	80039aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004814:	4b44      	ldr	r3, [pc, #272]	; (8004928 <HAL_ADC_ConfigChannel+0x86c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	099b      	lsrs	r3, r3, #6
 800481a:	4a44      	ldr	r2, [pc, #272]	; (800492c <HAL_ADC_ConfigChannel+0x870>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	099b      	lsrs	r3, r3, #6
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	4613      	mov	r3, r2
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	4413      	add	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800482e:	e002      	b.n	8004836 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	3b01      	subs	r3, #1
 8004834:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f9      	bne.n	8004830 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800483c:	e05a      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a3b      	ldr	r2, [pc, #236]	; (8004930 <HAL_ADC_ConfigChannel+0x874>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d125      	bne.n	8004894 <HAL_ADC_ConfigChannel+0x7d8>
 8004848:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800484c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d11f      	bne.n	8004894 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a31      	ldr	r2, [pc, #196]	; (8004920 <HAL_ADC_ConfigChannel+0x864>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d104      	bne.n	8004868 <HAL_ADC_ConfigChannel+0x7ac>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a34      	ldr	r2, [pc, #208]	; (8004934 <HAL_ADC_ConfigChannel+0x878>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d047      	beq.n	80048f8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004870:	d004      	beq.n	800487c <HAL_ADC_ConfigChannel+0x7c0>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a2a      	ldr	r2, [pc, #168]	; (8004920 <HAL_ADC_ConfigChannel+0x864>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d101      	bne.n	8004880 <HAL_ADC_ConfigChannel+0x7c4>
 800487c:	4a29      	ldr	r2, [pc, #164]	; (8004924 <HAL_ADC_ConfigChannel+0x868>)
 800487e:	e000      	b.n	8004882 <HAL_ADC_ConfigChannel+0x7c6>
 8004880:	4a23      	ldr	r2, [pc, #140]	; (8004910 <HAL_ADC_ConfigChannel+0x854>)
 8004882:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800488a:	4619      	mov	r1, r3
 800488c:	4610      	mov	r0, r2
 800488e:	f7ff f88c 	bl	80039aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004892:	e031      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a27      	ldr	r2, [pc, #156]	; (8004938 <HAL_ADC_ConfigChannel+0x87c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d12d      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800489e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d127      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a1c      	ldr	r2, [pc, #112]	; (8004920 <HAL_ADC_ConfigChannel+0x864>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d022      	beq.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048bc:	d004      	beq.n	80048c8 <HAL_ADC_ConfigChannel+0x80c>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a17      	ldr	r2, [pc, #92]	; (8004920 <HAL_ADC_ConfigChannel+0x864>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d101      	bne.n	80048cc <HAL_ADC_ConfigChannel+0x810>
 80048c8:	4a16      	ldr	r2, [pc, #88]	; (8004924 <HAL_ADC_ConfigChannel+0x868>)
 80048ca:	e000      	b.n	80048ce <HAL_ADC_ConfigChannel+0x812>
 80048cc:	4a10      	ldr	r2, [pc, #64]	; (8004910 <HAL_ADC_ConfigChannel+0x854>)
 80048ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048d6:	4619      	mov	r1, r3
 80048d8:	4610      	mov	r0, r2
 80048da:	f7ff f866 	bl	80039aa <LL_ADC_SetCommonPathInternalCh>
 80048de:	e00c      	b.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e4:	f043 0220 	orr.w	r2, r3, #32
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80048f2:	e002      	b.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048f4:	bf00      	nop
 80048f6:	e000      	b.n	80048fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004902:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004906:	4618      	mov	r0, r3
 8004908:	37d8      	adds	r7, #216	; 0xd8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	50000700 	.word	0x50000700
 8004914:	c3210000 	.word	0xc3210000
 8004918:	90c00010 	.word	0x90c00010
 800491c:	50000600 	.word	0x50000600
 8004920:	50000100 	.word	0x50000100
 8004924:	50000300 	.word	0x50000300
 8004928:	20000024 	.word	0x20000024
 800492c:	053e2d63 	.word	0x053e2d63
 8004930:	c7520000 	.word	0xc7520000
 8004934:	50000500 	.word	0x50000500
 8004938:	cb840000 	.word	0xcb840000

0800493c <LL_ADC_IsEnabled>:
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <LL_ADC_IsEnabled+0x18>
 8004950:	2301      	movs	r3, #1
 8004952:	e000      	b.n	8004956 <LL_ADC_IsEnabled+0x1a>
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <LL_ADC_REG_IsConversionOngoing>:
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	2b04      	cmp	r3, #4
 8004974:	d101      	bne.n	800497a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004988:	b590      	push	{r4, r7, lr}
 800498a:	b0a1      	sub	sp, #132	; 0x84
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d101      	bne.n	80049a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80049a2:	2302      	movs	r3, #2
 80049a4:	e0e7      	b.n	8004b76 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80049ae:	2300      	movs	r3, #0
 80049b0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80049b2:	2300      	movs	r3, #0
 80049b4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049be:	d102      	bne.n	80049c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80049c0:	4b6f      	ldr	r3, [pc, #444]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049c2:	60bb      	str	r3, [r7, #8]
 80049c4:	e009      	b.n	80049da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a6e      	ldr	r2, [pc, #440]	; (8004b84 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d102      	bne.n	80049d6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80049d0:	4b6d      	ldr	r3, [pc, #436]	; (8004b88 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80049d2:	60bb      	str	r3, [r7, #8]
 80049d4:	e001      	b.n	80049da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80049d6:	2300      	movs	r3, #0
 80049d8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10b      	bne.n	80049f8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e4:	f043 0220 	orr.w	r2, r3, #32
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e0be      	b.n	8004b76 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff ffb1 	bl	8004962 <LL_ADC_REG_IsConversionOngoing>
 8004a00:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff ffab 	bl	8004962 <LL_ADC_REG_IsConversionOngoing>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f040 80a0 	bne.w	8004b54 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004a14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f040 809c 	bne.w	8004b54 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a24:	d004      	beq.n	8004a30 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a55      	ldr	r2, [pc, #340]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d101      	bne.n	8004a34 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004a30:	4b56      	ldr	r3, [pc, #344]	; (8004b8c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004a32:	e000      	b.n	8004a36 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004a34:	4b56      	ldr	r3, [pc, #344]	; (8004b90 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004a36:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d04b      	beq.n	8004ad8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004a40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	6859      	ldr	r1, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a52:	035b      	lsls	r3, r3, #13
 8004a54:	430b      	orrs	r3, r1
 8004a56:	431a      	orrs	r2, r3
 8004a58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a5a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a64:	d004      	beq.n	8004a70 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a45      	ldr	r2, [pc, #276]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d10f      	bne.n	8004a90 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004a70:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004a74:	f7ff ff62 	bl	800493c <LL_ADC_IsEnabled>
 8004a78:	4604      	mov	r4, r0
 8004a7a:	4841      	ldr	r0, [pc, #260]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a7c:	f7ff ff5e 	bl	800493c <LL_ADC_IsEnabled>
 8004a80:	4603      	mov	r3, r0
 8004a82:	4323      	orrs	r3, r4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	e012      	b.n	8004ab6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004a90:	483c      	ldr	r0, [pc, #240]	; (8004b84 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a92:	f7ff ff53 	bl	800493c <LL_ADC_IsEnabled>
 8004a96:	4604      	mov	r4, r0
 8004a98:	483b      	ldr	r0, [pc, #236]	; (8004b88 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a9a:	f7ff ff4f 	bl	800493c <LL_ADC_IsEnabled>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	431c      	orrs	r4, r3
 8004aa2:	483c      	ldr	r0, [pc, #240]	; (8004b94 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004aa4:	f7ff ff4a 	bl	800493c <LL_ADC_IsEnabled>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	4323      	orrs	r3, r4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bf0c      	ite	eq
 8004ab0:	2301      	moveq	r3, #1
 8004ab2:	2300      	movne	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d056      	beq.n	8004b68 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004ac2:	f023 030f 	bic.w	r3, r3, #15
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	6811      	ldr	r1, [r2, #0]
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	6892      	ldr	r2, [r2, #8]
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ad4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ad6:	e047      	b.n	8004b68 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004ad8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ae2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004aec:	d004      	beq.n	8004af8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a23      	ldr	r2, [pc, #140]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d10f      	bne.n	8004b18 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004af8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004afc:	f7ff ff1e 	bl	800493c <LL_ADC_IsEnabled>
 8004b00:	4604      	mov	r4, r0
 8004b02:	481f      	ldr	r0, [pc, #124]	; (8004b80 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004b04:	f7ff ff1a 	bl	800493c <LL_ADC_IsEnabled>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	4323      	orrs	r3, r4
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	bf0c      	ite	eq
 8004b10:	2301      	moveq	r3, #1
 8004b12:	2300      	movne	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e012      	b.n	8004b3e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004b18:	481a      	ldr	r0, [pc, #104]	; (8004b84 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004b1a:	f7ff ff0f 	bl	800493c <LL_ADC_IsEnabled>
 8004b1e:	4604      	mov	r4, r0
 8004b20:	4819      	ldr	r0, [pc, #100]	; (8004b88 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004b22:	f7ff ff0b 	bl	800493c <LL_ADC_IsEnabled>
 8004b26:	4603      	mov	r3, r0
 8004b28:	431c      	orrs	r4, r3
 8004b2a:	481a      	ldr	r0, [pc, #104]	; (8004b94 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004b2c:	f7ff ff06 	bl	800493c <LL_ADC_IsEnabled>
 8004b30:	4603      	mov	r3, r0
 8004b32:	4323      	orrs	r3, r4
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	bf0c      	ite	eq
 8004b38:	2301      	moveq	r3, #1
 8004b3a:	2300      	movne	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d012      	beq.n	8004b68 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004b42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004b4a:	f023 030f 	bic.w	r3, r3, #15
 8004b4e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004b50:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b52:	e009      	b.n	8004b68 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b58:	f043 0220 	orr.w	r2, r3, #32
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004b66:	e000      	b.n	8004b6a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b72:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3784      	adds	r7, #132	; 0x84
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd90      	pop	{r4, r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	50000100 	.word	0x50000100
 8004b84:	50000400 	.word	0x50000400
 8004b88:	50000500 	.word	0x50000500
 8004b8c:	50000300 	.word	0x50000300
 8004b90:	50000700 	.word	0x50000700
 8004b94:	50000600 	.word	0x50000600

08004b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ba8:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <__NVIC_SetPriorityGrouping+0x44>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bae:	68ba      	ldr	r2, [r7, #8]
 8004bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bca:	4a04      	ldr	r2, [pc, #16]	; (8004bdc <__NVIC_SetPriorityGrouping+0x44>)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	60d3      	str	r3, [r2, #12]
}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004be4:	4b04      	ldr	r3, [pc, #16]	; (8004bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	0a1b      	lsrs	r3, r3, #8
 8004bea:	f003 0307 	and.w	r3, r3, #7
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	e000ed00 	.word	0xe000ed00

08004bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	db0b      	blt.n	8004c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c0e:	79fb      	ldrb	r3, [r7, #7]
 8004c10:	f003 021f 	and.w	r2, r3, #31
 8004c14:	4907      	ldr	r1, [pc, #28]	; (8004c34 <__NVIC_EnableIRQ+0x38>)
 8004c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	2001      	movs	r0, #1
 8004c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8004c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	e000e100 	.word	0xe000e100

08004c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	4603      	mov	r3, r0
 8004c40:	6039      	str	r1, [r7, #0]
 8004c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	db0a      	blt.n	8004c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	490c      	ldr	r1, [pc, #48]	; (8004c84 <__NVIC_SetPriority+0x4c>)
 8004c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c56:	0112      	lsls	r2, r2, #4
 8004c58:	b2d2      	uxtb	r2, r2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c60:	e00a      	b.n	8004c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	4908      	ldr	r1, [pc, #32]	; (8004c88 <__NVIC_SetPriority+0x50>)
 8004c68:	79fb      	ldrb	r3, [r7, #7]
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	3b04      	subs	r3, #4
 8004c70:	0112      	lsls	r2, r2, #4
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	440b      	add	r3, r1
 8004c76:	761a      	strb	r2, [r3, #24]
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	e000e100 	.word	0xe000e100
 8004c88:	e000ed00 	.word	0xe000ed00

08004c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b089      	sub	sp, #36	; 0x24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f1c3 0307 	rsb	r3, r3, #7
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	bf28      	it	cs
 8004caa:	2304      	movcs	r3, #4
 8004cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d902      	bls.n	8004cbc <NVIC_EncodePriority+0x30>
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	3b03      	subs	r3, #3
 8004cba:	e000      	b.n	8004cbe <NVIC_EncodePriority+0x32>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	43da      	mvns	r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	401a      	ands	r2, r3
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	fa01 f303 	lsl.w	r3, r1, r3
 8004cde:	43d9      	mvns	r1, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ce4:	4313      	orrs	r3, r2
         );
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3724      	adds	r7, #36	; 0x24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004cf8:	f3bf 8f4f 	dsb	sy
}
 8004cfc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004cfe:	4b06      	ldr	r3, [pc, #24]	; (8004d18 <__NVIC_SystemReset+0x24>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004d06:	4904      	ldr	r1, [pc, #16]	; (8004d18 <__NVIC_SystemReset+0x24>)
 8004d08:	4b04      	ldr	r3, [pc, #16]	; (8004d1c <__NVIC_SystemReset+0x28>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004d0e:	f3bf 8f4f 	dsb	sy
}
 8004d12:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004d14:	bf00      	nop
 8004d16:	e7fd      	b.n	8004d14 <__NVIC_SystemReset+0x20>
 8004d18:	e000ed00 	.word	0xe000ed00
 8004d1c:	05fa0004 	.word	0x05fa0004

08004d20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d30:	d301      	bcc.n	8004d36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d32:	2301      	movs	r3, #1
 8004d34:	e00f      	b.n	8004d56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d36:	4a0a      	ldr	r2, [pc, #40]	; (8004d60 <SysTick_Config+0x40>)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d3e:	210f      	movs	r1, #15
 8004d40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d44:	f7ff ff78 	bl	8004c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d48:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <SysTick_Config+0x40>)
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d4e:	4b04      	ldr	r3, [pc, #16]	; (8004d60 <SysTick_Config+0x40>)
 8004d50:	2207      	movs	r2, #7
 8004d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	e000e010 	.word	0xe000e010

08004d64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff ff13 	bl	8004b98 <__NVIC_SetPriorityGrouping>
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b086      	sub	sp, #24
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	4603      	mov	r3, r0
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	607a      	str	r2, [r7, #4]
 8004d86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d88:	f7ff ff2a 	bl	8004be0 <__NVIC_GetPriorityGrouping>
 8004d8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	6978      	ldr	r0, [r7, #20]
 8004d94:	f7ff ff7a 	bl	8004c8c <NVIC_EncodePriority>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d9e:	4611      	mov	r1, r2
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7ff ff49 	bl	8004c38 <__NVIC_SetPriority>
}
 8004da6:	bf00      	nop
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b082      	sub	sp, #8
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	4603      	mov	r3, r0
 8004db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff ff1d 	bl	8004bfc <__NVIC_EnableIRQ>
}
 8004dc2:	bf00      	nop
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004dce:	f7ff ff91 	bl	8004cf4 <__NVIC_SystemReset>

08004dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b082      	sub	sp, #8
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7ff ffa0 	bl	8004d20 <SysTick_Config>
 8004de0:	4603      	mov	r3, r0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e08d      	b.n	8004f1a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	4b47      	ldr	r3, [pc, #284]	; (8004f24 <HAL_DMA_Init+0x138>)
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d80f      	bhi.n	8004e2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	4b45      	ldr	r3, [pc, #276]	; (8004f28 <HAL_DMA_Init+0x13c>)
 8004e12:	4413      	add	r3, r2
 8004e14:	4a45      	ldr	r2, [pc, #276]	; (8004f2c <HAL_DMA_Init+0x140>)
 8004e16:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1a:	091b      	lsrs	r3, r3, #4
 8004e1c:	009a      	lsls	r2, r3, #2
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a42      	ldr	r2, [pc, #264]	; (8004f30 <HAL_DMA_Init+0x144>)
 8004e26:	641a      	str	r2, [r3, #64]	; 0x40
 8004e28:	e00e      	b.n	8004e48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4b40      	ldr	r3, [pc, #256]	; (8004f34 <HAL_DMA_Init+0x148>)
 8004e32:	4413      	add	r3, r2
 8004e34:	4a3d      	ldr	r2, [pc, #244]	; (8004f2c <HAL_DMA_Init+0x140>)
 8004e36:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	009a      	lsls	r2, r3, #2
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a3c      	ldr	r2, [pc, #240]	; (8004f38 <HAL_DMA_Init+0x14c>)
 8004e46:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f8fe 	bl	800509c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ea8:	d102      	bne.n	8004eb0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eb8:	b2d2      	uxtb	r2, r2
 8004eba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ec4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d010      	beq.n	8004ef0 <HAL_DMA_Init+0x104>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d80c      	bhi.n	8004ef0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f91e 	bl	8005118 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004eec:	605a      	str	r2, [r3, #4]
 8004eee:	e008      	b.n	8004f02 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3710      	adds	r7, #16
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40020407 	.word	0x40020407
 8004f28:	bffdfff8 	.word	0xbffdfff8
 8004f2c:	cccccccd 	.word	0xcccccccd
 8004f30:	40020000 	.word	0x40020000
 8004f34:	bffdfbf8 	.word	0xbffdfbf8
 8004f38:	40020400 	.word	0x40020400

08004f3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f58:	f003 031f 	and.w	r3, r3, #31
 8004f5c:	2204      	movs	r2, #4
 8004f5e:	409a      	lsls	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	4013      	ands	r3, r2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d026      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0x7a>
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f003 0304 	and.w	r3, r3, #4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d021      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d107      	bne.n	8004f90 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0204 	bic.w	r2, r2, #4
 8004f8e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f94:	f003 021f 	and.w	r2, r3, #31
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	2104      	movs	r1, #4
 8004f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8004fa2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d071      	beq.n	8005090 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004fb4:	e06c      	b.n	8005090 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	409a      	lsls	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d02e      	beq.n	8005028 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d029      	beq.n	8005028 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10b      	bne.n	8004ffa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 020a 	bic.w	r2, r2, #10
 8004ff0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffe:	f003 021f 	and.w	r2, r3, #31
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	2102      	movs	r1, #2
 8005008:	fa01 f202 	lsl.w	r2, r1, r2
 800500c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	2b00      	cmp	r3, #0
 800501c:	d038      	beq.n	8005090 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005026:	e033      	b.n	8005090 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	2208      	movs	r2, #8
 8005032:	409a      	lsls	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4013      	ands	r3, r2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d02a      	beq.n	8005092 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b00      	cmp	r3, #0
 8005044:	d025      	beq.n	8005092 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f022 020e 	bic.w	r2, r2, #14
 8005054:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	f003 021f 	and.w	r2, r3, #31
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	2101      	movs	r1, #1
 8005064:	fa01 f202 	lsl.w	r2, r1, r2
 8005068:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005090:	bf00      	nop
 8005092:	bf00      	nop
}
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
	...

0800509c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	4b16      	ldr	r3, [pc, #88]	; (8005104 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d802      	bhi.n	80050b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80050b0:	4b15      	ldr	r3, [pc, #84]	; (8005108 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	e001      	b.n	80050ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80050b6:	4b15      	ldr	r3, [pc, #84]	; (800510c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80050b8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	3b08      	subs	r3, #8
 80050c6:	4a12      	ldr	r2, [pc, #72]	; (8005110 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80050c8:	fba2 2303 	umull	r2, r3, r2, r3
 80050cc:	091b      	lsrs	r3, r3, #4
 80050ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d4:	089b      	lsrs	r3, r3, #2
 80050d6:	009a      	lsls	r2, r3, #2
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	4413      	add	r3, r2
 80050dc:	461a      	mov	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a0b      	ldr	r2, [pc, #44]	; (8005114 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80050e6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f003 031f 	and.w	r3, r3, #31
 80050ee:	2201      	movs	r2, #1
 80050f0:	409a      	lsls	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80050f6:	bf00      	nop
 80050f8:	371c      	adds	r7, #28
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40020407 	.word	0x40020407
 8005108:	40020800 	.word	0x40020800
 800510c:	40020820 	.word	0x40020820
 8005110:	cccccccd 	.word	0xcccccccd
 8005114:	40020880 	.word	0x40020880

08005118 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	b2db      	uxtb	r3, r3
 8005126:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	4b0b      	ldr	r3, [pc, #44]	; (8005158 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800512c:	4413      	add	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	461a      	mov	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a08      	ldr	r2, [pc, #32]	; (800515c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800513a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3b01      	subs	r3, #1
 8005140:	f003 031f 	and.w	r3, r3, #31
 8005144:	2201      	movs	r2, #1
 8005146:	409a      	lsls	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	1000823f 	.word	0x1000823f
 800515c:	40020940 	.word	0x40020940

08005160 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e147      	b.n	8005402 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d106      	bne.n	800518c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f7fc fd72 	bl	8001c70 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699a      	ldr	r2, [r3, #24]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0210 	bic.w	r2, r2, #16
 800519a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800519c:	f7fe fbc4 	bl	8003928 <HAL_GetTick>
 80051a0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80051a2:	e012      	b.n	80051ca <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80051a4:	f7fe fbc0 	bl	8003928 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b0a      	cmp	r3, #10
 80051b0:	d90b      	bls.n	80051ca <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b6:	f043 0201 	orr.w	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2203      	movs	r2, #3
 80051c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e11b      	b.n	8005402 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d0e5      	beq.n	80051a4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051e8:	f7fe fb9e 	bl	8003928 <HAL_GetTick>
 80051ec:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80051ee:	e012      	b.n	8005216 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80051f0:	f7fe fb9a 	bl	8003928 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b0a      	cmp	r3, #10
 80051fc:	d90b      	bls.n	8005216 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005202:	f043 0201 	orr.w	r2, r3, #1
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2203      	movs	r2, #3
 800520e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e0f5      	b.n	8005402 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0e5      	beq.n	80051f0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699a      	ldr	r2, [r3, #24]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0202 	orr.w	r2, r2, #2
 8005232:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a74      	ldr	r2, [pc, #464]	; (800540c <HAL_FDCAN_Init+0x2ac>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d103      	bne.n	8005246 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800523e:	4a74      	ldr	r2, [pc, #464]	; (8005410 <HAL_FDCAN_Init+0x2b0>)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	7c1b      	ldrb	r3, [r3, #16]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d108      	bne.n	8005260 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800525c:	619a      	str	r2, [r3, #24]
 800525e:	e007      	b.n	8005270 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699a      	ldr	r2, [r3, #24]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800526e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	7c5b      	ldrb	r3, [r3, #17]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d108      	bne.n	800528a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699a      	ldr	r2, [r3, #24]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005286:	619a      	str	r2, [r3, #24]
 8005288:	e007      	b.n	800529a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699a      	ldr	r2, [r3, #24]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005298:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	7c9b      	ldrb	r3, [r3, #18]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d108      	bne.n	80052b4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	699a      	ldr	r2, [r3, #24]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80052b0:	619a      	str	r2, [r3, #24]
 80052b2:	e007      	b.n	80052c4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699a      	ldr	r2, [r3, #24]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052c2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699a      	ldr	r2, [r3, #24]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80052e8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	691a      	ldr	r2, [r3, #16]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0210 	bic.w	r2, r2, #16
 80052f8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d108      	bne.n	8005314 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	699a      	ldr	r2, [r3, #24]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0204 	orr.w	r2, r2, #4
 8005310:	619a      	str	r2, [r3, #24]
 8005312:	e02c      	b.n	800536e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d028      	beq.n	800536e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d01c      	beq.n	800535e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699a      	ldr	r2, [r3, #24]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005332:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0210 	orr.w	r2, r2, #16
 8005342:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	2b03      	cmp	r3, #3
 800534a:	d110      	bne.n	800536e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699a      	ldr	r2, [r3, #24]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f042 0220 	orr.w	r2, r2, #32
 800535a:	619a      	str	r2, [r3, #24]
 800535c:	e007      	b.n	800536e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699a      	ldr	r2, [r3, #24]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f042 0220 	orr.w	r2, r2, #32
 800536c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	3b01      	subs	r3, #1
 8005374:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	3b01      	subs	r3, #1
 800537c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800537e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005386:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	3b01      	subs	r3, #1
 8005390:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005396:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005398:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053a2:	d115      	bne.n	80053d0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ae:	3b01      	subs	r3, #1
 80053b0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053b2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b8:	3b01      	subs	r3, #1
 80053ba:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80053bc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c4:	3b01      	subs	r3, #1
 80053c6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80053cc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053ce:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fbee 	bl	8005bc8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	40006400 	.word	0x40006400
 8005410:	40006500 	.word	0x40006500

08005414 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b01      	cmp	r3, #1
 8005426:	d110      	bne.n	800544a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	699a      	ldr	r2, [r3, #24]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 0201 	bic.w	r2, r2, #1
 800543e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	e006      	b.n	8005458 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800544e:	f043 0204 	orr.w	r2, r3, #4
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
  }
}
 8005458:	4618      	mov	r0, r3
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d12c      	bne.n	80054d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005484:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005490:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e023      	b.n	80054e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80054a4:	0c1b      	lsrs	r3, r3, #16
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	68b9      	ldr	r1, [r7, #8]
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f000 fbf4 	bl	8005ca0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2101      	movs	r1, #1
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	fa01 f202 	lsl.w	r2, r1, r2
 80054c4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80054c8:	2201      	movs	r2, #1
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	409a      	lsls	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80054d2:	2300      	movs	r3, #0
 80054d4:	e006      	b.n	80054e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054da:	f043 0208 	orr.w	r2, r3, #8
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
  }
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3718      	adds	r7, #24
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b08b      	sub	sp, #44	; 0x2c
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
 80054f8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005500:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8005502:	7efb      	ldrb	r3, [r7, #27]
 8005504:	2b02      	cmp	r3, #2
 8005506:	f040 80bc 	bne.w	8005682 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	2b40      	cmp	r3, #64	; 0x40
 800550e:	d121      	bne.n	8005554 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	2b00      	cmp	r3, #0
 800551e:	d107      	bne.n	8005530 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005524:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e0af      	b.n	8005690 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005538:	0a1b      	lsrs	r3, r3, #8
 800553a:	f003 0303 	and.w	r3, r3, #3
 800553e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	4613      	mov	r3, r2
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	4413      	add	r3, r2
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	440b      	add	r3, r1
 8005550:	627b      	str	r3, [r7, #36]	; 0x24
 8005552:	e020      	b.n	8005596 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800555c:	f003 030f 	and.w	r3, r3, #15
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005568:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e08d      	b.n	8005690 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800557c:	0a1b      	lsrs	r3, r3, #8
 800557e:	f003 0303 	and.w	r3, r3, #3
 8005582:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005588:	69fa      	ldr	r2, [r7, #28]
 800558a:	4613      	mov	r3, r2
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	4413      	add	r3, r2
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	440b      	add	r3, r1
 8005594:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d107      	bne.n	80055ba <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	0c9b      	lsrs	r3, r3, #18
 80055b0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	e005      	b.n	80055c6 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80055ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80055d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80055de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e0:	3304      	adds	r3, #4
 80055e2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	0e1b      	lsrs	r3, r3, #24
 8005618:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	0fda      	lsrs	r2, r3, #31
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800562a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562c:	3304      	adds	r3, #4
 800562e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005632:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005634:	2300      	movs	r3, #0
 8005636:	623b      	str	r3, [r7, #32]
 8005638:	e00a      	b.n	8005650 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	441a      	add	r2, r3
 8005640:	6839      	ldr	r1, [r7, #0]
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	440b      	add	r3, r1
 8005646:	7812      	ldrb	r2, [r2, #0]
 8005648:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	3301      	adds	r3, #1
 800564e:	623b      	str	r3, [r7, #32]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	0c1b      	lsrs	r3, r3, #16
 8005656:	4a11      	ldr	r2, [pc, #68]	; (800569c <HAL_FDCAN_GetRxMessage+0x1b0>)
 8005658:	5cd3      	ldrb	r3, [r2, r3]
 800565a:	461a      	mov	r2, r3
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	4293      	cmp	r3, r2
 8005660:	d3eb      	bcc.n	800563a <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2b40      	cmp	r3, #64	; 0x40
 8005666:	d105      	bne.n	8005674 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	69fa      	ldr	r2, [r7, #28]
 800566e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005672:	e004      	b.n	800567e <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	69fa      	ldr	r2, [r7, #28]
 800567a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e006      	b.n	8005690 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005686:	f043 0208 	orr.w	r2, r3, #8
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
  }
}
 8005690:	4618      	mov	r0, r3
 8005692:	372c      	adds	r7, #44	; 0x2c
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	08008b4c 	.word	0x08008b4c

080056a0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056b2:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80056b4:	7dfb      	ldrb	r3, [r7, #23]
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d003      	beq.n	80056c2 <HAL_FDCAN_ActivateNotification+0x22>
 80056ba:	7dfb      	ldrb	r3, [r7, #23]
 80056bc:	2b02      	cmp	r3, #2
 80056be:	f040 80c8 	bne.w	8005852 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c8:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d004      	beq.n	80056de <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d03b      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d004      	beq.n	80056f2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d031      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d004      	beq.n	8005706 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f003 0304 	and.w	r3, r3, #4
 8005702:	2b00      	cmp	r3, #0
 8005704:	d027      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	f003 0308 	and.w	r3, r3, #8
 8005716:	2b00      	cmp	r3, #0
 8005718:	d01d      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005720:	2b00      	cmp	r3, #0
 8005722:	d004      	beq.n	800572e <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f003 0310 	and.w	r3, r3, #16
 800572a:	2b00      	cmp	r3, #0
 800572c:	d013      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005734:	2b00      	cmp	r3, #0
 8005736:	d004      	beq.n	8005742 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	f003 0320 	and.w	r3, r3, #32
 800573e:	2b00      	cmp	r3, #0
 8005740:	d009      	beq.n	8005756 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00c      	beq.n	8005766 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005752:	2b00      	cmp	r3, #0
 8005754:	d107      	bne.n	8005766 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f042 0201 	orr.w	r2, r2, #1
 8005764:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	2b00      	cmp	r3, #0
 800576e:	d004      	beq.n	800577a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d13b      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005780:	2b00      	cmp	r3, #0
 8005782:	d004      	beq.n	800578e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d131      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005794:	2b00      	cmp	r3, #0
 8005796:	d004      	beq.n	80057a2 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f003 0304 	and.w	r3, r3, #4
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d127      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d004      	beq.n	80057b6 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d11d      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d004      	beq.n	80057ca <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d113      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d004      	beq.n	80057de <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d109      	bne.n	80057f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00c      	beq.n	8005802 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f042 0202 	orr.w	r2, r2, #2
 8005800:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005808:	2b00      	cmp	r3, #0
 800580a:	d009      	beq.n	8005820 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	430a      	orrs	r2, r1
 800581c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005826:	2b00      	cmp	r3, #0
 8005828:	d009      	beq.n	800583e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	430a      	orrs	r2, r1
 800583a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	430a      	orrs	r2, r1
 800584c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	e006      	b.n	8005860 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005856:	f043 0202 	orr.w	r2, r3, #2
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
  }
}
 8005860:	4618      	mov	r0, r3
 8005862:	371c      	adds	r7, #28
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08a      	sub	sp, #40	; 0x28
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800587e:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005888:	4013      	ands	r3, r2
 800588a:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005892:	f003 0307 	and.w	r3, r3, #7
 8005896:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800589e:	6a3a      	ldr	r2, [r7, #32]
 80058a0:	4013      	ands	r3, r2
 80058a2:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058ae:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b6:	69fa      	ldr	r2, [r7, #28]
 80058b8:	4013      	ands	r3, r2
 80058ba:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058c2:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80058c6:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	4013      	ands	r3, r2
 80058d2:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80058de:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	4013      	ands	r3, r2
 80058ea:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00d      	beq.n	8005916 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005904:	2b00      	cmp	r3, #0
 8005906:	d006      	beq.n	8005916 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2240      	movs	r2, #64	; 0x40
 800590e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 f939 	bl	8005b88 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800591c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005920:	2b00      	cmp	r3, #0
 8005922:	d01b      	beq.n	800595c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592e:	2b00      	cmp	r3, #0
 8005930:	d014      	beq.n	800595c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800593a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	4013      	ands	r3, r2
 8005948:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005952:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005954:	6939      	ldr	r1, [r7, #16]
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f8f7 	bl	8005b4a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005968:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800596a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f8b6 	bl	8005ade <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005972:	6a3b      	ldr	r3, [r7, #32]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d007      	beq.n	8005988 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6a3a      	ldr	r2, [r7, #32]
 800597e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005980:	6a39      	ldr	r1, [r7, #32]
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f8b6 	bl	8005af4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d007      	beq.n	800599e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69fa      	ldr	r2, [r7, #28]
 8005994:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005996:	69f9      	ldr	r1, [r7, #28]
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f8b6 	bl	8005b0a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00e      	beq.n	80059ca <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d007      	beq.n	80059ca <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059c2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 f8ab 	bl	8005b20 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d01a      	beq.n	8005a0e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d013      	beq.n	8005a0e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80059ee:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4013      	ands	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2280      	movs	r2, #128	; 0x80
 8005a04:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005a06:	68f9      	ldr	r1, [r7, #12]
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f893 	bl	8005b34 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00e      	beq.n	8005a3a <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a32:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f893 	bl	8005b60 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00e      	beq.n	8005a66 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d007      	beq.n	8005a66 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005a5e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f887 	bl	8005b74 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d011      	beq.n	8005a98 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00a      	beq.n	8005a98 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a8a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a90:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d007      	beq.n	8005aae <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005aa6:	6979      	ldr	r1, [r7, #20]
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f881 	bl	8005bb0 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d009      	beq.n	8005ac8 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f863 	bl	8005b9c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005ad6:	bf00      	nop
 8005ad8:	3728      	adds	r7, #40	; 0x28
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005ade:	b480      	push	{r7}
 8005ae0:	b083      	sub	sp, #12
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
 8005ae6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005ae8:	bf00      	nop
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b083      	sub	sp, #12
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr

08005b4a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b083      	sub	sp, #12
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
 8005b52:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
	...

08005bc8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005bd0:	4b30      	ldr	r3, [pc, #192]	; (8005c94 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005bd2:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a2f      	ldr	r2, [pc, #188]	; (8005c98 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d103      	bne.n	8005be6 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005be4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a2c      	ldr	r2, [pc, #176]	; (8005c9c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d103      	bne.n	8005bf8 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8005bf6:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c06:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c0e:	041a      	lsls	r2, r3, #16
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	430a      	orrs	r2, r1
 8005c16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c2c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	061a      	lsls	r2, r3, #24
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	60fb      	str	r3, [r7, #12]
 8005c6c:	e005      	b.n	8005c7a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3304      	adds	r3, #4
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d3f3      	bcc.n	8005c6e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005c86:	bf00      	nop
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	4000a400 	.word	0x4000a400
 8005c98:	40006800 	.word	0x40006800
 8005c9c:	40006c00 	.word	0x40006c00

08005ca0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b089      	sub	sp, #36	; 0x24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
 8005cac:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10a      	bne.n	8005ccc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005cbe:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	61fb      	str	r3, [r7, #28]
 8005cca:	e00a      	b.n	8005ce2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005cd4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005cda:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005cdc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ce0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005cec:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005cf2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005cf8:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	4413      	add	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	440b      	add	r3, r1
 8005d12:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	3304      	adds	r3, #4
 8005d1e:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e020      	b.n	8005d74 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	3303      	adds	r3, #3
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	4413      	add	r3, r2
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	3302      	adds	r3, #2
 8005d42:	6879      	ldr	r1, [r7, #4]
 8005d44:	440b      	add	r3, r1
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d4a:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	6879      	ldr	r1, [r7, #4]
 8005d52:	440b      	add	r3, r1
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005d58:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005d5a:	6879      	ldr	r1, [r7, #4]
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	440a      	add	r2, r1
 8005d60:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005d62:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	3304      	adds	r3, #4
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	0c1b      	lsrs	r3, r3, #16
 8005d7a:	4a06      	ldr	r2, [pc, #24]	; (8005d94 <FDCAN_CopyMessageToRAM+0xf4>)
 8005d7c:	5cd3      	ldrb	r3, [r2, r3]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d3d5      	bcc.n	8005d32 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	3724      	adds	r7, #36	; 0x24
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	08008b4c 	.word	0x08008b4c

08005d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005da6:	e15a      	b.n	800605e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	2101      	movs	r1, #1
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	fa01 f303 	lsl.w	r3, r1, r3
 8005db4:	4013      	ands	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	f000 814c 	beq.w	8006058 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f003 0303 	and.w	r3, r3, #3
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d005      	beq.n	8005dd8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d130      	bne.n	8005e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	2203      	movs	r2, #3
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	43db      	mvns	r3, r3
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4013      	ands	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e0e:	2201      	movs	r2, #1
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	fa02 f303 	lsl.w	r3, r2, r3
 8005e16:	43db      	mvns	r3, r3
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	091b      	lsrs	r3, r3, #4
 8005e24:	f003 0201 	and.w	r2, r3, #1
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d017      	beq.n	8005e76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	2203      	movs	r2, #3
 8005e52:	fa02 f303 	lsl.w	r3, r2, r3
 8005e56:	43db      	mvns	r3, r3
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	689a      	ldr	r2, [r3, #8]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d123      	bne.n	8005eca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	08da      	lsrs	r2, r3, #3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	3208      	adds	r2, #8
 8005e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f003 0307 	and.w	r3, r3, #7
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	220f      	movs	r2, #15
 8005e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9e:	43db      	mvns	r3, r3
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	691a      	ldr	r2, [r3, #16]
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f003 0307 	and.w	r3, r3, #7
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	08da      	lsrs	r2, r3, #3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	3208      	adds	r2, #8
 8005ec4:	6939      	ldr	r1, [r7, #16]
 8005ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	005b      	lsls	r3, r3, #1
 8005ed4:	2203      	movs	r2, #3
 8005ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eda:	43db      	mvns	r3, r3
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f003 0203 	and.w	r2, r3, #3
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f000 80a6 	beq.w	8006058 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f0c:	4b5b      	ldr	r3, [pc, #364]	; (800607c <HAL_GPIO_Init+0x2e4>)
 8005f0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f10:	4a5a      	ldr	r2, [pc, #360]	; (800607c <HAL_GPIO_Init+0x2e4>)
 8005f12:	f043 0301 	orr.w	r3, r3, #1
 8005f16:	6613      	str	r3, [r2, #96]	; 0x60
 8005f18:	4b58      	ldr	r3, [pc, #352]	; (800607c <HAL_GPIO_Init+0x2e4>)
 8005f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	60bb      	str	r3, [r7, #8]
 8005f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f24:	4a56      	ldr	r2, [pc, #344]	; (8006080 <HAL_GPIO_Init+0x2e8>)
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	089b      	lsrs	r3, r3, #2
 8005f2a:	3302      	adds	r3, #2
 8005f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f003 0303 	and.w	r3, r3, #3
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	220f      	movs	r2, #15
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	43db      	mvns	r3, r3
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4013      	ands	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005f4e:	d01f      	beq.n	8005f90 <HAL_GPIO_Init+0x1f8>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a4c      	ldr	r2, [pc, #304]	; (8006084 <HAL_GPIO_Init+0x2ec>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d019      	beq.n	8005f8c <HAL_GPIO_Init+0x1f4>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a4b      	ldr	r2, [pc, #300]	; (8006088 <HAL_GPIO_Init+0x2f0>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d013      	beq.n	8005f88 <HAL_GPIO_Init+0x1f0>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a4a      	ldr	r2, [pc, #296]	; (800608c <HAL_GPIO_Init+0x2f4>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d00d      	beq.n	8005f84 <HAL_GPIO_Init+0x1ec>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a49      	ldr	r2, [pc, #292]	; (8006090 <HAL_GPIO_Init+0x2f8>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d007      	beq.n	8005f80 <HAL_GPIO_Init+0x1e8>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a48      	ldr	r2, [pc, #288]	; (8006094 <HAL_GPIO_Init+0x2fc>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d101      	bne.n	8005f7c <HAL_GPIO_Init+0x1e4>
 8005f78:	2305      	movs	r3, #5
 8005f7a:	e00a      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f7c:	2306      	movs	r3, #6
 8005f7e:	e008      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f80:	2304      	movs	r3, #4
 8005f82:	e006      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f84:	2303      	movs	r3, #3
 8005f86:	e004      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e002      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <HAL_GPIO_Init+0x1fa>
 8005f90:	2300      	movs	r3, #0
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	f002 0203 	and.w	r2, r2, #3
 8005f98:	0092      	lsls	r2, r2, #2
 8005f9a:	4093      	lsls	r3, r2
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fa2:	4937      	ldr	r1, [pc, #220]	; (8006080 <HAL_GPIO_Init+0x2e8>)
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	089b      	lsrs	r3, r3, #2
 8005fa8:	3302      	adds	r3, #2
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fb0:	4b39      	ldr	r3, [pc, #228]	; (8006098 <HAL_GPIO_Init+0x300>)
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	43db      	mvns	r3, r3
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005fd4:	4a30      	ldr	r2, [pc, #192]	; (8006098 <HAL_GPIO_Init+0x300>)
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005fda:	4b2f      	ldr	r3, [pc, #188]	; (8006098 <HAL_GPIO_Init+0x300>)
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	43db      	mvns	r3, r3
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d003      	beq.n	8005ffe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ffe:	4a26      	ldr	r2, [pc, #152]	; (8006098 <HAL_GPIO_Init+0x300>)
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006004:	4b24      	ldr	r3, [pc, #144]	; (8006098 <HAL_GPIO_Init+0x300>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	43db      	mvns	r3, r3
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	4013      	ands	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d003      	beq.n	8006028 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006028:	4a1b      	ldr	r2, [pc, #108]	; (8006098 <HAL_GPIO_Init+0x300>)
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800602e:	4b1a      	ldr	r3, [pc, #104]	; (8006098 <HAL_GPIO_Init+0x300>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	43db      	mvns	r3, r3
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	4013      	ands	r3, r2
 800603c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d003      	beq.n	8006052 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006052:	4a11      	ldr	r2, [pc, #68]	; (8006098 <HAL_GPIO_Init+0x300>)
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	3301      	adds	r3, #1
 800605c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	fa22 f303 	lsr.w	r3, r2, r3
 8006068:	2b00      	cmp	r3, #0
 800606a:	f47f ae9d 	bne.w	8005da8 <HAL_GPIO_Init+0x10>
  }
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	371c      	adds	r7, #28
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr
 800607c:	40021000 	.word	0x40021000
 8006080:	40010000 	.word	0x40010000
 8006084:	48000400 	.word	0x48000400
 8006088:	48000800 	.word	0x48000800
 800608c:	48000c00 	.word	0x48000c00
 8006090:	48001000 	.word	0x48001000
 8006094:	48001400 	.word	0x48001400
 8006098:	40010400 	.word	0x40010400

0800609c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	460b      	mov	r3, r1
 80060a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	887b      	ldrh	r3, [r7, #2]
 80060ae:	4013      	ands	r3, r2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80060b4:	2301      	movs	r3, #1
 80060b6:	73fb      	strb	r3, [r7, #15]
 80060b8:	e001      	b.n	80060be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80060ba:	2300      	movs	r3, #0
 80060bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060be:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	460b      	mov	r3, r1
 80060d6:	807b      	strh	r3, [r7, #2]
 80060d8:	4613      	mov	r3, r2
 80060da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060dc:	787b      	ldrb	r3, [r7, #1]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80060e2:	887a      	ldrh	r2, [r7, #2]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80060e8:	e002      	b.n	80060f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80060ea:	887a      	ldrh	r2, [r7, #2]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d141      	bne.n	800618e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800610a:	4b4b      	ldr	r3, [pc, #300]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006116:	d131      	bne.n	800617c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006118:	4b47      	ldr	r3, [pc, #284]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800611a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800611e:	4a46      	ldr	r2, [pc, #280]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006120:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006124:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006128:	4b43      	ldr	r3, [pc, #268]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006130:	4a41      	ldr	r2, [pc, #260]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006132:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006136:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006138:	4b40      	ldr	r3, [pc, #256]	; (800623c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2232      	movs	r2, #50	; 0x32
 800613e:	fb02 f303 	mul.w	r3, r2, r3
 8006142:	4a3f      	ldr	r2, [pc, #252]	; (8006240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006144:	fba2 2303 	umull	r2, r3, r2, r3
 8006148:	0c9b      	lsrs	r3, r3, #18
 800614a:	3301      	adds	r3, #1
 800614c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800614e:	e002      	b.n	8006156 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	3b01      	subs	r3, #1
 8006154:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006156:	4b38      	ldr	r3, [pc, #224]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800615e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006162:	d102      	bne.n	800616a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f2      	bne.n	8006150 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800616a:	4b33      	ldr	r3, [pc, #204]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006176:	d158      	bne.n	800622a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e057      	b.n	800622c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800617c:	4b2e      	ldr	r3, [pc, #184]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800617e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006182:	4a2d      	ldr	r2, [pc, #180]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006184:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006188:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800618c:	e04d      	b.n	800622a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006194:	d141      	bne.n	800621a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006196:	4b28      	ldr	r3, [pc, #160]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800619e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a2:	d131      	bne.n	8006208 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80061a4:	4b24      	ldr	r3, [pc, #144]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061aa:	4a23      	ldr	r2, [pc, #140]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80061b4:	4b20      	ldr	r3, [pc, #128]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80061bc:	4a1e      	ldr	r2, [pc, #120]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80061c4:	4b1d      	ldr	r3, [pc, #116]	; (800623c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2232      	movs	r2, #50	; 0x32
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	4a1c      	ldr	r2, [pc, #112]	; (8006240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80061d0:	fba2 2303 	umull	r2, r3, r2, r3
 80061d4:	0c9b      	lsrs	r3, r3, #18
 80061d6:	3301      	adds	r3, #1
 80061d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80061da:	e002      	b.n	80061e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3b01      	subs	r3, #1
 80061e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80061e2:	4b15      	ldr	r3, [pc, #84]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ee:	d102      	bne.n	80061f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1f2      	bne.n	80061dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80061f6:	4b10      	ldr	r3, [pc, #64]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006202:	d112      	bne.n	800622a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e011      	b.n	800622c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006208:	4b0b      	ldr	r3, [pc, #44]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800620a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800620e:	4a0a      	ldr	r2, [pc, #40]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006214:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006218:	e007      	b.n	800622a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800621a:	4b07      	ldr	r3, [pc, #28]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006222:	4a05      	ldr	r2, [pc, #20]	; (8006238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006224:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006228:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3714      	adds	r7, #20
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr
 8006238:	40007000 	.word	0x40007000
 800623c:	20000024 	.word	0x20000024
 8006240:	431bde83 	.word	0x431bde83

08006244 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006244:	b480      	push	{r7}
 8006246:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006248:	4b05      	ldr	r3, [pc, #20]	; (8006260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	4a04      	ldr	r2, [pc, #16]	; (8006260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800624e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006252:	6093      	str	r3, [r2, #8]
}
 8006254:	bf00      	nop
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	40007000 	.word	0x40007000

08006264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e306      	b.n	8006884 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d075      	beq.n	800636e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006282:	4b97      	ldr	r3, [pc, #604]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 030c 	and.w	r3, r3, #12
 800628a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800628c:	4b94      	ldr	r3, [pc, #592]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0303 	and.w	r3, r3, #3
 8006294:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	2b0c      	cmp	r3, #12
 800629a:	d102      	bne.n	80062a2 <HAL_RCC_OscConfig+0x3e>
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	2b03      	cmp	r3, #3
 80062a0:	d002      	beq.n	80062a8 <HAL_RCC_OscConfig+0x44>
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d10b      	bne.n	80062c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062a8:	4b8d      	ldr	r3, [pc, #564]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d05b      	beq.n	800636c <HAL_RCC_OscConfig+0x108>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d157      	bne.n	800636c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e2e1      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062c8:	d106      	bne.n	80062d8 <HAL_RCC_OscConfig+0x74>
 80062ca:	4b85      	ldr	r3, [pc, #532]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a84      	ldr	r2, [pc, #528]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	e01d      	b.n	8006314 <HAL_RCC_OscConfig+0xb0>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062e0:	d10c      	bne.n	80062fc <HAL_RCC_OscConfig+0x98>
 80062e2:	4b7f      	ldr	r3, [pc, #508]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a7e      	ldr	r2, [pc, #504]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062ec:	6013      	str	r3, [r2, #0]
 80062ee:	4b7c      	ldr	r3, [pc, #496]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a7b      	ldr	r2, [pc, #492]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	e00b      	b.n	8006314 <HAL_RCC_OscConfig+0xb0>
 80062fc:	4b78      	ldr	r3, [pc, #480]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a77      	ldr	r2, [pc, #476]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006306:	6013      	str	r3, [r2, #0]
 8006308:	4b75      	ldr	r3, [pc, #468]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a74      	ldr	r2, [pc, #464]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800630e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d013      	beq.n	8006344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631c:	f7fd fb04 	bl	8003928 <HAL_GetTick>
 8006320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006322:	e008      	b.n	8006336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006324:	f7fd fb00 	bl	8003928 <HAL_GetTick>
 8006328:	4602      	mov	r2, r0
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	2b64      	cmp	r3, #100	; 0x64
 8006330:	d901      	bls.n	8006336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e2a6      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006336:	4b6a      	ldr	r3, [pc, #424]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d0f0      	beq.n	8006324 <HAL_RCC_OscConfig+0xc0>
 8006342:	e014      	b.n	800636e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006344:	f7fd faf0 	bl	8003928 <HAL_GetTick>
 8006348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800634c:	f7fd faec 	bl	8003928 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b64      	cmp	r3, #100	; 0x64
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e292      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800635e:	4b60      	ldr	r3, [pc, #384]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1f0      	bne.n	800634c <HAL_RCC_OscConfig+0xe8>
 800636a:	e000      	b.n	800636e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800636c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d075      	beq.n	8006466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800637a:	4b59      	ldr	r3, [pc, #356]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f003 030c 	and.w	r3, r3, #12
 8006382:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006384:	4b56      	ldr	r3, [pc, #344]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0303 	and.w	r3, r3, #3
 800638c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	2b0c      	cmp	r3, #12
 8006392:	d102      	bne.n	800639a <HAL_RCC_OscConfig+0x136>
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	2b02      	cmp	r3, #2
 8006398:	d002      	beq.n	80063a0 <HAL_RCC_OscConfig+0x13c>
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	2b04      	cmp	r3, #4
 800639e:	d11f      	bne.n	80063e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063a0:	4b4f      	ldr	r3, [pc, #316]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d005      	beq.n	80063b8 <HAL_RCC_OscConfig+0x154>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d101      	bne.n	80063b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e265      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063b8:	4b49      	ldr	r3, [pc, #292]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	061b      	lsls	r3, r3, #24
 80063c6:	4946      	ldr	r1, [pc, #280]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80063cc:	4b45      	ldr	r3, [pc, #276]	; (80064e4 <HAL_RCC_OscConfig+0x280>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7fd fa5d 	bl	8003890 <HAL_InitTick>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d043      	beq.n	8006464 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e251      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d023      	beq.n	8006430 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063e8:	4b3d      	ldr	r3, [pc, #244]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a3c      	ldr	r2, [pc, #240]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80063ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f4:	f7fd fa98 	bl	8003928 <HAL_GetTick>
 80063f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063fa:	e008      	b.n	800640e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063fc:	f7fd fa94 	bl	8003928 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b02      	cmp	r3, #2
 8006408:	d901      	bls.n	800640e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e23a      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800640e:	4b34      	ldr	r3, [pc, #208]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f0      	beq.n	80063fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800641a:	4b31      	ldr	r3, [pc, #196]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	061b      	lsls	r3, r3, #24
 8006428:	492d      	ldr	r1, [pc, #180]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800642a:	4313      	orrs	r3, r2
 800642c:	604b      	str	r3, [r1, #4]
 800642e:	e01a      	b.n	8006466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006430:	4b2b      	ldr	r3, [pc, #172]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a2a      	ldr	r2, [pc, #168]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006436:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800643a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800643c:	f7fd fa74 	bl	8003928 <HAL_GetTick>
 8006440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006444:	f7fd fa70 	bl	8003928 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e216      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006456:	4b22      	ldr	r3, [pc, #136]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1f0      	bne.n	8006444 <HAL_RCC_OscConfig+0x1e0>
 8006462:	e000      	b.n	8006466 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006464:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0308 	and.w	r3, r3, #8
 800646e:	2b00      	cmp	r3, #0
 8006470:	d041      	beq.n	80064f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d01c      	beq.n	80064b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800647a:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 800647c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006480:	4a17      	ldr	r2, [pc, #92]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 8006482:	f043 0301 	orr.w	r3, r3, #1
 8006486:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800648a:	f7fd fa4d 	bl	8003928 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006490:	e008      	b.n	80064a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006492:	f7fd fa49 	bl	8003928 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b02      	cmp	r3, #2
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e1ef      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80064a4:	4b0e      	ldr	r3, [pc, #56]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80064a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0ef      	beq.n	8006492 <HAL_RCC_OscConfig+0x22e>
 80064b2:	e020      	b.n	80064f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064b4:	4b0a      	ldr	r3, [pc, #40]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80064b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064ba:	4a09      	ldr	r2, [pc, #36]	; (80064e0 <HAL_RCC_OscConfig+0x27c>)
 80064bc:	f023 0301 	bic.w	r3, r3, #1
 80064c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064c4:	f7fd fa30 	bl	8003928 <HAL_GetTick>
 80064c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064ca:	e00d      	b.n	80064e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064cc:	f7fd fa2c 	bl	8003928 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d906      	bls.n	80064e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e1d2      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
 80064de:	bf00      	nop
 80064e0:	40021000 	.word	0x40021000
 80064e4:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064e8:	4b8c      	ldr	r3, [pc, #560]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80064ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1ea      	bne.n	80064cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0304 	and.w	r3, r3, #4
 80064fe:	2b00      	cmp	r3, #0
 8006500:	f000 80a6 	beq.w	8006650 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006504:	2300      	movs	r3, #0
 8006506:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006508:	4b84      	ldr	r3, [pc, #528]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 800650a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d101      	bne.n	8006518 <HAL_RCC_OscConfig+0x2b4>
 8006514:	2301      	movs	r3, #1
 8006516:	e000      	b.n	800651a <HAL_RCC_OscConfig+0x2b6>
 8006518:	2300      	movs	r3, #0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00d      	beq.n	800653a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800651e:	4b7f      	ldr	r3, [pc, #508]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006522:	4a7e      	ldr	r2, [pc, #504]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006528:	6593      	str	r3, [r2, #88]	; 0x58
 800652a:	4b7c      	ldr	r3, [pc, #496]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 800652c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800652e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006536:	2301      	movs	r3, #1
 8006538:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800653a:	4b79      	ldr	r3, [pc, #484]	; (8006720 <HAL_RCC_OscConfig+0x4bc>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006542:	2b00      	cmp	r3, #0
 8006544:	d118      	bne.n	8006578 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006546:	4b76      	ldr	r3, [pc, #472]	; (8006720 <HAL_RCC_OscConfig+0x4bc>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a75      	ldr	r2, [pc, #468]	; (8006720 <HAL_RCC_OscConfig+0x4bc>)
 800654c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006552:	f7fd f9e9 	bl	8003928 <HAL_GetTick>
 8006556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006558:	e008      	b.n	800656c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800655a:	f7fd f9e5 	bl	8003928 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	2b02      	cmp	r3, #2
 8006566:	d901      	bls.n	800656c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006568:	2303      	movs	r3, #3
 800656a:	e18b      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800656c:	4b6c      	ldr	r3, [pc, #432]	; (8006720 <HAL_RCC_OscConfig+0x4bc>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006574:	2b00      	cmp	r3, #0
 8006576:	d0f0      	beq.n	800655a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d108      	bne.n	8006592 <HAL_RCC_OscConfig+0x32e>
 8006580:	4b66      	ldr	r3, [pc, #408]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006586:	4a65      	ldr	r2, [pc, #404]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006588:	f043 0301 	orr.w	r3, r3, #1
 800658c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006590:	e024      	b.n	80065dc <HAL_RCC_OscConfig+0x378>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b05      	cmp	r3, #5
 8006598:	d110      	bne.n	80065bc <HAL_RCC_OscConfig+0x358>
 800659a:	4b60      	ldr	r3, [pc, #384]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a0:	4a5e      	ldr	r2, [pc, #376]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065a2:	f043 0304 	orr.w	r3, r3, #4
 80065a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065aa:	4b5c      	ldr	r3, [pc, #368]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b0:	4a5a      	ldr	r2, [pc, #360]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065b2:	f043 0301 	orr.w	r3, r3, #1
 80065b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065ba:	e00f      	b.n	80065dc <HAL_RCC_OscConfig+0x378>
 80065bc:	4b57      	ldr	r3, [pc, #348]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065c2:	4a56      	ldr	r2, [pc, #344]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065c4:	f023 0301 	bic.w	r3, r3, #1
 80065c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065cc:	4b53      	ldr	r3, [pc, #332]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d2:	4a52      	ldr	r2, [pc, #328]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80065d4:	f023 0304 	bic.w	r3, r3, #4
 80065d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d016      	beq.n	8006612 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e4:	f7fd f9a0 	bl	8003928 <HAL_GetTick>
 80065e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065ea:	e00a      	b.n	8006602 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ec:	f7fd f99c 	bl	8003928 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d901      	bls.n	8006602 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e140      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006602:	4b46      	ldr	r3, [pc, #280]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d0ed      	beq.n	80065ec <HAL_RCC_OscConfig+0x388>
 8006610:	e015      	b.n	800663e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006612:	f7fd f989 	bl	8003928 <HAL_GetTick>
 8006616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006618:	e00a      	b.n	8006630 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800661a:	f7fd f985 	bl	8003928 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	f241 3288 	movw	r2, #5000	; 0x1388
 8006628:	4293      	cmp	r3, r2
 800662a:	d901      	bls.n	8006630 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e129      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006630:	4b3a      	ldr	r3, [pc, #232]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006636:	f003 0302 	and.w	r3, r3, #2
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1ed      	bne.n	800661a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800663e:	7ffb      	ldrb	r3, [r7, #31]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d105      	bne.n	8006650 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006644:	4b35      	ldr	r3, [pc, #212]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006648:	4a34      	ldr	r2, [pc, #208]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 800664a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800664e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0320 	and.w	r3, r3, #32
 8006658:	2b00      	cmp	r3, #0
 800665a:	d03c      	beq.n	80066d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d01c      	beq.n	800669e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006664:	4b2d      	ldr	r3, [pc, #180]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006666:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800666a:	4a2c      	ldr	r2, [pc, #176]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 800666c:	f043 0301 	orr.w	r3, r3, #1
 8006670:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006674:	f7fd f958 	bl	8003928 <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800667c:	f7fd f954 	bl	8003928 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b02      	cmp	r3, #2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e0fa      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800668e:	4b23      	ldr	r3, [pc, #140]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 8006690:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0ef      	beq.n	800667c <HAL_RCC_OscConfig+0x418>
 800669c:	e01b      	b.n	80066d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800669e:	4b1f      	ldr	r3, [pc, #124]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066a4:	4a1d      	ldr	r2, [pc, #116]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066a6:	f023 0301 	bic.w	r3, r3, #1
 80066aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ae:	f7fd f93b 	bl	8003928 <HAL_GetTick>
 80066b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066b4:	e008      	b.n	80066c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066b6:	f7fd f937 	bl	8003928 <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d901      	bls.n	80066c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e0dd      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066c8:	4b14      	ldr	r3, [pc, #80]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1ef      	bne.n	80066b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 80d1 	beq.w	8006882 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066e0:	4b0e      	ldr	r3, [pc, #56]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 030c 	and.w	r3, r3, #12
 80066e8:	2b0c      	cmp	r3, #12
 80066ea:	f000 808b 	beq.w	8006804 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69db      	ldr	r3, [r3, #28]
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d15e      	bne.n	80067b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f6:	4b09      	ldr	r3, [pc, #36]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a08      	ldr	r2, [pc, #32]	; (800671c <HAL_RCC_OscConfig+0x4b8>)
 80066fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006702:	f7fd f911 	bl	8003928 <HAL_GetTick>
 8006706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006708:	e00c      	b.n	8006724 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800670a:	f7fd f90d 	bl	8003928 <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d905      	bls.n	8006724 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e0b3      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
 800671c:	40021000 	.word	0x40021000
 8006720:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006724:	4b59      	ldr	r3, [pc, #356]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1ec      	bne.n	800670a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006730:	4b56      	ldr	r3, [pc, #344]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006732:	68da      	ldr	r2, [r3, #12]
 8006734:	4b56      	ldr	r3, [pc, #344]	; (8006890 <HAL_RCC_OscConfig+0x62c>)
 8006736:	4013      	ands	r3, r2
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6a11      	ldr	r1, [r2, #32]
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006740:	3a01      	subs	r2, #1
 8006742:	0112      	lsls	r2, r2, #4
 8006744:	4311      	orrs	r1, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800674a:	0212      	lsls	r2, r2, #8
 800674c:	4311      	orrs	r1, r2
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006752:	0852      	lsrs	r2, r2, #1
 8006754:	3a01      	subs	r2, #1
 8006756:	0552      	lsls	r2, r2, #21
 8006758:	4311      	orrs	r1, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800675e:	0852      	lsrs	r2, r2, #1
 8006760:	3a01      	subs	r2, #1
 8006762:	0652      	lsls	r2, r2, #25
 8006764:	4311      	orrs	r1, r2
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800676a:	06d2      	lsls	r2, r2, #27
 800676c:	430a      	orrs	r2, r1
 800676e:	4947      	ldr	r1, [pc, #284]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006770:	4313      	orrs	r3, r2
 8006772:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006774:	4b45      	ldr	r3, [pc, #276]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a44      	ldr	r2, [pc, #272]	; (800688c <HAL_RCC_OscConfig+0x628>)
 800677a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800677e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006780:	4b42      	ldr	r3, [pc, #264]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	4a41      	ldr	r2, [pc, #260]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006786:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800678a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800678c:	f7fd f8cc 	bl	8003928 <HAL_GetTick>
 8006790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006794:	f7fd f8c8 	bl	8003928 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e06e      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067a6:	4b39      	ldr	r3, [pc, #228]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d0f0      	beq.n	8006794 <HAL_RCC_OscConfig+0x530>
 80067b2:	e066      	b.n	8006882 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067b4:	4b35      	ldr	r3, [pc, #212]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a34      	ldr	r2, [pc, #208]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067be:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80067c0:	4b32      	ldr	r3, [pc, #200]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	4a31      	ldr	r2, [pc, #196]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067c6:	f023 0303 	bic.w	r3, r3, #3
 80067ca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80067cc:	4b2f      	ldr	r3, [pc, #188]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	4a2e      	ldr	r2, [pc, #184]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067d2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80067d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067dc:	f7fd f8a4 	bl	8003928 <HAL_GetTick>
 80067e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067e2:	e008      	b.n	80067f6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067e4:	f7fd f8a0 	bl	8003928 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d901      	bls.n	80067f6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e046      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067f6:	4b25      	ldr	r3, [pc, #148]	; (800688c <HAL_RCC_OscConfig+0x628>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f0      	bne.n	80067e4 <HAL_RCC_OscConfig+0x580>
 8006802:	e03e      	b.n	8006882 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e039      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006810:	4b1e      	ldr	r3, [pc, #120]	; (800688c <HAL_RCC_OscConfig+0x628>)
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f003 0203 	and.w	r2, r3, #3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	429a      	cmp	r2, r3
 8006822:	d12c      	bne.n	800687e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682e:	3b01      	subs	r3, #1
 8006830:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006832:	429a      	cmp	r2, r3
 8006834:	d123      	bne.n	800687e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006840:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006842:	429a      	cmp	r2, r3
 8006844:	d11b      	bne.n	800687e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006850:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006852:	429a      	cmp	r2, r3
 8006854:	d113      	bne.n	800687e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006860:	085b      	lsrs	r3, r3, #1
 8006862:	3b01      	subs	r3, #1
 8006864:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006866:	429a      	cmp	r2, r3
 8006868:	d109      	bne.n	800687e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006874:	085b      	lsrs	r3, r3, #1
 8006876:	3b01      	subs	r3, #1
 8006878:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800687a:	429a      	cmp	r2, r3
 800687c:	d001      	beq.n	8006882 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e000      	b.n	8006884 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	4618      	mov	r0, r3
 8006886:	3720      	adds	r7, #32
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	40021000 	.word	0x40021000
 8006890:	019f800c 	.word	0x019f800c

08006894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800689e:	2300      	movs	r3, #0
 80068a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e11e      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068ac:	4b91      	ldr	r3, [pc, #580]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 030f 	and.w	r3, r3, #15
 80068b4:	683a      	ldr	r2, [r7, #0]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d910      	bls.n	80068dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068ba:	4b8e      	ldr	r3, [pc, #568]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f023 020f 	bic.w	r2, r3, #15
 80068c2:	498c      	ldr	r1, [pc, #560]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ca:	4b8a      	ldr	r3, [pc, #552]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 030f 	and.w	r3, r3, #15
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d001      	beq.n	80068dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e106      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d073      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	2b03      	cmp	r3, #3
 80068ee:	d129      	bne.n	8006944 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068f0:	4b81      	ldr	r3, [pc, #516]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e0f4      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006900:	f000 f966 	bl	8006bd0 <RCC_GetSysClockFreqFromPLLSource>
 8006904:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	4a7c      	ldr	r2, [pc, #496]	; (8006afc <HAL_RCC_ClockConfig+0x268>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d93f      	bls.n	800698e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800690e:	4b7a      	ldr	r3, [pc, #488]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d009      	beq.n	800692e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006922:	2b00      	cmp	r3, #0
 8006924:	d033      	beq.n	800698e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800692a:	2b00      	cmp	r3, #0
 800692c:	d12f      	bne.n	800698e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800692e:	4b72      	ldr	r3, [pc, #456]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006936:	4a70      	ldr	r2, [pc, #448]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800693c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800693e:	2380      	movs	r3, #128	; 0x80
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	e024      	b.n	800698e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	2b02      	cmp	r3, #2
 800694a:	d107      	bne.n	800695c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800694c:	4b6a      	ldr	r3, [pc, #424]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d109      	bne.n	800696c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e0c6      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800695c:	4b66      	ldr	r3, [pc, #408]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e0be      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800696c:	f000 f8ce 	bl	8006b0c <HAL_RCC_GetSysClockFreq>
 8006970:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	4a61      	ldr	r2, [pc, #388]	; (8006afc <HAL_RCC_ClockConfig+0x268>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d909      	bls.n	800698e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800697a:	4b5f      	ldr	r3, [pc, #380]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006982:	4a5d      	ldr	r2, [pc, #372]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006988:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800698a:	2380      	movs	r3, #128	; 0x80
 800698c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800698e:	4b5a      	ldr	r3, [pc, #360]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	f023 0203 	bic.w	r2, r3, #3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	4957      	ldr	r1, [pc, #348]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 800699c:	4313      	orrs	r3, r2
 800699e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069a0:	f7fc ffc2 	bl	8003928 <HAL_GetTick>
 80069a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069a6:	e00a      	b.n	80069be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069a8:	f7fc ffbe 	bl	8003928 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d901      	bls.n	80069be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e095      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069be:	4b4e      	ldr	r3, [pc, #312]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f003 020c 	and.w	r2, r3, #12
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d1eb      	bne.n	80069a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d023      	beq.n	8006a24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d005      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069e8:	4b43      	ldr	r3, [pc, #268]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	4a42      	ldr	r2, [pc, #264]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 80069ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80069f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0308 	and.w	r3, r3, #8
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d007      	beq.n	8006a10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006a00:	4b3d      	ldr	r3, [pc, #244]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006a08:	4a3b      	ldr	r2, [pc, #236]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a10:	4b39      	ldr	r3, [pc, #228]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	4936      	ldr	r1, [pc, #216]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	608b      	str	r3, [r1, #8]
 8006a22:	e008      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2b80      	cmp	r3, #128	; 0x80
 8006a28:	d105      	bne.n	8006a36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006a2a:	4b33      	ldr	r3, [pc, #204]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	4a32      	ldr	r2, [pc, #200]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a36:	4b2f      	ldr	r3, [pc, #188]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 030f 	and.w	r3, r3, #15
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d21d      	bcs.n	8006a80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a44:	4b2b      	ldr	r3, [pc, #172]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f023 020f 	bic.w	r2, r3, #15
 8006a4c:	4929      	ldr	r1, [pc, #164]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006a54:	f7fc ff68 	bl	8003928 <HAL_GetTick>
 8006a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a5a:	e00a      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a5c:	f7fc ff64 	bl	8003928 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e03b      	b.n	8006aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a72:	4b20      	ldr	r3, [pc, #128]	; (8006af4 <HAL_RCC_ClockConfig+0x260>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d1ed      	bne.n	8006a5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a8c:	4b1a      	ldr	r3, [pc, #104]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	4917      	ldr	r1, [pc, #92]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0308 	and.w	r3, r3, #8
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d009      	beq.n	8006abe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006aaa:	4b13      	ldr	r3, [pc, #76]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	490f      	ldr	r1, [pc, #60]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006abe:	f000 f825 	bl	8006b0c <HAL_RCC_GetSysClockFreq>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	4b0c      	ldr	r3, [pc, #48]	; (8006af8 <HAL_RCC_ClockConfig+0x264>)
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	091b      	lsrs	r3, r3, #4
 8006aca:	f003 030f 	and.w	r3, r3, #15
 8006ace:	490c      	ldr	r1, [pc, #48]	; (8006b00 <HAL_RCC_ClockConfig+0x26c>)
 8006ad0:	5ccb      	ldrb	r3, [r1, r3]
 8006ad2:	f003 031f 	and.w	r3, r3, #31
 8006ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8006ada:	4a0a      	ldr	r2, [pc, #40]	; (8006b04 <HAL_RCC_ClockConfig+0x270>)
 8006adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006ade:	4b0a      	ldr	r3, [pc, #40]	; (8006b08 <HAL_RCC_ClockConfig+0x274>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fc fed4 	bl	8003890 <HAL_InitTick>
 8006ae8:	4603      	mov	r3, r0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3718      	adds	r7, #24
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	40022000 	.word	0x40022000
 8006af8:	40021000 	.word	0x40021000
 8006afc:	04c4b400 	.word	0x04c4b400
 8006b00:	08008b3c 	.word	0x08008b3c
 8006b04:	20000024 	.word	0x20000024
 8006b08:	20000028 	.word	0x20000028

08006b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006b12:	4b2c      	ldr	r3, [pc, #176]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 030c 	and.w	r3, r3, #12
 8006b1a:	2b04      	cmp	r3, #4
 8006b1c:	d102      	bne.n	8006b24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b1e:	4b2a      	ldr	r3, [pc, #168]	; (8006bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b20:	613b      	str	r3, [r7, #16]
 8006b22:	e047      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006b24:	4b27      	ldr	r3, [pc, #156]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f003 030c 	and.w	r3, r3, #12
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d102      	bne.n	8006b36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006b30:	4b26      	ldr	r3, [pc, #152]	; (8006bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006b32:	613b      	str	r3, [r7, #16]
 8006b34:	e03e      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006b36:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
 8006b3e:	2b0c      	cmp	r3, #12
 8006b40:	d136      	bne.n	8006bb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b42:	4b20      	ldr	r3, [pc, #128]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f003 0303 	and.w	r3, r3, #3
 8006b4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b4c:	4b1d      	ldr	r3, [pc, #116]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	091b      	lsrs	r3, r3, #4
 8006b52:	f003 030f 	and.w	r3, r3, #15
 8006b56:	3301      	adds	r3, #1
 8006b58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b03      	cmp	r3, #3
 8006b5e:	d10c      	bne.n	8006b7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b60:	4a1a      	ldr	r2, [pc, #104]	; (8006bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b68:	4a16      	ldr	r2, [pc, #88]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b6a:	68d2      	ldr	r2, [r2, #12]
 8006b6c:	0a12      	lsrs	r2, r2, #8
 8006b6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b72:	fb02 f303 	mul.w	r3, r2, r3
 8006b76:	617b      	str	r3, [r7, #20]
      break;
 8006b78:	e00c      	b.n	8006b94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b7a:	4a13      	ldr	r2, [pc, #76]	; (8006bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b82:	4a10      	ldr	r2, [pc, #64]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b84:	68d2      	ldr	r2, [r2, #12]
 8006b86:	0a12      	lsrs	r2, r2, #8
 8006b88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b8c:	fb02 f303 	mul.w	r3, r2, r3
 8006b90:	617b      	str	r3, [r7, #20]
      break;
 8006b92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b94:	4b0b      	ldr	r3, [pc, #44]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	0e5b      	lsrs	r3, r3, #25
 8006b9a:	f003 0303 	and.w	r3, r3, #3
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	005b      	lsls	r3, r3, #1
 8006ba2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bac:	613b      	str	r3, [r7, #16]
 8006bae:	e001      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006bb4:	693b      	ldr	r3, [r7, #16]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	40021000 	.word	0x40021000
 8006bc8:	00f42400 	.word	0x00f42400
 8006bcc:	007a1200 	.word	0x007a1200

08006bd0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b087      	sub	sp, #28
 8006bd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006bd6:	4b1e      	ldr	r3, [pc, #120]	; (8006c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f003 0303 	and.w	r3, r3, #3
 8006bde:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006be0:	4b1b      	ldr	r3, [pc, #108]	; (8006c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	091b      	lsrs	r3, r3, #4
 8006be6:	f003 030f 	and.w	r3, r3, #15
 8006bea:	3301      	adds	r3, #1
 8006bec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	2b03      	cmp	r3, #3
 8006bf2:	d10c      	bne.n	8006c0e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006bf4:	4a17      	ldr	r2, [pc, #92]	; (8006c54 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfc:	4a14      	ldr	r2, [pc, #80]	; (8006c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006bfe:	68d2      	ldr	r2, [r2, #12]
 8006c00:	0a12      	lsrs	r2, r2, #8
 8006c02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006c06:	fb02 f303 	mul.w	r3, r2, r3
 8006c0a:	617b      	str	r3, [r7, #20]
    break;
 8006c0c:	e00c      	b.n	8006c28 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006c0e:	4a12      	ldr	r2, [pc, #72]	; (8006c58 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c16:	4a0e      	ldr	r2, [pc, #56]	; (8006c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006c18:	68d2      	ldr	r2, [r2, #12]
 8006c1a:	0a12      	lsrs	r2, r2, #8
 8006c1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006c20:	fb02 f303 	mul.w	r3, r2, r3
 8006c24:	617b      	str	r3, [r7, #20]
    break;
 8006c26:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006c28:	4b09      	ldr	r3, [pc, #36]	; (8006c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	0e5b      	lsrs	r3, r3, #25
 8006c2e:	f003 0303 	and.w	r3, r3, #3
 8006c32:	3301      	adds	r3, #1
 8006c34:	005b      	lsls	r3, r3, #1
 8006c36:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c40:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006c42:	687b      	ldr	r3, [r7, #4]
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr
 8006c50:	40021000 	.word	0x40021000
 8006c54:	007a1200 	.word	0x007a1200
 8006c58:	00f42400 	.word	0x00f42400

08006c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c64:	2300      	movs	r3, #0
 8006c66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c68:	2300      	movs	r3, #0
 8006c6a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 8098 	beq.w	8006daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c7e:	4b43      	ldr	r3, [pc, #268]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10d      	bne.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c8a:	4b40      	ldr	r3, [pc, #256]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c8e:	4a3f      	ldr	r2, [pc, #252]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c94:	6593      	str	r3, [r2, #88]	; 0x58
 8006c96:	4b3d      	ldr	r3, [pc, #244]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c9e:	60bb      	str	r3, [r7, #8]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ca6:	4b3a      	ldr	r3, [pc, #232]	; (8006d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a39      	ldr	r2, [pc, #228]	; (8006d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006cb2:	f7fc fe39 	bl	8003928 <HAL_GetTick>
 8006cb6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006cb8:	e009      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cba:	f7fc fe35 	bl	8003928 <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d902      	bls.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	74fb      	strb	r3, [r7, #19]
        break;
 8006ccc:	e005      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006cce:	4b30      	ldr	r3, [pc, #192]	; (8006d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0ef      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006cda:	7cfb      	ldrb	r3, [r7, #19]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d159      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ce0:	4b2a      	ldr	r3, [pc, #168]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d01e      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d019      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006cfc:	4b23      	ldr	r3, [pc, #140]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d08:	4b20      	ldr	r3, [pc, #128]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d0e:	4a1f      	ldr	r2, [pc, #124]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d18:	4b1c      	ldr	r3, [pc, #112]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d1e:	4a1b      	ldr	r2, [pc, #108]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d28:	4a18      	ldr	r2, [pc, #96]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d016      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d3a:	f7fc fdf5 	bl	8003928 <HAL_GetTick>
 8006d3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d40:	e00b      	b.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d42:	f7fc fdf1 	bl	8003928 <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d902      	bls.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	74fb      	strb	r3, [r7, #19]
            break;
 8006d58:	e006      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d5a:	4b0c      	ldr	r3, [pc, #48]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d60:	f003 0302 	and.w	r3, r3, #2
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d0ec      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006d68:	7cfb      	ldrb	r3, [r7, #19]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10b      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d6e:	4b07      	ldr	r3, [pc, #28]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d7c:	4903      	ldr	r1, [pc, #12]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006d84:	e008      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006d86:	7cfb      	ldrb	r3, [r7, #19]
 8006d88:	74bb      	strb	r3, [r7, #18]
 8006d8a:	e005      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006d8c:	40021000 	.word	0x40021000
 8006d90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d94:	7cfb      	ldrb	r3, [r7, #19]
 8006d96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d98:	7c7b      	ldrb	r3, [r7, #17]
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d105      	bne.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d9e:	4ba7      	ldr	r3, [pc, #668]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006da2:	4aa6      	ldr	r2, [pc, #664]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006da8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00a      	beq.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006db6:	4ba1      	ldr	r3, [pc, #644]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dbc:	f023 0203 	bic.w	r2, r3, #3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	499d      	ldr	r1, [pc, #628]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0302 	and.w	r3, r3, #2
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00a      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006dd8:	4b98      	ldr	r3, [pc, #608]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dde:	f023 020c 	bic.w	r2, r3, #12
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	4995      	ldr	r1, [pc, #596]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0304 	and.w	r3, r3, #4
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00a      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006dfa:	4b90      	ldr	r3, [pc, #576]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e00:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	498c      	ldr	r1, [pc, #560]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0308 	and.w	r3, r3, #8
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00a      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e1c:	4b87      	ldr	r3, [pc, #540]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e22:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	4984      	ldr	r1, [pc, #528]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0310 	and.w	r3, r3, #16
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00a      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e3e:	4b7f      	ldr	r3, [pc, #508]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	695b      	ldr	r3, [r3, #20]
 8006e4c:	497b      	ldr	r1, [pc, #492]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00a      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e60:	4b76      	ldr	r3, [pc, #472]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	4973      	ldr	r1, [pc, #460]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e82:	4b6e      	ldr	r3, [pc, #440]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e88:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	69db      	ldr	r3, [r3, #28]
 8006e90:	496a      	ldr	r1, [pc, #424]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00a      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ea4:	4b65      	ldr	r3, [pc, #404]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eaa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	4962      	ldr	r1, [pc, #392]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00a      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ec6:	4b5d      	ldr	r3, [pc, #372]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ecc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	4959      	ldr	r1, [pc, #356]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00a      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ee8:	4b54      	ldr	r3, [pc, #336]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006eee:	f023 0203 	bic.w	r2, r3, #3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef6:	4951      	ldr	r1, [pc, #324]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00a      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f0a:	4b4c      	ldr	r3, [pc, #304]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f10:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f18:	4948      	ldr	r1, [pc, #288]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d015      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f2c:	4b43      	ldr	r3, [pc, #268]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3a:	4940      	ldr	r1, [pc, #256]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f4a:	d105      	bne.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f4c:	4b3b      	ldr	r3, [pc, #236]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	4a3a      	ldr	r2, [pc, #232]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d015      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006f64:	4b35      	ldr	r3, [pc, #212]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f72:	4932      	ldr	r1, [pc, #200]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f82:	d105      	bne.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f84:	4b2d      	ldr	r3, [pc, #180]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	4a2c      	ldr	r2, [pc, #176]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f8e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d015      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006f9c:	4b27      	ldr	r3, [pc, #156]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006faa:	4924      	ldr	r1, [pc, #144]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fac:	4313      	orrs	r3, r2
 8006fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006fba:	d105      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	4a1e      	ldr	r2, [pc, #120]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fc6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d015      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fd4:	4b19      	ldr	r3, [pc, #100]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fe2:	4916      	ldr	r1, [pc, #88]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ff2:	d105      	bne.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ff4:	4b11      	ldr	r3, [pc, #68]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	4a10      	ldr	r2, [pc, #64]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ffa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ffe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d019      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800700c:	4b0b      	ldr	r3, [pc, #44]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800700e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007012:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701a:	4908      	ldr	r1, [pc, #32]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800701c:	4313      	orrs	r3, r2
 800701e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007026:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800702a:	d109      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800702c:	4b03      	ldr	r3, [pc, #12]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	4a02      	ldr	r2, [pc, #8]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007032:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007036:	60d3      	str	r3, [r2, #12]
 8007038:	e002      	b.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800703a:	bf00      	nop
 800703c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d015      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800704c:	4b29      	ldr	r3, [pc, #164]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800704e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007052:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800705a:	4926      	ldr	r1, [pc, #152]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800705c:	4313      	orrs	r3, r2
 800705e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007066:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800706a:	d105      	bne.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800706c:	4b21      	ldr	r3, [pc, #132]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	4a20      	ldr	r2, [pc, #128]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007076:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d015      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007084:	4b1b      	ldr	r3, [pc, #108]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800708a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007092:	4918      	ldr	r1, [pc, #96]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007094:	4313      	orrs	r3, r2
 8007096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800709e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a2:	d105      	bne.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80070a4:	4b13      	ldr	r3, [pc, #76]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	4a12      	ldr	r2, [pc, #72]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d015      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80070bc:	4b0d      	ldr	r3, [pc, #52]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80070c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ca:	490a      	ldr	r1, [pc, #40]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070da:	d105      	bne.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070dc:	4b05      	ldr	r3, [pc, #20]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	4a04      	ldr	r2, [pc, #16]	; (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80070e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80070e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80070e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3718      	adds	r7, #24
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	40021000 	.word	0x40021000

080070f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e09d      	b.n	8007246 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710e:	2b00      	cmp	r3, #0
 8007110:	d108      	bne.n	8007124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800711a:	d009      	beq.n	8007130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	61da      	str	r2, [r3, #28]
 8007122:	e005      	b.n	8007130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7fb ff4c 	bl	8002fe8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007166:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007170:	d902      	bls.n	8007178 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007172:	2300      	movs	r3, #0
 8007174:	60fb      	str	r3, [r7, #12]
 8007176:	e002      	b.n	800717e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800717c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007186:	d007      	beq.n	8007198 <HAL_SPI_Init+0xa0>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007190:	d002      	beq.n	8007198 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80071a8:	431a      	orrs	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	431a      	orrs	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	431a      	orrs	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071c6:	431a      	orrs	r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	69db      	ldr	r3, [r3, #28]
 80071cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071d0:	431a      	orrs	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071da:	ea42 0103 	orr.w	r1, r2, r3
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	0c1b      	lsrs	r3, r3, #16
 80071f4:	f003 0204 	and.w	r2, r3, #4
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fc:	f003 0310 	and.w	r3, r3, #16
 8007200:	431a      	orrs	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007206:	f003 0308 	and.w	r3, r3, #8
 800720a:	431a      	orrs	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007214:	ea42 0103 	orr.w	r1, r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	69da      	ldr	r2, [r3, #28]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007234:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b088      	sub	sp, #32
 8007252:	af00      	add	r7, sp, #0
 8007254:	60f8      	str	r0, [r7, #12]
 8007256:	60b9      	str	r1, [r7, #8]
 8007258:	603b      	str	r3, [r7, #0]
 800725a:	4613      	mov	r3, r2
 800725c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800725e:	2300      	movs	r3, #0
 8007260:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007268:	2b01      	cmp	r3, #1
 800726a:	d101      	bne.n	8007270 <HAL_SPI_Transmit+0x22>
 800726c:	2302      	movs	r3, #2
 800726e:	e158      	b.n	8007522 <HAL_SPI_Transmit+0x2d4>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007278:	f7fc fb56 	bl	8003928 <HAL_GetTick>
 800727c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800727e:	88fb      	ldrh	r3, [r7, #6]
 8007280:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b01      	cmp	r3, #1
 800728c:	d002      	beq.n	8007294 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800728e:	2302      	movs	r3, #2
 8007290:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007292:	e13d      	b.n	8007510 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <HAL_SPI_Transmit+0x52>
 800729a:	88fb      	ldrh	r3, [r7, #6]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d102      	bne.n	80072a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80072a4:	e134      	b.n	8007510 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2203      	movs	r2, #3
 80072aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	88fa      	ldrh	r2, [r7, #6]
 80072be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	88fa      	ldrh	r2, [r7, #6]
 80072c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072f0:	d10f      	bne.n	8007312 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007300:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007310:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731c:	2b40      	cmp	r3, #64	; 0x40
 800731e:	d007      	beq.n	8007330 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800732e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007338:	d94b      	bls.n	80073d2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d002      	beq.n	8007348 <HAL_SPI_Transmit+0xfa>
 8007342:	8afb      	ldrh	r3, [r7, #22]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d13e      	bne.n	80073c6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800734c:	881a      	ldrh	r2, [r3, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007358:	1c9a      	adds	r2, r3, #2
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007362:	b29b      	uxth	r3, r3
 8007364:	3b01      	subs	r3, #1
 8007366:	b29a      	uxth	r2, r3
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800736c:	e02b      	b.n	80073c6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f003 0302 	and.w	r3, r3, #2
 8007378:	2b02      	cmp	r3, #2
 800737a:	d112      	bne.n	80073a2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007380:	881a      	ldrh	r2, [r3, #0]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738c:	1c9a      	adds	r2, r3, #2
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007396:	b29b      	uxth	r3, r3
 8007398:	3b01      	subs	r3, #1
 800739a:	b29a      	uxth	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073a0:	e011      	b.n	80073c6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073a2:	f7fc fac1 	bl	8003928 <HAL_GetTick>
 80073a6:	4602      	mov	r2, r0
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d803      	bhi.n	80073ba <HAL_SPI_Transmit+0x16c>
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073b8:	d102      	bne.n	80073c0 <HAL_SPI_Transmit+0x172>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d102      	bne.n	80073c6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073c4:	e0a4      	b.n	8007510 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1ce      	bne.n	800736e <HAL_SPI_Transmit+0x120>
 80073d0:	e07c      	b.n	80074cc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <HAL_SPI_Transmit+0x192>
 80073da:	8afb      	ldrh	r3, [r7, #22]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d170      	bne.n	80074c2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d912      	bls.n	8007410 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ee:	881a      	ldrh	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fa:	1c9a      	adds	r2, r3, #2
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007404:	b29b      	uxth	r3, r3
 8007406:	3b02      	subs	r3, #2
 8007408:	b29a      	uxth	r2, r3
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800740e:	e058      	b.n	80074c2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	330c      	adds	r3, #12
 800741a:	7812      	ldrb	r2, [r2, #0]
 800741c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007422:	1c5a      	adds	r2, r3, #1
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800742c:	b29b      	uxth	r3, r3
 800742e:	3b01      	subs	r3, #1
 8007430:	b29a      	uxth	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007436:	e044      	b.n	80074c2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 0302 	and.w	r3, r3, #2
 8007442:	2b02      	cmp	r3, #2
 8007444:	d12b      	bne.n	800749e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800744a:	b29b      	uxth	r3, r3
 800744c:	2b01      	cmp	r3, #1
 800744e:	d912      	bls.n	8007476 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007454:	881a      	ldrh	r2, [r3, #0]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007460:	1c9a      	adds	r2, r3, #2
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800746a:	b29b      	uxth	r3, r3
 800746c:	3b02      	subs	r3, #2
 800746e:	b29a      	uxth	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007474:	e025      	b.n	80074c2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	330c      	adds	r3, #12
 8007480:	7812      	ldrb	r2, [r2, #0]
 8007482:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007488:	1c5a      	adds	r2, r3, #1
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007492:	b29b      	uxth	r3, r3
 8007494:	3b01      	subs	r3, #1
 8007496:	b29a      	uxth	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800749c:	e011      	b.n	80074c2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800749e:	f7fc fa43 	bl	8003928 <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	683a      	ldr	r2, [r7, #0]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d803      	bhi.n	80074b6 <HAL_SPI_Transmit+0x268>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074b4:	d102      	bne.n	80074bc <HAL_SPI_Transmit+0x26e>
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d102      	bne.n	80074c2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80074c0:	e026      	b.n	8007510 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1b5      	bne.n	8007438 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	6839      	ldr	r1, [r7, #0]
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f000 fb5b 	bl	8007b8c <SPI_EndRxTxTransaction>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d002      	beq.n	80074e2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2220      	movs	r2, #32
 80074e0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10a      	bne.n	8007500 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074ea:	2300      	movs	r3, #0
 80074ec:	613b      	str	r3, [r7, #16]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	613b      	str	r3, [r7, #16]
 80074fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007504:	2b00      	cmp	r3, #0
 8007506:	d002      	beq.n	800750e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	77fb      	strb	r3, [r7, #31]
 800750c:	e000      	b.n	8007510 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800750e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007520:	7ffb      	ldrb	r3, [r7, #31]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3720      	adds	r7, #32
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b08a      	sub	sp, #40	; 0x28
 800752e:	af00      	add	r7, sp, #0
 8007530:	60f8      	str	r0, [r7, #12]
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007538:	2301      	movs	r3, #1
 800753a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <HAL_SPI_TransmitReceive+0x26>
 800754c:	2302      	movs	r3, #2
 800754e:	e1fb      	b.n	8007948 <HAL_SPI_TransmitReceive+0x41e>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007558:	f7fc f9e6 	bl	8003928 <HAL_GetTick>
 800755c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007564:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800756c:	887b      	ldrh	r3, [r7, #2]
 800756e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007570:	887b      	ldrh	r3, [r7, #2]
 8007572:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007574:	7efb      	ldrb	r3, [r7, #27]
 8007576:	2b01      	cmp	r3, #1
 8007578:	d00e      	beq.n	8007598 <HAL_SPI_TransmitReceive+0x6e>
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007580:	d106      	bne.n	8007590 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d102      	bne.n	8007590 <HAL_SPI_TransmitReceive+0x66>
 800758a:	7efb      	ldrb	r3, [r7, #27]
 800758c:	2b04      	cmp	r3, #4
 800758e:	d003      	beq.n	8007598 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007590:	2302      	movs	r3, #2
 8007592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007596:	e1cd      	b.n	8007934 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d005      	beq.n	80075aa <HAL_SPI_TransmitReceive+0x80>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <HAL_SPI_TransmitReceive+0x80>
 80075a4:	887b      	ldrh	r3, [r7, #2]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d103      	bne.n	80075b2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80075b0:	e1c0      	b.n	8007934 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d003      	beq.n	80075c6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2205      	movs	r2, #5
 80075c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	887a      	ldrh	r2, [r7, #2]
 80075d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	887a      	ldrh	r2, [r7, #2]
 80075de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	887a      	ldrh	r2, [r7, #2]
 80075ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	887a      	ldrh	r2, [r7, #2]
 80075f2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007608:	d802      	bhi.n	8007610 <HAL_SPI_TransmitReceive+0xe6>
 800760a:	8a3b      	ldrh	r3, [r7, #16]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d908      	bls.n	8007622 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800761e:	605a      	str	r2, [r3, #4]
 8007620:	e007      	b.n	8007632 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007630:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763c:	2b40      	cmp	r3, #64	; 0x40
 800763e:	d007      	beq.n	8007650 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800764e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007658:	d97c      	bls.n	8007754 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d002      	beq.n	8007668 <HAL_SPI_TransmitReceive+0x13e>
 8007662:	8a7b      	ldrh	r3, [r7, #18]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d169      	bne.n	800773c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766c:	881a      	ldrh	r2, [r3, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	1c9a      	adds	r2, r3, #2
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007682:	b29b      	uxth	r3, r3
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800768c:	e056      	b.n	800773c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b02      	cmp	r3, #2
 800769a:	d11b      	bne.n	80076d4 <HAL_SPI_TransmitReceive+0x1aa>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d016      	beq.n	80076d4 <HAL_SPI_TransmitReceive+0x1aa>
 80076a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d113      	bne.n	80076d4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b0:	881a      	ldrh	r2, [r3, #0]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076bc:	1c9a      	adds	r2, r3, #2
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	3b01      	subs	r3, #1
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d11c      	bne.n	800771c <HAL_SPI_TransmitReceive+0x1f2>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d016      	beq.n	800771c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f8:	b292      	uxth	r2, r2
 80076fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007700:	1c9a      	adds	r2, r3, #2
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800770c:	b29b      	uxth	r3, r3
 800770e:	3b01      	subs	r3, #1
 8007710:	b29a      	uxth	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007718:	2301      	movs	r3, #1
 800771a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800771c:	f7fc f904 	bl	8003928 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007728:	429a      	cmp	r2, r3
 800772a:	d807      	bhi.n	800773c <HAL_SPI_TransmitReceive+0x212>
 800772c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800772e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007732:	d003      	beq.n	800773c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800773a:	e0fb      	b.n	8007934 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007740:	b29b      	uxth	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1a3      	bne.n	800768e <HAL_SPI_TransmitReceive+0x164>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d19d      	bne.n	800768e <HAL_SPI_TransmitReceive+0x164>
 8007752:	e0df      	b.n	8007914 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_SPI_TransmitReceive+0x23a>
 800775c:	8a7b      	ldrh	r3, [r7, #18]
 800775e:	2b01      	cmp	r3, #1
 8007760:	f040 80cb 	bne.w	80078fa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007768:	b29b      	uxth	r3, r3
 800776a:	2b01      	cmp	r3, #1
 800776c:	d912      	bls.n	8007794 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007772:	881a      	ldrh	r2, [r3, #0]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777e:	1c9a      	adds	r2, r3, #2
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007788:	b29b      	uxth	r3, r3
 800778a:	3b02      	subs	r3, #2
 800778c:	b29a      	uxth	r2, r3
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007792:	e0b2      	b.n	80078fa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	330c      	adds	r3, #12
 800779e:	7812      	ldrb	r2, [r2, #0]
 80077a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	3b01      	subs	r3, #1
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077ba:	e09e      	b.n	80078fa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d134      	bne.n	8007834 <HAL_SPI_TransmitReceive+0x30a>
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d02f      	beq.n	8007834 <HAL_SPI_TransmitReceive+0x30a>
 80077d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d12c      	bne.n	8007834 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077de:	b29b      	uxth	r3, r3
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d912      	bls.n	800780a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e8:	881a      	ldrh	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f4:	1c9a      	adds	r2, r3, #2
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077fe:	b29b      	uxth	r3, r3
 8007800:	3b02      	subs	r3, #2
 8007802:	b29a      	uxth	r2, r3
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007808:	e012      	b.n	8007830 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	330c      	adds	r3, #12
 8007814:	7812      	ldrb	r2, [r2, #0]
 8007816:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007826:	b29b      	uxth	r3, r3
 8007828:	3b01      	subs	r3, #1
 800782a:	b29a      	uxth	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007830:	2300      	movs	r3, #0
 8007832:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b01      	cmp	r3, #1
 8007840:	d148      	bne.n	80078d4 <HAL_SPI_TransmitReceive+0x3aa>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007848:	b29b      	uxth	r3, r3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d042      	beq.n	80078d4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007854:	b29b      	uxth	r3, r3
 8007856:	2b01      	cmp	r3, #1
 8007858:	d923      	bls.n	80078a2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68da      	ldr	r2, [r3, #12]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007864:	b292      	uxth	r2, r2
 8007866:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786c:	1c9a      	adds	r2, r3, #2
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007878:	b29b      	uxth	r3, r3
 800787a:	3b02      	subs	r3, #2
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800788a:	b29b      	uxth	r3, r3
 800788c:	2b01      	cmp	r3, #1
 800788e:	d81f      	bhi.n	80078d0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	685a      	ldr	r2, [r3, #4]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800789e:	605a      	str	r2, [r3, #4]
 80078a0:	e016      	b.n	80078d0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f103 020c 	add.w	r2, r3, #12
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ae:	7812      	ldrb	r2, [r2, #0]
 80078b0:	b2d2      	uxtb	r2, r2
 80078b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	3b01      	subs	r3, #1
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80078d0:	2301      	movs	r3, #1
 80078d2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80078d4:	f7fc f828 	bl	8003928 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d803      	bhi.n	80078ec <HAL_SPI_TransmitReceive+0x3c2>
 80078e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078ea:	d102      	bne.n	80078f2 <HAL_SPI_TransmitReceive+0x3c8>
 80078ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d103      	bne.n	80078fa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80078f8:	e01c      	b.n	8007934 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078fe:	b29b      	uxth	r3, r3
 8007900:	2b00      	cmp	r3, #0
 8007902:	f47f af5b 	bne.w	80077bc <HAL_SPI_TransmitReceive+0x292>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800790c:	b29b      	uxth	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	f47f af54 	bne.w	80077bc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007914:	69fa      	ldr	r2, [r7, #28]
 8007916:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f000 f937 	bl	8007b8c <SPI_EndRxTxTransaction>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d006      	beq.n	8007932 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2220      	movs	r2, #32
 800792e:	661a      	str	r2, [r3, #96]	; 0x60
 8007930:	e000      	b.n	8007934 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007932:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007944:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007948:	4618      	mov	r0, r3
 800794a:	3728      	adds	r7, #40	; 0x28
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b088      	sub	sp, #32
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	603b      	str	r3, [r7, #0]
 800795c:	4613      	mov	r3, r2
 800795e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007960:	f7fb ffe2 	bl	8003928 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007968:	1a9b      	subs	r3, r3, r2
 800796a:	683a      	ldr	r2, [r7, #0]
 800796c:	4413      	add	r3, r2
 800796e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007970:	f7fb ffda 	bl	8003928 <HAL_GetTick>
 8007974:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007976:	4b39      	ldr	r3, [pc, #228]	; (8007a5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	015b      	lsls	r3, r3, #5
 800797c:	0d1b      	lsrs	r3, r3, #20
 800797e:	69fa      	ldr	r2, [r7, #28]
 8007980:	fb02 f303 	mul.w	r3, r2, r3
 8007984:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007986:	e054      	b.n	8007a32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800798e:	d050      	beq.n	8007a32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007990:	f7fb ffca 	bl	8003928 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	69fa      	ldr	r2, [r7, #28]
 800799c:	429a      	cmp	r2, r3
 800799e:	d902      	bls.n	80079a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d13d      	bne.n	8007a22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	685a      	ldr	r2, [r3, #4]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079be:	d111      	bne.n	80079e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079c8:	d004      	beq.n	80079d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079d2:	d107      	bne.n	80079e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079ec:	d10f      	bne.n	8007a0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e017      	b.n	8007a52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	bf0c      	ite	eq
 8007a42:	2301      	moveq	r3, #1
 8007a44:	2300      	movne	r3, #0
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	461a      	mov	r2, r3
 8007a4a:	79fb      	ldrb	r3, [r7, #7]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d19b      	bne.n	8007988 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	20000024 	.word	0x20000024

08007a60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b08a      	sub	sp, #40	; 0x28
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007a72:	f7fb ff59 	bl	8003928 <HAL_GetTick>
 8007a76:	4602      	mov	r2, r0
 8007a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7a:	1a9b      	subs	r3, r3, r2
 8007a7c:	683a      	ldr	r2, [r7, #0]
 8007a7e:	4413      	add	r3, r2
 8007a80:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007a82:	f7fb ff51 	bl	8003928 <HAL_GetTick>
 8007a86:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	330c      	adds	r3, #12
 8007a8e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007a90:	4b3d      	ldr	r3, [pc, #244]	; (8007b88 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	4613      	mov	r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	00da      	lsls	r2, r3, #3
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	0d1b      	lsrs	r3, r3, #20
 8007aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007aa8:	e060      	b.n	8007b6c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007ab0:	d107      	bne.n	8007ac2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d104      	bne.n	8007ac2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007ac0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ac8:	d050      	beq.n	8007b6c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007aca:	f7fb ff2d 	bl	8003928 <HAL_GetTick>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	6a3b      	ldr	r3, [r7, #32]
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d902      	bls.n	8007ae0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d13d      	bne.n	8007b5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685a      	ldr	r2, [r3, #4]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007aee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007af8:	d111      	bne.n	8007b1e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b02:	d004      	beq.n	8007b0e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b0c:	d107      	bne.n	8007b1e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b26:	d10f      	bne.n	8007b48 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	e010      	b.n	8007b7e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007b62:	2300      	movs	r3, #0
 8007b64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689a      	ldr	r2, [r3, #8]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	4013      	ands	r3, r2
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d196      	bne.n	8007aaa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3728      	adds	r7, #40	; 0x28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20000024 	.word	0x20000024

08007b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af02      	add	r7, sp, #8
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f7ff ff5b 	bl	8007a60 <SPI_WaitFifoStateUntilTimeout>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bb4:	f043 0220 	orr.w	r2, r3, #32
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e027      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2180      	movs	r1, #128	; 0x80
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f7ff fec0 	bl	8007950 <SPI_WaitFlagStateUntilTimeout>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d007      	beq.n	8007be6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bda:	f043 0220 	orr.w	r2, r3, #32
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	e014      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f7ff ff34 	bl	8007a60 <SPI_WaitFifoStateUntilTimeout>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d007      	beq.n	8007c0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c02:	f043 0220 	orr.w	r2, r3, #32
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e000      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e049      	b.n	8007cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fb fda2 	bl	8003788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2202      	movs	r2, #2
 8007c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	3304      	adds	r3, #4
 8007c54:	4619      	mov	r1, r3
 8007c56:	4610      	mov	r0, r2
 8007c58:	f000 fcca 	bl	80085f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d001      	beq.n	8007ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e054      	b.n	8007d8a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0201 	orr.w	r2, r2, #1
 8007cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a26      	ldr	r2, [pc, #152]	; (8007d98 <HAL_TIM_Base_Start_IT+0xd0>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d022      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d0a:	d01d      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a22      	ldr	r2, [pc, #136]	; (8007d9c <HAL_TIM_Base_Start_IT+0xd4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d018      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a21      	ldr	r2, [pc, #132]	; (8007da0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d013      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a1f      	ldr	r2, [pc, #124]	; (8007da4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d00e      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a1e      	ldr	r2, [pc, #120]	; (8007da8 <HAL_TIM_Base_Start_IT+0xe0>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d009      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a1c      	ldr	r2, [pc, #112]	; (8007dac <HAL_TIM_Base_Start_IT+0xe4>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d004      	beq.n	8007d48 <HAL_TIM_Base_Start_IT+0x80>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a1b      	ldr	r2, [pc, #108]	; (8007db0 <HAL_TIM_Base_Start_IT+0xe8>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d115      	bne.n	8007d74 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	4b19      	ldr	r3, [pc, #100]	; (8007db4 <HAL_TIM_Base_Start_IT+0xec>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2b06      	cmp	r3, #6
 8007d58:	d015      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d60:	d011      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0201 	orr.w	r2, r2, #1
 8007d70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d72:	e008      	b.n	8007d86 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f042 0201 	orr.w	r2, r2, #1
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	e000      	b.n	8007d88 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	40012c00 	.word	0x40012c00
 8007d9c:	40000400 	.word	0x40000400
 8007da0:	40000800 	.word	0x40000800
 8007da4:	40000c00 	.word	0x40000c00
 8007da8:	40013400 	.word	0x40013400
 8007dac:	40014000 	.word	0x40014000
 8007db0:	40015000 	.word	0x40015000
 8007db4:	00010007 	.word	0x00010007

08007db8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e097      	b.n	8007efc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d106      	bne.n	8007de6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f7fb fc17 	bl	8003614 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2202      	movs	r2, #2
 8007dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6812      	ldr	r2, [r2, #0]
 8007df8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007dfc:	f023 0307 	bic.w	r3, r3, #7
 8007e00:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	3304      	adds	r3, #4
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4610      	mov	r0, r2
 8007e0e:	f000 fbef 	bl	80085f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	6a1b      	ldr	r3, [r3, #32]
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	697a      	ldr	r2, [r7, #20]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e3a:	f023 0303 	bic.w	r3, r3, #3
 8007e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	021b      	lsls	r3, r3, #8
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007e58:	f023 030c 	bic.w	r3, r3, #12
 8007e5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	68da      	ldr	r2, [r3, #12]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	69db      	ldr	r3, [r3, #28]
 8007e72:	021b      	lsls	r3, r3, #8
 8007e74:	4313      	orrs	r3, r2
 8007e76:	693a      	ldr	r2, [r7, #16]
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	011a      	lsls	r2, r3, #4
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	031b      	lsls	r3, r3, #12
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	693a      	ldr	r2, [r7, #16]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007e96:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007e9e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	685a      	ldr	r2, [r3, #4]
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	695b      	ldr	r3, [r3, #20]
 8007ea8:	011b      	lsls	r3, r3, #4
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2201      	movs	r2, #1
 8007eee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f14:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f1c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f24:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f2c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d110      	bne.n	8007f56 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d102      	bne.n	8007f40 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f3a:	7b7b      	ldrb	r3, [r7, #13]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d001      	beq.n	8007f44 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	e089      	b.n	8008058 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2202      	movs	r2, #2
 8007f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2202      	movs	r2, #2
 8007f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f54:	e031      	b.n	8007fba <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	d110      	bne.n	8007f7e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f5c:	7bbb      	ldrb	r3, [r7, #14]
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d102      	bne.n	8007f68 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f62:	7b3b      	ldrb	r3, [r7, #12]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d001      	beq.n	8007f6c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e075      	b.n	8008058 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2202      	movs	r2, #2
 8007f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f7c:	e01d      	b.n	8007fba <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f7e:	7bfb      	ldrb	r3, [r7, #15]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d108      	bne.n	8007f96 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f84:	7bbb      	ldrb	r3, [r7, #14]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d105      	bne.n	8007f96 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f8a:	7b7b      	ldrb	r3, [r7, #13]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d102      	bne.n	8007f96 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f90:	7b3b      	ldrb	r3, [r7, #12]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d001      	beq.n	8007f9a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e05e      	b.n	8008058 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2202      	movs	r2, #2
 8007f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2202      	movs	r2, #2
 8007fa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2202      	movs	r2, #2
 8007fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2202      	movs	r2, #2
 8007fb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_TIM_Encoder_Start_IT+0xc4>
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	d010      	beq.n	8007fe8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8007fc6:	e01f      	b.n	8008008 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	2100      	movs	r1, #0
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f000 fc51 	bl	8008878 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68da      	ldr	r2, [r3, #12]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f042 0202 	orr.w	r2, r2, #2
 8007fe4:	60da      	str	r2, [r3, #12]
      break;
 8007fe6:	e02e      	b.n	8008046 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2201      	movs	r2, #1
 8007fee:	2104      	movs	r1, #4
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f000 fc41 	bl	8008878 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	68da      	ldr	r2, [r3, #12]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f042 0204 	orr.w	r2, r2, #4
 8008004:	60da      	str	r2, [r3, #12]
      break;
 8008006:	e01e      	b.n	8008046 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2201      	movs	r2, #1
 800800e:	2100      	movs	r1, #0
 8008010:	4618      	mov	r0, r3
 8008012:	f000 fc31 	bl	8008878 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2201      	movs	r2, #1
 800801c:	2104      	movs	r1, #4
 800801e:	4618      	mov	r0, r3
 8008020:	f000 fc2a 	bl	8008878 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68da      	ldr	r2, [r3, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f042 0202 	orr.w	r2, r2, #2
 8008032:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68da      	ldr	r2, [r3, #12]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f042 0204 	orr.w	r2, r2, #4
 8008042:	60da      	str	r2, [r3, #12]
      break;
 8008044:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f042 0201 	orr.w	r2, r2, #1
 8008054:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3710      	adds	r7, #16
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	f003 0302 	and.w	r3, r3, #2
 8008072:	2b02      	cmp	r3, #2
 8008074:	d122      	bne.n	80080bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	f003 0302 	and.w	r3, r3, #2
 8008080:	2b02      	cmp	r3, #2
 8008082:	d11b      	bne.n	80080bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f06f 0202 	mvn.w	r2, #2
 800808c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	f003 0303 	and.w	r3, r3, #3
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d003      	beq.n	80080aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 fa86 	bl	80085b4 <HAL_TIM_IC_CaptureCallback>
 80080a8:	e005      	b.n	80080b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 fa78 	bl	80085a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 fa89 	bl	80085c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	f003 0304 	and.w	r3, r3, #4
 80080c6:	2b04      	cmp	r3, #4
 80080c8:	d122      	bne.n	8008110 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	f003 0304 	and.w	r3, r3, #4
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d11b      	bne.n	8008110 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f06f 0204 	mvn.w	r2, #4
 80080e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2202      	movs	r2, #2
 80080e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d003      	beq.n	80080fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fa5c 	bl	80085b4 <HAL_TIM_IC_CaptureCallback>
 80080fc:	e005      	b.n	800810a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 fa4e 	bl	80085a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fa5f 	bl	80085c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	f003 0308 	and.w	r3, r3, #8
 800811a:	2b08      	cmp	r3, #8
 800811c:	d122      	bne.n	8008164 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	f003 0308 	and.w	r3, r3, #8
 8008128:	2b08      	cmp	r3, #8
 800812a:	d11b      	bne.n	8008164 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f06f 0208 	mvn.w	r2, #8
 8008134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2204      	movs	r2, #4
 800813a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	69db      	ldr	r3, [r3, #28]
 8008142:	f003 0303 	and.w	r3, r3, #3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fa32 	bl	80085b4 <HAL_TIM_IC_CaptureCallback>
 8008150:	e005      	b.n	800815e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fa24 	bl	80085a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 fa35 	bl	80085c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	f003 0310 	and.w	r3, r3, #16
 800816e:	2b10      	cmp	r3, #16
 8008170:	d122      	bne.n	80081b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	f003 0310 	and.w	r3, r3, #16
 800817c:	2b10      	cmp	r3, #16
 800817e:	d11b      	bne.n	80081b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f06f 0210 	mvn.w	r2, #16
 8008188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2208      	movs	r2, #8
 800818e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	69db      	ldr	r3, [r3, #28]
 8008196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 fa08 	bl	80085b4 <HAL_TIM_IC_CaptureCallback>
 80081a4:	e005      	b.n	80081b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 f9fa 	bl	80085a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fa0b 	bl	80085c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d10e      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	f003 0301 	and.w	r3, r3, #1
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d107      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f06f 0201 	mvn.w	r2, #1
 80081dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f9d4 	bl	800858c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ee:	2b80      	cmp	r3, #128	; 0x80
 80081f0:	d10e      	bne.n	8008210 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081fc:	2b80      	cmp	r3, #128	; 0x80
 80081fe:	d107      	bne.n	8008210 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fbfa 	bl	8008a04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800821e:	d10e      	bne.n	800823e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822a:	2b80      	cmp	r3, #128	; 0x80
 800822c:	d107      	bne.n	800823e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 fbed 	bl	8008a18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	691b      	ldr	r3, [r3, #16]
 8008244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008248:	2b40      	cmp	r3, #64	; 0x40
 800824a:	d10e      	bne.n	800826a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008256:	2b40      	cmp	r3, #64	; 0x40
 8008258:	d107      	bne.n	800826a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f9b9 	bl	80085dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	f003 0320 	and.w	r3, r3, #32
 8008274:	2b20      	cmp	r3, #32
 8008276:	d10e      	bne.n	8008296 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	f003 0320 	and.w	r3, r3, #32
 8008282:	2b20      	cmp	r3, #32
 8008284:	d107      	bne.n	8008296 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f06f 0220 	mvn.w	r2, #32
 800828e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 fbad 	bl	80089f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082a4:	d10f      	bne.n	80082c6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082b4:	d107      	bne.n	80082c6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80082be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fbb3 	bl	8008a2c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80082d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082d4:	d10f      	bne.n	80082f6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80082e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082e4:	d107      	bne.n	80082f6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80082ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fba5 	bl	8008a40 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008300:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008304:	d10f      	bne.n	8008326 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008310:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008314:	d107      	bne.n	8008326 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800831e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fb97 	bl	8008a54 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008330:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008334:	d10f      	bne.n	8008356 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008340:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008344:	d107      	bne.n	8008356 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800834e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f000 fb89 	bl	8008a68 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008356:	bf00      	nop
 8008358:	3708      	adds	r7, #8
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
	...

08008360 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_TIM_ConfigClockSource+0x1c>
 8008378:	2302      	movs	r3, #2
 800837a:	e0f6      	b.n	800856a <HAL_TIM_ConfigClockSource+0x20a>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800839a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800839e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a6f      	ldr	r2, [pc, #444]	; (8008574 <HAL_TIM_ConfigClockSource+0x214>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	f000 80c1 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 80083bc:	4a6d      	ldr	r2, [pc, #436]	; (8008574 <HAL_TIM_ConfigClockSource+0x214>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	f200 80c6 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 80083c4:	4a6c      	ldr	r2, [pc, #432]	; (8008578 <HAL_TIM_ConfigClockSource+0x218>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	f000 80b9 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 80083cc:	4a6a      	ldr	r2, [pc, #424]	; (8008578 <HAL_TIM_ConfigClockSource+0x218>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	f200 80be 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 80083d4:	4a69      	ldr	r2, [pc, #420]	; (800857c <HAL_TIM_ConfigClockSource+0x21c>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	f000 80b1 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 80083dc:	4a67      	ldr	r2, [pc, #412]	; (800857c <HAL_TIM_ConfigClockSource+0x21c>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	f200 80b6 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 80083e4:	4a66      	ldr	r2, [pc, #408]	; (8008580 <HAL_TIM_ConfigClockSource+0x220>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	f000 80a9 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 80083ec:	4a64      	ldr	r2, [pc, #400]	; (8008580 <HAL_TIM_ConfigClockSource+0x220>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	f200 80ae 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 80083f4:	4a63      	ldr	r2, [pc, #396]	; (8008584 <HAL_TIM_ConfigClockSource+0x224>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	f000 80a1 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 80083fc:	4a61      	ldr	r2, [pc, #388]	; (8008584 <HAL_TIM_ConfigClockSource+0x224>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	f200 80a6 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008404:	4a60      	ldr	r2, [pc, #384]	; (8008588 <HAL_TIM_ConfigClockSource+0x228>)
 8008406:	4293      	cmp	r3, r2
 8008408:	f000 8099 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 800840c:	4a5e      	ldr	r2, [pc, #376]	; (8008588 <HAL_TIM_ConfigClockSource+0x228>)
 800840e:	4293      	cmp	r3, r2
 8008410:	f200 809e 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008414:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008418:	f000 8091 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 800841c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008420:	f200 8096 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008424:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008428:	f000 8089 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x1de>
 800842c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008430:	f200 808e 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008438:	d03e      	beq.n	80084b8 <HAL_TIM_ConfigClockSource+0x158>
 800843a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800843e:	f200 8087 	bhi.w	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008446:	f000 8086 	beq.w	8008556 <HAL_TIM_ConfigClockSource+0x1f6>
 800844a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800844e:	d87f      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008450:	2b70      	cmp	r3, #112	; 0x70
 8008452:	d01a      	beq.n	800848a <HAL_TIM_ConfigClockSource+0x12a>
 8008454:	2b70      	cmp	r3, #112	; 0x70
 8008456:	d87b      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008458:	2b60      	cmp	r3, #96	; 0x60
 800845a:	d050      	beq.n	80084fe <HAL_TIM_ConfigClockSource+0x19e>
 800845c:	2b60      	cmp	r3, #96	; 0x60
 800845e:	d877      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008460:	2b50      	cmp	r3, #80	; 0x50
 8008462:	d03c      	beq.n	80084de <HAL_TIM_ConfigClockSource+0x17e>
 8008464:	2b50      	cmp	r3, #80	; 0x50
 8008466:	d873      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008468:	2b40      	cmp	r3, #64	; 0x40
 800846a:	d058      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x1be>
 800846c:	2b40      	cmp	r3, #64	; 0x40
 800846e:	d86f      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008470:	2b30      	cmp	r3, #48	; 0x30
 8008472:	d064      	beq.n	800853e <HAL_TIM_ConfigClockSource+0x1de>
 8008474:	2b30      	cmp	r3, #48	; 0x30
 8008476:	d86b      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008478:	2b20      	cmp	r3, #32
 800847a:	d060      	beq.n	800853e <HAL_TIM_ConfigClockSource+0x1de>
 800847c:	2b20      	cmp	r3, #32
 800847e:	d867      	bhi.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
 8008480:	2b00      	cmp	r3, #0
 8008482:	d05c      	beq.n	800853e <HAL_TIM_ConfigClockSource+0x1de>
 8008484:	2b10      	cmp	r3, #16
 8008486:	d05a      	beq.n	800853e <HAL_TIM_ConfigClockSource+0x1de>
 8008488:	e062      	b.n	8008550 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	6899      	ldr	r1, [r3, #8]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	f000 f9cd 	bl	8008838 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80084ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68ba      	ldr	r2, [r7, #8]
 80084b4:	609a      	str	r2, [r3, #8]
      break;
 80084b6:	e04f      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6818      	ldr	r0, [r3, #0]
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	6899      	ldr	r1, [r3, #8]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	f000 f9b6 	bl	8008838 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80084da:	609a      	str	r2, [r3, #8]
      break;
 80084dc:	e03c      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6818      	ldr	r0, [r3, #0]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	6859      	ldr	r1, [r3, #4]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	461a      	mov	r2, r3
 80084ec:	f000 f928 	bl	8008740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2150      	movs	r1, #80	; 0x50
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 f981 	bl	80087fe <TIM_ITRx_SetConfig>
      break;
 80084fc:	e02c      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6818      	ldr	r0, [r3, #0]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	6859      	ldr	r1, [r3, #4]
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	461a      	mov	r2, r3
 800850c:	f000 f947 	bl	800879e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2160      	movs	r1, #96	; 0x60
 8008516:	4618      	mov	r0, r3
 8008518:	f000 f971 	bl	80087fe <TIM_ITRx_SetConfig>
      break;
 800851c:	e01c      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6818      	ldr	r0, [r3, #0]
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	6859      	ldr	r1, [r3, #4]
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	461a      	mov	r2, r3
 800852c:	f000 f908 	bl	8008740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2140      	movs	r1, #64	; 0x40
 8008536:	4618      	mov	r0, r3
 8008538:	f000 f961 	bl	80087fe <TIM_ITRx_SetConfig>
      break;
 800853c:	e00c      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4619      	mov	r1, r3
 8008548:	4610      	mov	r0, r2
 800854a:	f000 f958 	bl	80087fe <TIM_ITRx_SetConfig>
      break;
 800854e:	e003      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	73fb      	strb	r3, [r7, #15]
      break;
 8008554:	e000      	b.n	8008558 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008556:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008568:	7bfb      	ldrb	r3, [r7, #15]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	00100070 	.word	0x00100070
 8008578:	00100060 	.word	0x00100060
 800857c:	00100050 	.word	0x00100050
 8008580:	00100040 	.word	0x00100040
 8008584:	00100030 	.word	0x00100030
 8008588:	00100020 	.word	0x00100020

0800858c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b083      	sub	sp, #12
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085d0:	bf00      	nop
 80085d2:	370c      	adds	r7, #12
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085dc:	b480      	push	{r7}
 80085de:	b083      	sub	sp, #12
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085e4:	bf00      	nop
 80085e6:	370c      	adds	r7, #12
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr

080085f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a46      	ldr	r2, [pc, #280]	; (800871c <TIM_Base_SetConfig+0x12c>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d017      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800860e:	d013      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a43      	ldr	r2, [pc, #268]	; (8008720 <TIM_Base_SetConfig+0x130>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d00f      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a42      	ldr	r2, [pc, #264]	; (8008724 <TIM_Base_SetConfig+0x134>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d00b      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a41      	ldr	r2, [pc, #260]	; (8008728 <TIM_Base_SetConfig+0x138>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d007      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a40      	ldr	r2, [pc, #256]	; (800872c <TIM_Base_SetConfig+0x13c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d003      	beq.n	8008638 <TIM_Base_SetConfig+0x48>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a3f      	ldr	r2, [pc, #252]	; (8008730 <TIM_Base_SetConfig+0x140>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d108      	bne.n	800864a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800863e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	4313      	orrs	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a33      	ldr	r2, [pc, #204]	; (800871c <TIM_Base_SetConfig+0x12c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d023      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008658:	d01f      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a30      	ldr	r2, [pc, #192]	; (8008720 <TIM_Base_SetConfig+0x130>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d01b      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a2f      	ldr	r2, [pc, #188]	; (8008724 <TIM_Base_SetConfig+0x134>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d017      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a2e      	ldr	r2, [pc, #184]	; (8008728 <TIM_Base_SetConfig+0x138>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d013      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a2d      	ldr	r2, [pc, #180]	; (800872c <TIM_Base_SetConfig+0x13c>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d00f      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a2d      	ldr	r2, [pc, #180]	; (8008734 <TIM_Base_SetConfig+0x144>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d00b      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a2c      	ldr	r2, [pc, #176]	; (8008738 <TIM_Base_SetConfig+0x148>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d007      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a2b      	ldr	r2, [pc, #172]	; (800873c <TIM_Base_SetConfig+0x14c>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d003      	beq.n	800869a <TIM_Base_SetConfig+0xaa>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a26      	ldr	r2, [pc, #152]	; (8008730 <TIM_Base_SetConfig+0x140>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d108      	bne.n	80086ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	68fa      	ldr	r2, [r7, #12]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	695b      	ldr	r3, [r3, #20]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	689a      	ldr	r2, [r3, #8]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a12      	ldr	r2, [pc, #72]	; (800871c <TIM_Base_SetConfig+0x12c>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d013      	beq.n	8008700 <TIM_Base_SetConfig+0x110>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a14      	ldr	r2, [pc, #80]	; (800872c <TIM_Base_SetConfig+0x13c>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d00f      	beq.n	8008700 <TIM_Base_SetConfig+0x110>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a14      	ldr	r2, [pc, #80]	; (8008734 <TIM_Base_SetConfig+0x144>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d00b      	beq.n	8008700 <TIM_Base_SetConfig+0x110>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a13      	ldr	r2, [pc, #76]	; (8008738 <TIM_Base_SetConfig+0x148>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d007      	beq.n	8008700 <TIM_Base_SetConfig+0x110>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a12      	ldr	r2, [pc, #72]	; (800873c <TIM_Base_SetConfig+0x14c>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d003      	beq.n	8008700 <TIM_Base_SetConfig+0x110>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a0d      	ldr	r2, [pc, #52]	; (8008730 <TIM_Base_SetConfig+0x140>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d103      	bne.n	8008708 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	691a      	ldr	r2, [r3, #16]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2201      	movs	r2, #1
 800870c:	615a      	str	r2, [r3, #20]
}
 800870e:	bf00      	nop
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	40012c00 	.word	0x40012c00
 8008720:	40000400 	.word	0x40000400
 8008724:	40000800 	.word	0x40000800
 8008728:	40000c00 	.word	0x40000c00
 800872c:	40013400 	.word	0x40013400
 8008730:	40015000 	.word	0x40015000
 8008734:	40014000 	.word	0x40014000
 8008738:	40014400 	.word	0x40014400
 800873c:	40014800 	.word	0x40014800

08008740 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008740:	b480      	push	{r7}
 8008742:	b087      	sub	sp, #28
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6a1b      	ldr	r3, [r3, #32]
 8008750:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	f023 0201 	bic.w	r2, r3, #1
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	699b      	ldr	r3, [r3, #24]
 8008762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800876a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	011b      	lsls	r3, r3, #4
 8008770:	693a      	ldr	r2, [r7, #16]
 8008772:	4313      	orrs	r3, r2
 8008774:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	f023 030a 	bic.w	r3, r3, #10
 800877c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800877e:	697a      	ldr	r2, [r7, #20]
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	4313      	orrs	r3, r2
 8008784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	697a      	ldr	r2, [r7, #20]
 8008790:	621a      	str	r2, [r3, #32]
}
 8008792:	bf00      	nop
 8008794:	371c      	adds	r7, #28
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800879e:	b480      	push	{r7}
 80087a0:	b087      	sub	sp, #28
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	60f8      	str	r0, [r7, #12]
 80087a6:	60b9      	str	r1, [r7, #8]
 80087a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	f023 0210 	bic.w	r2, r3, #16
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6a1b      	ldr	r3, [r3, #32]
 80087c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80087c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	031b      	lsls	r3, r3, #12
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80087da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	011b      	lsls	r3, r3, #4
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	621a      	str	r2, [r3, #32]
}
 80087f2:	bf00      	nop
 80087f4:	371c      	adds	r7, #28
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr

080087fe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80087fe:	b480      	push	{r7}
 8008800:	b085      	sub	sp, #20
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008818:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	4313      	orrs	r3, r2
 8008820:	f043 0307 	orr.w	r3, r3, #7
 8008824:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	609a      	str	r2, [r3, #8]
}
 800882c:	bf00      	nop
 800882e:	3714      	adds	r7, #20
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008838:	b480      	push	{r7}
 800883a:	b087      	sub	sp, #28
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
 8008844:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008852:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	021a      	lsls	r2, r3, #8
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	431a      	orrs	r2, r3
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	4313      	orrs	r3, r2
 8008860:	697a      	ldr	r2, [r7, #20]
 8008862:	4313      	orrs	r3, r2
 8008864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	609a      	str	r2, [r3, #8]
}
 800886c:	bf00      	nop
 800886e:	371c      	adds	r7, #28
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008878:	b480      	push	{r7}
 800887a:	b087      	sub	sp, #28
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	f003 031f 	and.w	r3, r3, #31
 800888a:	2201      	movs	r2, #1
 800888c:	fa02 f303 	lsl.w	r3, r2, r3
 8008890:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6a1a      	ldr	r2, [r3, #32]
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	43db      	mvns	r3, r3
 800889a:	401a      	ands	r2, r3
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6a1a      	ldr	r2, [r3, #32]
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	f003 031f 	and.w	r3, r3, #31
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	fa01 f303 	lsl.w	r3, r1, r3
 80088b0:	431a      	orrs	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	621a      	str	r2, [r3, #32]
}
 80088b6:	bf00      	nop
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
	...

080088c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b085      	sub	sp, #20
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d101      	bne.n	80088dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088d8:	2302      	movs	r3, #2
 80088da:	e074      	b.n	80089c6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2202      	movs	r2, #2
 80088e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a34      	ldr	r2, [pc, #208]	; (80089d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d009      	beq.n	800891a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a33      	ldr	r2, [pc, #204]	; (80089d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d004      	beq.n	800891a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a31      	ldr	r2, [pc, #196]	; (80089dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d108      	bne.n	800892c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008920:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	4313      	orrs	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008936:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	4313      	orrs	r3, r2
 8008940:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a21      	ldr	r2, [pc, #132]	; (80089d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d022      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800895c:	d01d      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a1f      	ldr	r2, [pc, #124]	; (80089e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d018      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a1d      	ldr	r2, [pc, #116]	; (80089e4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d013      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a1c      	ldr	r2, [pc, #112]	; (80089e8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d00e      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a15      	ldr	r2, [pc, #84]	; (80089d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d009      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a18      	ldr	r2, [pc, #96]	; (80089ec <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d004      	beq.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a11      	ldr	r2, [pc, #68]	; (80089dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d10c      	bne.n	80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3714      	adds	r7, #20
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	40012c00 	.word	0x40012c00
 80089d8:	40013400 	.word	0x40013400
 80089dc:	40015000 	.word	0x40015000
 80089e0:	40000400 	.word	0x40000400
 80089e4:	40000800 	.word	0x40000800
 80089e8:	40000c00 	.word	0x40000c00
 80089ec:	40014000 	.word	0x40014000

080089f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008a34:	bf00      	nop
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr

08008a40 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008a5c:	bf00      	nop
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <__libc_init_array>:
 8008a7c:	b570      	push	{r4, r5, r6, lr}
 8008a7e:	4d0d      	ldr	r5, [pc, #52]	; (8008ab4 <__libc_init_array+0x38>)
 8008a80:	4c0d      	ldr	r4, [pc, #52]	; (8008ab8 <__libc_init_array+0x3c>)
 8008a82:	1b64      	subs	r4, r4, r5
 8008a84:	10a4      	asrs	r4, r4, #2
 8008a86:	2600      	movs	r6, #0
 8008a88:	42a6      	cmp	r6, r4
 8008a8a:	d109      	bne.n	8008aa0 <__libc_init_array+0x24>
 8008a8c:	4d0b      	ldr	r5, [pc, #44]	; (8008abc <__libc_init_array+0x40>)
 8008a8e:	4c0c      	ldr	r4, [pc, #48]	; (8008ac0 <__libc_init_array+0x44>)
 8008a90:	f000 f82e 	bl	8008af0 <_init>
 8008a94:	1b64      	subs	r4, r4, r5
 8008a96:	10a4      	asrs	r4, r4, #2
 8008a98:	2600      	movs	r6, #0
 8008a9a:	42a6      	cmp	r6, r4
 8008a9c:	d105      	bne.n	8008aaa <__libc_init_array+0x2e>
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
 8008aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa4:	4798      	blx	r3
 8008aa6:	3601      	adds	r6, #1
 8008aa8:	e7ee      	b.n	8008a88 <__libc_init_array+0xc>
 8008aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aae:	4798      	blx	r3
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	e7f2      	b.n	8008a9a <__libc_init_array+0x1e>
 8008ab4:	08008b5c 	.word	0x08008b5c
 8008ab8:	08008b5c 	.word	0x08008b5c
 8008abc:	08008b5c 	.word	0x08008b5c
 8008ac0:	08008b60 	.word	0x08008b60

08008ac4 <memcpy>:
 8008ac4:	440a      	add	r2, r1
 8008ac6:	4291      	cmp	r1, r2
 8008ac8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008acc:	d100      	bne.n	8008ad0 <memcpy+0xc>
 8008ace:	4770      	bx	lr
 8008ad0:	b510      	push	{r4, lr}
 8008ad2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ad6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ada:	4291      	cmp	r1, r2
 8008adc:	d1f9      	bne.n	8008ad2 <memcpy+0xe>
 8008ade:	bd10      	pop	{r4, pc}

08008ae0 <memset>:
 8008ae0:	4402      	add	r2, r0
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d100      	bne.n	8008aea <memset+0xa>
 8008ae8:	4770      	bx	lr
 8008aea:	f803 1b01 	strb.w	r1, [r3], #1
 8008aee:	e7f9      	b.n	8008ae4 <memset+0x4>

08008af0 <_init>:
 8008af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af2:	bf00      	nop
 8008af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008af6:	bc08      	pop	{r3}
 8008af8:	469e      	mov	lr, r3
 8008afa:	4770      	bx	lr

08008afc <_fini>:
 8008afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008afe:	bf00      	nop
 8008b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b02:	bc08      	pop	{r3}
 8008b04:	469e      	mov	lr, r3
 8008b06:	4770      	bx	lr
