# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ArtificialNeuron.srcs/sources_1/ip/ROM_weights/ROM_weights_sim_netlist.vhdl" \
"../../../../ArtificialNeuron.srcs/sim_1/new/BRAM_tb.vhd" \

# Do not sort compile order
nosort
