// Seed: 508941005
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12
);
  assign id_2 = 1 > 1;
  assign id_8 = id_3;
endmodule
