# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Hazard.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Branch_Control.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/RegisterFile.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Register.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Mux4to1.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Mux2to1.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Mem_Control.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/MEMWB_Stage.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/IFID_Stage.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/IDEX_Stage.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Forwarding.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/EXMEM_Stage.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Control.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/Add.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/ALU.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sources_1/new/CPU.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sim_1/imports/testBenches/memory.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sim_1/imports/testBenches/rom.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"
verilog xil_defaultlib  "../../../MIPS_Processor2.srcs/sim_1/new/CPU_Test.v" --include "../../../MIPS_Processor2.srcs/sources_1/new"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
