
---------- Begin Simulation Statistics ----------
final_tick                                14422014000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115815                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659192                       # Number of bytes of host memory used
host_op_rate                                   123146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   378.30                       # Real time elapsed on the host
host_tick_rate                               38122752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    43813360                       # Number of instructions simulated
sim_ops                                      46586703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014422                       # Number of seconds simulated
sim_ticks                                 14422014000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 170740201                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 30719581                       # number of cc regfile writes
system.cpu.committedInsts                    43813360                       # Number of Instructions Simulated
system.cpu.committedOps                      46586703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.658339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.658339                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                         1448252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               217718                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10774170                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.650210                       # Inst execution rate
system.cpu.iew.exec_refs                     14540627                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5110603                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2162743                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10005185                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              96058                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            436436                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5302763                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            49852845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9430024                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174332                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              47598698                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7015                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28816                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 190419                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 40872                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            625                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        26556                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         191162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  42918004                       # num instructions consuming a value
system.cpu.iew.wb_count                      47436777                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622737                       # average fanout of values written-back
system.cpu.iew.wb_producers                  26726649                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.644596                       # insts written-back per cycle
system.cpu.iew.wb_sent                       47489680                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 48502610                       # number of integer regfile reads
system.cpu.int_regfile_writes                22112065                       # number of integer regfile writes
system.cpu.ipc                               1.518975                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.518975                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                30      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              33150123     69.39%     69.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19543      0.04%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9481364     19.85%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5121970     10.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               47773030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      232959                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004876                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14484      6.22%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  77629     33.32%     39.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                140846     60.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               48005959                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          123175632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     47436777                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          53119608                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   49661558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  47773030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              191287                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3266141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               836                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            591                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10212058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      27395777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.743810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.177955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10937551     39.92%     39.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5787948     21.13%     61.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3604857     13.16%     74.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2243579      8.19%     82.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1073594      3.92%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1066621      3.89%     90.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1464912      5.35%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              106042      0.39%     95.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1110673      4.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27395777                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.656254                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1937088                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           599648                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10005185                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5302763                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96717862                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 380913                       # number of misc regfile writes
system.cpu.numCycles                         28844029                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           21190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25348                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10078                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       172154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          32425                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                12538456                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11440765                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            190348                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6742342                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6731021                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.832091                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  344251                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             135077                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          276121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             222671                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53450                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3266136                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          190696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            189768                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26893790                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.732248                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.437814                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9920054     36.89%     36.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         9161305     34.06%     70.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2968536     11.04%     81.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          549969      2.04%     84.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          300886      1.12%     85.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          212943      0.79%     85.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1268944      4.72%     90.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          132728      0.49%     91.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2378425      8.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26893790                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             43813360                       # Number of instructions committed
system.cpu.commit.opsCommitted               46586703                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    14199852                       # Number of memory references committed
system.cpu.commit.loads                       9180596                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       95229                       # Number of memory barriers committed
system.cpu.commit.branches                   10612318                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36550494                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                184674                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32367383     69.48%     69.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      9180596     19.71%     89.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5019256     10.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46586703                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2378425                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13674061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13674061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13674061                       # number of overall hits
system.cpu.dcache.overall_hits::total        13674061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         234256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234256                       # number of overall misses
system.cpu.dcache.overall_misses::total        234256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4656600475                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4656600475                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4656600475                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4656600475                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13908317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13908317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13908317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13908317                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016843                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016843                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016843                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016843                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19878.254879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19878.254879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19878.254879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19878.254879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1487                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.596154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36205                       # number of writebacks
system.cpu.dcache.writebacks::total             36205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       180131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       180131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       180131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       180131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54125                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1138313997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1138313997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1138313997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1138313997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003892                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003892                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003892                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003892                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21031.205487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21031.205487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21031.205487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21031.205487                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53613                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8814962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8814962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       231013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        231013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4529441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4529441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9045975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9045975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19606.866280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19606.866280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       178508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       178508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1053666500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1053666500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20067.926864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20067.926864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    127159475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127159475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39210.445575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39210.445575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84647497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84647497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52251.541358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52251.541358                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.263235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13918827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            257.160776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.263235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28252047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28252047                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  6568810                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11472670                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8017051                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1146827                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 190419                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              6369737                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   639                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               52718574                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  3173                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6723206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       51943250                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    12538456                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7297943                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20480909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  382052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           583                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5887487                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 81900                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           27395777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.016772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.801308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 16502071     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   425399      1.55%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   651347      2.38%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   473053      1.73%     65.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4059709     14.82%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1956295      7.14%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   185885      0.68%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   167973      0.61%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2974045     10.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             27395777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.434698                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.800832                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5854540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5854540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5854540                       # number of overall hits
system.cpu.icache.overall_hits::total         5854540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32946                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32946                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32946                       # number of overall misses
system.cpu.icache.overall_misses::total         32946                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1176016499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1176016499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1176016499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1176016499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5887486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5887486                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5887486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5887486                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005596                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005596                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005596                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35695.274055                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35695.274055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35695.274055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35695.274055                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          973                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        31982                       # number of writebacks
system.cpu.icache.writebacks::total             31982                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          512                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          512                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          512                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          512                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        32434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1127337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1127337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1127337000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1127337000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005509                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005509                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005509                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005509                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34757.877536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34757.877536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34757.877536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34757.877536                       # average overall mshr miss latency
system.cpu.icache.replacements                  31982                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5854540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5854540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32946                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32946                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1176016499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1176016499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5887486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5887486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005596                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005596                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35695.274055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35695.274055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1127337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1127337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34757.877536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34757.877536                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.122668                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5886974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            181.506259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.122668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.806880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11807406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11807406                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      175000                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  824589                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  148                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 625                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 283507                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                22636                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14422014000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 190419                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7050673                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6389613                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2494574                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   8658413                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2612085                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               51480270                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   427                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2487248                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7997                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1465                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            57921954                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   224316318                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53284027                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              52488999                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5432955                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   96968                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               96969                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7376526                       # count of insts added to the skid buffer
system.cpu.rob.reads                         74365019                       # The number of ROB reads
system.cpu.rob.writes                       100211944                       # The number of ROB writes
system.cpu.thread_0.numInsts                 43813360                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46586703                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                21580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                46569                       # number of demand (read+write) hits
system.l2.demand_hits::total                    68149                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               21580                       # number of overall hits
system.l2.overall_hits::.cpu.data               46569                       # number of overall hits
system.l2.overall_hits::total                   68149                       # number of overall hits
system.l2.demand_misses::.cpu.inst              10854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7556                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             10854                       # number of overall misses
system.l2.overall_misses::.cpu.data              7556                       # number of overall misses
system.l2.overall_misses::total                 18410                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    851735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    567395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1419130500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    851735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    567395500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1419130500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            32434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           32434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.334649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.139603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.334649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.139603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78471.991892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75092.046056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77084.763715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78471.991892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75092.046056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77084.763715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1008                       # number of writebacks
system.l2.writebacks::total                      1008                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         10852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        10852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    742833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    491112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1233945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    742833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    491112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1233945000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.334587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.139363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.334587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.139363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68451.253225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65108.312343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67080.456646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68451.253225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65108.312343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67080.456646                       # average overall mshr miss latency
system.l2.replacements                          34700                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21750                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21750                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21750                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     75221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.595679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.595679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77949.740933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77949.740933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     65571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.595679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67949.740933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67949.740933                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          21580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        10854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    851735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    851735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        32434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.334649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.334649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78471.991892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78471.991892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        10852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    742833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    742833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.334587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.334587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68451.253225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68451.253225                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         45914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             45914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    492174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    492174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.125531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.125531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74673.645881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74673.645881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    425540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    425540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.125283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64691.471572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64691.471572                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   858.299635                       # Cycle average of tags in use
system.l2.tags.total_refs                      157064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.410300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     217.895949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       111.860060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       528.543625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.032260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          697                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055725                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2623725                       # Number of tag accesses
system.l2.tags.data_accesses                  2623725                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     10852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006015316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1008                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18395                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1008                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    723                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   246                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1008                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     410.906977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.347367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1730.044395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            41     95.35%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      2.33%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.255814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.224299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     39.53%     39.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     55.81%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   46272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1177280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                64512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14421916500                       # Total gap between requests
system.mem_ctrls.avgGap                     743282.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       694528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       436480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        47488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 48157490.347741998732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 30264843.731256950647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3292743.995394818019                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        10852                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1008                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    289593750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    189172500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 282049227750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26685.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25079.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 279810741.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       694528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       482752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1177280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       694528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       694528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        10852                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1008                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1008                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     48157490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     33473272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81630763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     48157490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     48157490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      4473162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         4473162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      4473162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     48157490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     33473272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        86103924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                17672                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 742                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           70                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               147416250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              88360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          478766250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8341.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27091.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14417                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                646                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   352.383004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.716483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   341.309073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1053     31.51%     31.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          822     24.60%     56.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          260      7.78%     63.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          158      4.73%     68.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           98      2.93%     71.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          439     13.14%     84.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           26      0.78%     85.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      0.90%     86.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          456     13.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1131008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              47488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               78.422334                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.292744                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7025760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3715305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       14437080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       2865780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1138313280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1714972680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4093866240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6975196125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.649241                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10625497750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    481520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3314996250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16900380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8967585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      111741000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1007460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1138313280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3608519520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2499300480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7384749705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.047049                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6461640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    481520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7478854000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1008                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5945                       # Transaction distribution
system.membus.trans_dist::ReadExReq               965                       # Transaction distribution
system.membus.trans_dist::ReadExResp              965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17430                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1241792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1241792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18395                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            32327500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97120250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1620                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32434                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        96850                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161863                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                258713                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4122624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5781120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9903744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           34700                       # Total snoops (count)
system.tol2bus.snoopTraffic                     64512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.436421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.642015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78417     64.67%     64.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32764     27.02%     91.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10078      8.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121259                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14422014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          154264000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48652497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81193987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
