Timing Analyzer report for EP2_LED
Mon Aug 07 12:12:34 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.449 ns                                       ; FLAGA        ; state.0010  ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.295 ns                                       ; LEDS[3]~reg0 ; LEDS[3]     ; IFCLK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.934 ns                                      ; FX2_FD[13]   ; HIGHBYTE[5] ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000   ; SLRD~reg0   ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[0]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[1]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[5]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[5]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[7]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; state.0100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0001       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; state.1100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[2]~reg0     ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[6]~reg0     ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[4]~reg0     ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0011       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1101       ; state.1110       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1101       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; state.0110       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[2]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[3]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[4]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[6]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; LEDS[7]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[0]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[1]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[2]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[3]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[4]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0011       ; HIGHBYTE[6]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1000       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; state.0101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[3]      ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[1]      ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[4]      ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[2]      ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1010       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[6]      ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[7]~reg0     ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[7]      ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[0]      ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[5]      ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0110       ; state.0111       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[3]~reg0     ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1010       ; state.1011       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1000       ; state.1001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1001       ; state.1010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[0]~reg0     ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[1]~reg0     ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[5]~reg0     ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1100       ; state.1101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; state.1000       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLWR~reg0        ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLRD~reg0        ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLOE~reg0        ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLEN             ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 5.449 ns   ; FLAGA      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 5.334 ns   ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A   ; None         ; 5.289 ns   ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A   ; None         ; 5.289 ns   ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A   ; None         ; 5.072 ns   ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A   ; None         ; 5.030 ns   ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A   ; None         ; 4.990 ns   ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.978 ns   ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A   ; None         ; 4.922 ns   ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.871 ns   ; FLAGC      ; state.0110       ; IFCLK    ;
; N/A   ; None         ; 4.860 ns   ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.811 ns   ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.717 ns   ; FLAGA      ; state.0011       ; IFCLK    ;
; N/A   ; None         ; 4.706 ns   ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A   ; None         ; 4.548 ns   ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
; N/A   ; None         ; 4.297 ns   ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 4.228 ns   ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A   ; None         ; 4.226 ns   ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A   ; None         ; 4.226 ns   ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A   ; None         ; 4.217 ns   ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A   ; None         ; 4.200 ns   ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A   ; None         ; 4.200 ns   ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.295 ns   ; LEDS[3]~reg0     ; LEDS[3]     ; IFCLK      ;
; N/A   ; None         ; 9.280 ns   ; LEDS[5]~reg0     ; LEDS[5]     ; IFCLK      ;
; N/A   ; None         ; 9.263 ns   ; LEDS[4]~reg0     ; LEDS[4]     ; IFCLK      ;
; N/A   ; None         ; 9.260 ns   ; LEDS[6]~reg0     ; LEDS[6]     ; IFCLK      ;
; N/A   ; None         ; 9.161 ns   ; SLEN             ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 9.161 ns   ; SLEN             ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.154 ns   ; SLEN             ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.154 ns   ; SLEN             ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 9.080 ns   ; SLEN             ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.019 ns   ; LEDS[7]~reg0     ; LEDS[7]     ; IFCLK      ;
; N/A   ; None         ; 8.999 ns   ; LEDS[1]~reg0     ; LEDS[1]     ; IFCLK      ;
; N/A   ; None         ; 8.991 ns   ; LEDS[0]~reg0     ; LEDS[0]     ; IFCLK      ;
; N/A   ; None         ; 8.913 ns   ; LEDS[2]~reg0     ; LEDS[2]     ; IFCLK      ;
; N/A   ; None         ; 8.766 ns   ; Tx_register[7]   ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.582 ns   ; Tx_register[6]   ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.450 ns   ; SLEN             ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.440 ns   ; SLEN             ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.440 ns   ; SLEN             ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.155 ns   ; Tx_register[4]   ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.142 ns   ; Tx_register[3]   ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.085 ns   ; Tx_register[1]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.063 ns   ; Tx_register[0]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.973 ns   ; Tx_register[5]   ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.924 ns   ; Tx_register[2]   ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.924 ns   ; SLWR~reg0        ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.662 ns   ; Tx_register[14]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.627 ns   ; SLEN             ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.617 ns   ; SLEN             ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.617 ns   ; SLEN             ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.614 ns   ; SLRD~reg0        ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.597 ns   ; SLEN             ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.330 ns   ; Tx_register[9]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.321 ns   ; Tx_register[10]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.319 ns   ; Tx_register[8]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.312 ns   ; Tx_register[13]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.309 ns   ; Tx_register[15]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.300 ns   ; Tx_register[12]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.298 ns   ; Tx_register[11]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.267 ns   ; SLEN             ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.257 ns   ; SLEN             ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.257 ns   ; SLEN             ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.247 ns   ; SLEN             ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.216 ns   ; SLOE~reg0        ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.202 ns   ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1] ; IFCLK      ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; -3.934 ns ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A           ; None        ; -3.934 ns ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
; N/A           ; None        ; -3.951 ns ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A           ; None        ; -3.960 ns ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A           ; None        ; -3.960 ns ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A           ; None        ; -3.962 ns ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A           ; None        ; -4.031 ns ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A           ; None        ; -4.282 ns ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
; N/A           ; None        ; -4.440 ns ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A           ; None        ; -4.451 ns ; FLAGA      ; state.0011       ; IFCLK    ;
; N/A           ; None        ; -4.545 ns ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.594 ns ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.605 ns ; FLAGC      ; state.0110       ; IFCLK    ;
; N/A           ; None        ; -4.656 ns ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.712 ns ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A           ; None        ; -4.724 ns ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.764 ns ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A           ; None        ; -4.806 ns ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A           ; None        ; -5.023 ns ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A           ; None        ; -5.023 ns ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A           ; None        ; -5.068 ns ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A           ; None        ; -5.183 ns ; FLAGA      ; state.0010       ; IFCLK    ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 07 12:12:33 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EP2_LED -c EP2_LED --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Info: Clock "IFCLK" Internal fmax is restricted to 340.02 MHz between source register "state.0000" and destination register "SLRD~reg0"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.773 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y12_N13; Fanout = 5; REG Node = 'state.0000'
            Info: 2: + IC(1.014 ns) + CELL(0.651 ns) = 1.665 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'Selector2~9'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.773 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'SLRD~reg0'
            Info: Total cell delay = 0.759 ns ( 42.81 % )
            Info: Total interconnect delay = 1.014 ns ( 57.19 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 2.780 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'SLRD~reg0'
                Info: Total cell delay = 1.796 ns ( 64.60 % )
                Info: Total interconnect delay = 0.984 ns ( 35.40 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.780 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X3_Y12_N13; Fanout = 5; REG Node = 'state.0000'
                Info: Total cell delay = 1.796 ns ( 64.60 % )
                Info: Total interconnect delay = 0.984 ns ( 35.40 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "state.0010" (data pin = "FLAGA", clock pin = "IFCLK") is 5.449 ns
    Info: + Longest pin to register delay is 8.269 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FLAGA'
        Info: 2: + IC(6.106 ns) + CELL(0.499 ns) = 7.589 ns; Loc. = LCCOMB_X3_Y12_N26; Fanout = 1; COMB Node = 'Selector6~23'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 8.161 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 1; COMB Node = 'Selector6~24'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.269 ns; Loc. = LCFF_X3_Y12_N11; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.797 ns ( 21.73 % )
        Info: Total interconnect delay = 6.472 ns ( 78.27 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X3_Y12_N11; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
Info: tco from clock "IFCLK" to destination pin "LEDS[3]" through register "LEDS[3]~reg0" is 9.295 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 2; REG Node = 'LEDS[3]~reg0'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 2; REG Node = 'LEDS[3]~reg0'
        Info: 2: + IC(2.935 ns) + CELL(3.276 ns) = 6.211 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'LEDS[3]'
        Info: Total cell delay = 3.276 ns ( 52.75 % )
        Info: Total interconnect delay = 2.935 ns ( 47.25 % )
Info: th for register "HIGHBYTE[7]" (data pin = "FX2_FD[15]", clock pin = "IFCLK") is -3.934 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 1; REG Node = 'HIGHBYTE[7]'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_199; Fanout = 1; PIN Node = 'FX2_FD[15]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y14_N0; Fanout = 1; COMB Node = 'FX2_FD[15]~0'
        Info: 3: + IC(5.712 ns) + CELL(0.206 ns) = 6.912 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 1; COMB Node = 'HIGHBYTE[7]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.020 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 1; REG Node = 'HIGHBYTE[7]'
        Info: Total cell delay = 1.308 ns ( 18.63 % )
        Info: Total interconnect delay = 5.712 ns ( 81.37 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Aug 07 12:12:34 2006
    Info: Elapsed time: 00:00:01


