0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.srcs/sim_1/new/half_adder_tb.v,1526904944,verilog,,,,half_adder_tb,,,,,,,,
F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.srcs/sources_1/new/half_adder.v,1526904673,verilog,,F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
