INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_4_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_4_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_4_bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_4_bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
