Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 15 14:49:53 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAC_MODULE_timing_summary_routed.rpt -pb DAC_MODULE_timing_summary_routed.pb -rpx DAC_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_MODULE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  125         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (16)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: DAC_Prescaler1/sig_CLK_TO_DDS_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.693        0.000                      0                   18        0.249        0.000                      0                   18       12.000        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
Ext_CLK_IN            {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.693        0.000                      0                   18        0.249        0.000                      0                   18       12.000        0.000                       0                    20  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.693ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_CLK_TO_DDS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.676ns (17.011%)  route 3.298ns (82.989%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.565    -0.928    DAC_Prescaler1/CLK_IN
    SLICE_X36Y46         FDRE                                         r  DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  DAC_Prescaler1/sig_CLK_TO_DDS_reg/Q
                         net (fo=1, routed)           0.725     0.253    DAC_Prescaler1/CLK_TO_DDS
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.349 f  DAC_Prescaler1/CLK_TO_DDS_BUFG_inst/O
                         net (fo=127, routed)         2.236     2.585    DAC_Prescaler1/CLK_TO_DDS_BUFG
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.709 r  DAC_Prescaler1/sig_CLK_TO_DDS_i_1/O
                         net (fo=1, routed)           0.337     3.046    DAC_Prescaler1/p_0_in
    SLICE_X36Y46         FDRE                                         r  DAC_Prescaler1/sig_CLK_TO_DDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.445    23.469    DAC_Prescaler1/CLK_IN
    SLICE_X36Y46         FDRE                                         r  DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
                         clock pessimism              0.603    24.072    
                         clock uncertainty           -0.266    23.806    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.067    23.739    DAC_Prescaler1/sig_CLK_TO_DDS_reg
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 20.693    

Slack (MET) :             20.816ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.272ns (36.515%)  route 2.211ns (63.485%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 23.458 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          1.109     2.538    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    23.458    DAC_Prescaler1/CLK_IN
    SLICE_X51Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[23]/C
                         clock pessimism              0.575    24.033    
                         clock uncertainty           -0.266    23.767    
    SLICE_X51Y67         FDRE (Setup_fdre_C_CE)      -0.413    23.354    DAC_Prescaler1/sig_f_out_reg[23]
  -------------------------------------------------------------------
                         required time                         23.354    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                 20.816    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[16]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[27]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[27]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[28]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[29]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[30]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.272ns (37.950%)  route 2.080ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     2.407    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    23.456    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/C
                         clock pessimism              0.599    24.055    
                         clock uncertainty           -0.266    23.789    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.413    23.376    DAC_Prescaler1/sig_f_out_reg[31]
  -------------------------------------------------------------------
                         required time                         23.376    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             21.428ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.272ns (44.301%)  route 1.599ns (55.699%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 23.458 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.497     1.926    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    23.458    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/C
                         clock pessimism              0.575    24.033    
                         clock uncertainty           -0.266    23.767    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.413    23.354    DAC_Prescaler1/sig_f_out_reg[17]
  -------------------------------------------------------------------
                         required time                         23.354    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 21.428    

Slack (MET) :             21.428ns  (required time - arrival time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.272ns (44.301%)  route 1.599ns (55.699%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 23.458 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           1.103     0.613    DAC_Prescaler1/Q[0]
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  DAC_Prescaler1/sig_f_out[31]_i_8/O
                         net (fo=1, routed)           0.000     0.737    DAC_Prescaler1/sig_f_out[31]_i_8_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.250 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     1.429 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.497     1.926    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    23.458    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/C
                         clock pessimism              0.575    24.033    
                         clock uncertainty           -0.266    23.767    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.413    23.354    DAC_Prescaler1/sig_f_out_reg[18]
  -------------------------------------------------------------------
                         required time                         23.354    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 21.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_update_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.314ns (82.148%)  route 0.068ns (17.852%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.000    -0.225    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
                         clock pessimism              0.251    -0.594    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.120    -0.474    DAC_Prescaler1/sig_update_f_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X52Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[22]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X52Y67         FDRE (Hold_fdre_C_CE)       -0.087    -0.679    DAC_Prescaler1/sig_f_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[18]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[20]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[21]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[24]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[25]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[25]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 DAC_Prescaler1/sig_f_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_Prescaler1/sig_f_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.314ns (54.807%)  route 0.259ns (45.193%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.557    -0.607    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  DAC_Prescaler1/sig_f_out_reg[28]/Q
                         net (fo=2, routed)           0.068    -0.398    DAC_Prescaler1/Q[12]
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  DAC_Prescaler1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.353    DAC_Prescaler1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.225 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.191    -0.034    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[26]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X53Y67         FDRE (Hold_fdre_C_CE)       -0.110    -0.702    DAC_Prescaler1/sig_f_out_reg[26]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.668    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    PLL1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y46     DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y68     DAC_Prescaler1/sig_f_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X52Y67     DAC_Prescaler1/sig_f_out_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y46     DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y46     DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y68     DAC_Prescaler1/sig_f_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y68     DAC_Prescaler1/sig_f_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y46     DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y46     DAC_Prescaler1/sig_CLK_TO_DDS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y68     DAC_Prescaler1/sig_f_out_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y68     DAC_Prescaler1/sig_f_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y67     DAC_Prescaler1/sig_f_out_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    PLL1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.236ns (51.752%)  route 3.949ns (48.248%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.654     1.073    sig_dds_data_to_DAC[15]
    SLICE_X58Y61         LUT1 (Prop_lut1_I0_O)        0.297     1.370 r  Ext_DAC_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.295     4.665    Ext_DAC_DATA_OBUF[15]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.185 r  Ext_DAC_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.185    Ext_DAC_DATA[15]
    U5                                                                r  Ext_DAC_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.178ns (56.980%)  route 3.154ns (43.020%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           3.154     3.632    Ext_DAC_DATA_OBUF[11]
    V4                   OBUF (Prop_obuf_I_O)         3.700     7.332 r  Ext_DAC_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.332    Ext_DAC_DATA[11]
    V4                                                                r  Ext_DAC_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 3.960ns (54.073%)  route 3.364ns (45.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           3.364     3.820    Ext_DAC_DATA_OBUF[13]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.324 r  Ext_DAC_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.324    Ext_DAC_DATA[13]
    V5                                                                r  Ext_DAC_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.017ns (56.064%)  route 3.148ns (43.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           3.148     3.666    Ext_DAC_DATA_OBUF[12]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.165 r  Ext_DAC_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.165    Ext_DAC_DATA[12]
    U4                                                                r  Ext_DAC_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.966ns (55.825%)  route 3.139ns (44.175%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           3.139     3.595    Ext_DAC_DATA_OBUF[14]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.105 r  Ext_DAC_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.105    Ext_DAC_DATA[14]
    W4                                                                r  Ext_DAC_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.031ns (57.167%)  route 3.020ns (42.833%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           3.020     3.538    Ext_DAC_DATA_OBUF[10]
    W5                   OBUF (Prop_obuf_I_O)         3.513     7.052 r  Ext_DAC_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.052    Ext_DAC_DATA[10]
    W5                                                                r  Ext_DAC_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.172ns (59.742%)  route 2.812ns (40.258%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           2.812     3.290    Ext_DAC_DATA_OBUF[6]
    W2                   OBUF (Prop_obuf_I_O)         3.694     6.984 r  Ext_DAC_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.984    Ext_DAC_DATA[6]
    W2                                                                r  Ext_DAC_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.164ns (60.142%)  route 2.760ns (39.858%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/C
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           2.760     3.238    Ext_DAC_DATA_OBUF[7]
    V2                   OBUF (Prop_obuf_I_O)         3.686     6.924 r  Ext_DAC_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.924    Ext_DAC_DATA[7]
    V2                                                                r  Ext_DAC_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.043ns (59.445%)  route 2.759ns (40.555%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           2.759     3.277    Ext_DAC_DATA_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.802 r  Ext_DAC_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.802    Ext_DAC_DATA[8]
    W3                                                                r  Ext_DAC_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.157ns (61.393%)  route 2.614ns (38.607%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           2.614     3.092    Ext_DAC_DATA_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.679     6.771 r  Ext_DAC_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.771    Ext_DAC_DATA[9]
    V3                                                                r  Ext_DAC_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[1]
    SLICE_X54Y57         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/C
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/Q
                         net (fo=1, routed)           0.052     0.193    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[27]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.238 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=1, routed)           0.000     0.238    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_0[3]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.302 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.302    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_4
    SLICE_X52Y64         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/Q
                         net (fo=1, routed)           0.054     0.195    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[21]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.240 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_4/O
                         net (fo=1, routed)           0.000     0.240    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[1]
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.306 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.306    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_6
    SLICE_X52Y63         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/C
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.176     0.317    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[7]
    SLICE_X52Y60         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.724%)  route 0.153ns (48.276%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=6, routed)           0.153     0.317    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[0]
    SLICE_X56Y59         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[3]/C
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.176     0.317    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[3]
    SLICE_X53Y58         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.148ns (46.206%)  route 0.172ns (53.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.172     0.320    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[1]
    SLICE_X54Y65         SRL16E                                       r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.189     0.330    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[5]
    SLICE_X56Y60         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.526%)  route 0.167ns (50.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=3, routed)           0.167     0.331    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X52Y65         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.503%)  route 0.191ns (57.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=8, routed)           0.191     0.332    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB36_X1Y12         RAMB36E1                                     r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ext_CLK_TO_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.600ns  (logic 3.951ns (37.272%)  route 6.649ns (62.728%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          2.006    12.013    DAC_Prescaler1/CLK_IN
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977    15.140    Ext_CLK_TO_DAC_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    18.845 r  Ext_CLK_TO_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    18.845    Ext_CLK_TO_DAC
    U2                                                                r  Ext_CLK_TO_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.940ns  (logic 0.518ns (26.706%)  route 1.422ns (73.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.422     0.994    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y59         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.940ns  (logic 0.518ns (26.706%)  route 1.422ns (73.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.422     0.994    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y59         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.800ns  (logic 0.518ns (28.781%)  route 1.282ns (71.219%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.282     0.855    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y60         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.800ns  (logic 0.518ns (28.781%)  route 1.282ns (71.219%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.282     0.855    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y60         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.518ns (34.401%)  route 0.988ns (65.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.988     0.561    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.518ns (34.401%)  route 0.988ns (65.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.988     0.561    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.518ns (34.401%)  route 0.988ns (65.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.988     0.561    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.518ns (34.401%)  route 0.988ns (65.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.988     0.561    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.518ns (34.401%)  route 0.988ns (65.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.548    -0.945    DAC_Prescaler1/CLK_IN
    SLICE_X52Y68         FDRE                                         r  DAC_Prescaler1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  DAC_Prescaler1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.988     0.561    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.746ns  (logic 0.337ns (45.170%)  route 0.409ns (54.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.337    -1.205 r  DAC_Prescaler1/sig_f_out_reg[21]/Q
                         net (fo=2, routed)           0.409    -0.796    DDS1/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X53Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.750ns  (logic 0.337ns (44.923%)  route 0.413ns (55.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.337    -1.207 r  DAC_Prescaler1/sig_f_out_reg[31]/Q
                         net (fo=2, routed)           0.413    -0.794    DDS1/U0/i_synth/s_axis_config_tdata[31]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.749ns  (logic 0.367ns (48.989%)  route 0.382ns (51.011%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  DAC_Prescaler1/sig_f_out_reg[18]/Q
                         net (fo=2, routed)           0.382    -0.793    DDS1/U0/i_synth/s_axis_config_tdata[18]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.752ns  (logic 0.367ns (48.793%)  route 0.385ns (51.207%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  DAC_Prescaler1/sig_f_out_reg[17]/Q
                         net (fo=2, routed)           0.385    -0.790    DDS1/U0/i_synth/s_axis_config_tdata[17]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.367ns (47.146%)  route 0.411ns (52.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.177 r  DAC_Prescaler1/sig_f_out_reg[16]/Q
                         net (fo=2, routed)           0.411    -0.766    DDS1/U0/i_synth/s_axis_config_tdata[16]
    SLICE_X53Y64         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.779ns  (logic 0.367ns (47.083%)  route 0.412ns (52.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.177 r  DAC_Prescaler1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.412    -0.765    DDS1/U0/i_synth/s_axis_config_tdata[27]
    SLICE_X53Y64         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.337ns (42.504%)  route 0.456ns (57.496%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.337    -1.205 r  DAC_Prescaler1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           0.456    -0.749    DDS1/U0/i_synth/s_axis_config_tdata[26]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.337ns (40.424%)  route 0.497ns (59.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.337    -1.205 r  DAC_Prescaler1/sig_f_out_reg[25]/Q
                         net (fo=2, routed)           0.497    -0.709    DDS1/U0/i_synth/s_axis_config_tdata[25]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.868ns  (logic 0.337ns (38.823%)  route 0.531ns (61.177%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.337    -1.207 r  DAC_Prescaler1/sig_f_out_reg[30]/Q
                         net (fo=2, routed)           0.531    -0.676    DDS1/U0/i_synth/s_axis_config_tdata[30]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_Prescaler1/sig_f_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.870ns  (logic 0.337ns (38.740%)  route 0.533ns (61.260%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.337    -1.205 r  DAC_Prescaler1/sig_f_out_reg[24]/Q
                         net (fo=2, routed)           0.533    -0.672    DDS1/U0/i_synth/s_axis_config_tdata[24]
    SLICE_X53Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 2.286ns (28.119%)  route 5.844ns (71.881%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          1.109     8.130    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X51Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[23]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[27]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.286ns (28.582%)  route 5.712ns (71.418%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.977     7.998    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.432    -1.544    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.286ns (30.408%)  route 5.232ns (69.592%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.497     7.518    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.286ns (30.408%)  route 5.232ns (69.592%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.497     7.518    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[18]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[20]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.286ns (30.408%)  route 5.232ns (69.592%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_SET_F_IN[20] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[20]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_SET_F_IN_IBUF[20]_inst/O
                         net (fo=2, routed)           4.735     6.185    DAC_Prescaler1/D[4]
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.309 r  DAC_Prescaler1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.309    DAC_Prescaler1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.842 r  DAC_Prescaler1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    DAC_Prescaler1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.021 r  DAC_Prescaler1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.497     7.518    DAC_Prescaler1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          1.434    -1.542    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_SET_F_IN[29]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.221ns (23.876%)  route 0.704ns (76.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  Ext_SET_F_IN[29] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[29]
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Ext_SET_F_IN_IBUF[29]_inst/O
                         net (fo=2, routed)           0.704     0.924    DAC_Prescaler1/D[13]
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[29]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[30]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.231ns (23.106%)  route 0.770ns (76.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  Ext_SET_F_IN[30] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[30]
    P3                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Ext_SET_F_IN_IBUF[30]_inst/O
                         net (fo=2, routed)           0.770     1.001    DAC_Prescaler1/D[14]
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[30]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[28]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.225ns (22.118%)  route 0.791ns (77.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  Ext_SET_F_IN[28] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[28]
    M1                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[28]_inst/O
                         net (fo=2, routed)           0.791     1.015    DAC_Prescaler1/D[12]
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[28]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[31]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.225ns (21.897%)  route 0.801ns (78.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  Ext_SET_F_IN[31] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[31]
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[31]_inst/O
                         net (fo=2, routed)           0.801     1.026    DAC_Prescaler1/D[15]
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[31]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[19]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.224ns (21.132%)  route 0.835ns (78.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  Ext_SET_F_IN[19] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[19]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  Ext_SET_F_IN_IBUF[19]_inst/O
                         net (fo=2, routed)           0.835     1.058    DAC_Prescaler1/D[3]
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[19]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[17]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.217ns (20.218%)  route 0.855ns (79.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  Ext_SET_F_IN[17] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[17]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  Ext_SET_F_IN_IBUF[17]_inst/O
                         net (fo=2, routed)           0.855     1.072    DAC_Prescaler1/D[1]
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[17]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[24]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.218ns (20.005%)  route 0.873ns (79.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Ext_SET_F_IN[24] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[24]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  Ext_SET_F_IN_IBUF[24]_inst/O
                         net (fo=2, routed)           0.873     1.091    DAC_Prescaler1/D[8]
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[24]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[26]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.235ns (20.979%)  route 0.884ns (79.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  Ext_SET_F_IN[26] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[26]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  Ext_SET_F_IN_IBUF[26]_inst/O
                         net (fo=2, routed)           0.884     1.118    DAC_Prescaler1/D[10]
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[26]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[16]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.225ns (19.632%)  route 0.923ns (80.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  Ext_SET_F_IN[16] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[16]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[16]_inst/O
                         net (fo=2, routed)           0.923     1.148    DAC_Prescaler1/D[0]
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.825    -0.845    DAC_Prescaler1/CLK_IN
    SLICE_X53Y68         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[16]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[21]
                            (input port)
  Destination:            DAC_Prescaler1/sig_f_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.218ns (18.881%)  route 0.936ns (81.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_SET_F_IN[21] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[21]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  Ext_SET_F_IN_IBUF[21]_inst/O
                         net (fo=2, routed)           0.936     1.154    DAC_Prescaler1/D[5]
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=19, routed)          0.826    -0.844    DAC_Prescaler1/CLK_IN
    SLICE_X53Y67         FDRE                                         r  DAC_Prescaler1/sig_f_out_reg[21]/C





