
*** Running vivado
    with args -log counter_circuit_4_bit_up_down_counter_4bit_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_circuit_4_bit_up_down_counter_4bit_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Nov 14 15:37:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source counter_circuit_4_bit_up_down_counter_4bit_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/AHE_Final_Labs/Lab_2/Exercise_1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/AHE_Final_Labs/Lab_2/Exercise_1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_ip_project/counter_ip_project.runs/counter_circuit_4_bit_up_down_counter_4bit_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_ip_project/counter_ip_project.cache/ip 
Command: synth_design -top counter_circuit_4_bit_up_down_counter_4bit_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24880
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.117 ; gain = 496.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter_circuit_4_bit_up_down_counter_4bit_0_0' [f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ip/counter_circuit_4_bit_up_down_counter_4bit_0_0/synth/counter_circuit_4_bit_up_down_counter_4bit_0_0.vhd:66]
INFO: [Synth 8-3491] module 'up_down_counter_4bit' declared at 'f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ipshared/9a43/up_down_counter_4bit.vhd:5' bound to instance 'U0' of component 'up_down_counter_4bit' [f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ip/counter_circuit_4_bit_up_down_counter_4bit_0_0/synth/counter_circuit_4_bit_up_down_counter_4bit_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'up_down_counter_4bit' [f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ipshared/9a43/up_down_counter_4bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'up_down_counter_4bit' (0#1) [f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ipshared/9a43/up_down_counter_4bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'counter_circuit_4_bit_up_down_counter_4bit_0_0' (0#1) [f:/AHE_Final_Labs/Lab_2/Exercise_1/counter_circuit_4_bit/ip/counter_circuit_4_bit_up_down_counter_4bit_0_0/synth/counter_circuit_4_bit_up_down_counter_4bit_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.605 ; gain = 602.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.605 ; gain = 602.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.605 ; gain = 602.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.605 ; gain = 602.293
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.168 ; gain = 791.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.934 ; gain = 806.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.934 ; gain = 806.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |FDRE |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |     8|
|2     |  U0     |up_down_counter_4bit |     8|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.398 ; gain = 1027.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4894dd6b
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.945 ; gain = 1155.707
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1911.520 ; gain = 0.074
INFO: [Common 17-1381] The checkpoint 'F:/AHE_Final_Labs/Lab_2/Exercise_1/counter_ip_project/counter_ip_project.runs/counter_circuit_4_bit_up_down_counter_4bit_0_0_synth_1/counter_circuit_4_bit_up_down_counter_4bit_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.520 ; gain = 245.574
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP counter_circuit_4_bit_up_down_counter_4bit_0_0, cache-ID = 2833840c880c87bd
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AHE_Final_Labs/Lab_2/Exercise_1/counter_ip_project/counter_ip_project.runs/counter_circuit_4_bit_up_down_counter_4bit_0_0_synth_1/counter_circuit_4_bit_up_down_counter_4bit_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file counter_circuit_4_bit_up_down_counter_4bit_0_0_utilization_synth.rpt -pb counter_circuit_4_bit_up_down_counter_4bit_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 15:38:13 2025...
