attach ../lang_verilog.so 
       ^ ? "../lang_verilog.so": already loaded, replacing
m.D1 ambiguous overload in diode
#           v(n)       v(n2)      i(V1)      i(V2)     
-2.         1.1858     1.1858     81.423K    81.423K   
-1.5        1.1629     1.163      33.706K    33.704K   
-1.         0.9994     0.9994     60.418     60.423    
-0.5        0.5        0.5        248.7n     248.71n   
 0.         0.         0.         1.5458p    8.8217p   
 0.5       -0.5       -0.5        0.         0.        
 1.        -1.        -1.         0.         0.        
 1.5       -1.5       -1.5        0.         0.        
 2.        -2.        -2.         0.         0.        
