[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_0_dataOut",
    "sources":[
      "~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_0_en",
      "~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_0_wr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_1_dataOut",
    "sources":[
      "~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_1_en",
      "~ReadWriteAsyncMemory|ReadWriteAsyncMemory>io_ports_1_wr"
    ]
  }
]