# Compile of full_adder_dataflow.v was successful.
# Compile of testbench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 20:40:52 on Sep 05,2024
# Loading work.testbench
# Loading work.full_adder_dataflow
add wave -position end sim:/testbench/FULL_ADD/*
run -all
# a=x, b=x, carry_in=x, sum=x, carry_out=x
# a=0, b=0, carry_in=0, sum=0, carry_out=0
# a=0, b=0, carry_in=1, sum=1, carry_out=0
# a=0, b=1, carry_in=0, sum=1, carry_out=0
# a=0, b=1, carry_in=1, sum=0, carry_out=1
# a=1, b=0, carry_in=0, sum=1, carry_out=0
# a=1, b=0, carry_in=1, sum=0, carry_out=1
# a=1, b=1, carry_in=0, sum=0, carry_out=1
# a=1, b=1, carry_in=1, sum=1, carry_out=1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/b
add wave -position end  sim:/testbench/cin
add wave -position end  sim:/testbench/sum
add wave -position end  sim:/testbench/cout
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# a=x, b=x, carry_in=x, sum=x, carry_out=x
# a=0, b=0, carry_in=0, sum=0, carry_out=0
# a=0, b=0, carry_in=1, sum=1, carry_out=0
# a=0, b=1, carry_in=0, sum=1, carry_out=0
# a=0, b=1, carry_in=1, sum=0, carry_out=1
# a=1, b=0, carry_in=0, sum=1, carry_out=0
# a=1, b=0, carry_in=1, sum=0, carry_out=1
# a=1, b=1, carry_in=0, sum=0, carry_out=1
# a=1, b=1, carry_in=1, sum=1, carry_out=1
quit -sim
# End time: 20:58:39 on Sep 05,2024, Elapsed time: 0:17:47
# Errors: 0, Warnings: 1
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of full_adder_behavioral.v was successful.
# Compile of testbench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 20:59:21 on Sep 05,2024
# Loading work.testbench
# Loading work.full_adder_behavioral
add wave -position end sim:/testbench/FULL_ADD/*
run -all
# a=x, b=x, carry_in=x, sum=x, carry_out=x
# a=0, b=0, carry_in=0, sum=0, carry_out=0
# a=0, b=0, carry_in=1, sum=1, carry_out=1
# a=0, b=1, carry_in=0, sum=1, carry_out=1
# a=0, b=1, carry_in=1, sum=0, carry_out=0
# a=1, b=0, carry_in=0, sum=1, carry_out=1
# a=1, b=0, carry_in=1, sum=0, carry_out=0
# a=1, b=1, carry_in=0, sum=0, carry_out=1
# a=1, b=1, carry_in=1, sum=1, carry_out=1
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of full_adder_behavioral.v was successful.
# Compile of testbench.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# a=x, b=x, carry_in=x, sum=x, carry_out=x
# a=0, b=0, carry_in=0, sum=0, carry_out=0
# a=0, b=0, carry_in=1, sum=1, carry_out=1
# a=0, b=1, carry_in=0, sum=1, carry_out=1
# a=0, b=1, carry_in=1, sum=0, carry_out=0
# a=1, b=0, carry_in=0, sum=1, carry_out=1
# a=1, b=0, carry_in=1, sum=0, carry_out=0
# a=1, b=1, carry_in=0, sum=0, carry_out=1
# a=1, b=1, carry_in=1, sum=1, carry_out=1
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of full_adder_behavioral.v was successful.
# Compile of testbench.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of full_adder_behavioral.v was successful.
# Compile of testbench.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.full_adder_behavioral
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# a=x, b=x, carry_in=x, sum=x, carry_out=x
# a=0, b=0, carry_in=0, sum=0, carry_out=0
# a=0, b=0, carry_in=1, sum=1, carry_out=0
# a=0, b=1, carry_in=0, sum=1, carry_out=0
# a=0, b=1, carry_in=1, sum=0, carry_out=1
# a=1, b=0, carry_in=0, sum=1, carry_out=0
# a=1, b=0, carry_in=1, sum=0, carry_out=1
# a=1, b=1, carry_in=0, sum=0, carry_out=1
# a=1, b=1, carry_in=1, sum=1, carry_out=1
quit -sim
# End time: 21:07:52 on Sep 05,2024, Elapsed time: 0:08:31
# Errors: 0, Warnings: 1
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of ripple_adder_4bit_structural.v was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 21:31:38 on Sep 05,2024
# Loading work.testbench
# Loading work.ripple_adder_4bit_structural
# Loading work.full_adder_structural
# Loading work.half_adder_structural
run -all
# a=xxxx, b=xxxx, carry_in=x, sum=x, carry_out=x
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0000, carry_in=1, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
# a=0001, b=0001, carry_in=1, sum=3, carry_out=0
# a=0011, b=0110, carry_in=0, sum=9, carry_out=0
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0001, carry_in=0, sum=1, carry_out=0
# a=0001, b=0000, carry_in=0, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
quit -sim
# End time: 21:35:04 on Sep 05,2024, Elapsed time: 0:03:26
# Errors: 0, Warnings: 5
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of ripple_adder_4bit_dataflow.v was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 21:41:05 on Sep 05,2024
# Loading work.testbench
# Loading work.ripple_adder_4bit_dataflow
# Loading work.full_adder_dataflow
run -all
# a=xxxx, b=xxxx, carry_in=x, sum=x, carry_out=x
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0000, carry_in=1, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
# a=0001, b=0001, carry_in=1, sum=3, carry_out=0
# a=0011, b=0110, carry_in=0, sum=9, carry_out=0
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0001, carry_in=0, sum=1, carry_out=0
# a=0001, b=0000, carry_in=0, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
quit -sim
# End time: 21:41:14 on Sep 05,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 5
# Compile of ripple_adder_4bit_dataflow.v was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 21:44:15 on Sep 05,2024
# Loading work.testbench
# Loading work.ripple_adder_4bit_dataflow
# Loading work.full_adder_dataflow
run -all
# a=xxxx, b=xxxx, carry_in=x, sum=x, carry_out=x
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0000, carry_in=1, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
# a=0001, b=0001, carry_in=1, sum=3, carry_out=0
# a=0011, b=0110, carry_in=0, sum=9, carry_out=0
# a=0000, b=0000, carry_in=0, sum=0, carry_out=0
# a=0000, b=0001, carry_in=0, sum=1, carry_out=0
# a=0000, b=0010, carry_in=0, sum=2, carry_out=0
# a=0000, b=0011, carry_in=0, sum=3, carry_out=0
# a=0001, b=0000, carry_in=0, sum=1, carry_out=0
# a=0001, b=0001, carry_in=0, sum=2, carry_out=0
# a=0001, b=0010, carry_in=0, sum=3, carry_out=0
# a=0001, b=0011, carry_in=0, sum=4, carry_out=0
# a=0010, b=0000, carry_in=0, sum=2, carry_out=0
# a=0010, b=0001, carry_in=0, sum=3, carry_out=0
# a=0010, b=0010, carry_in=0, sum=4, carry_out=0
# a=0010, b=0011, carry_in=0, sum=5, carry_out=0
# a=0011, b=0000, carry_in=0, sum=3, carry_out=0
# a=0011, b=0001, carry_in=0, sum=4, carry_out=0
# a=0011, b=0010, carry_in=0, sum=5, carry_out=0
# a=0011, b=0011, carry_in=0, sum=6, carry_out=0
quit -sim
# End time: 21:53:37 on Sep 05,2024, Elapsed time: 0:09:22
# Errors: 0, Warnings: 2
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of adder_4bit_behavioral.v was successful.
vsim -gui work.tb_adder_4bit_behav
# vsim -gui work.tb_adder_4bit_behav 
# Start time: 21:54:22 on Sep 05,2024
# Loading work.tb_adder_4bit_behav
# Loading work.adder_4bit_behavioral
run -all
#                    1 a=4, b=4, carry_in=0, sum=8, carry_out=0
#                    2 a=4, b=3, carry_in=0, sum=7, carry_out=0
#                    3 a=4, b=2, carry_in=0, sum=6, carry_out=0
#                    4 a=4, b=1, carry_in=0, sum=5, carry_out=0
#                    5 a=3, b=4, carry_in=1, sum=8, carry_out=0
#                    6 a=3, b=3, carry_in=1, sum=7, carry_out=0
#                    7 a=3, b=2, carry_in=1, sum=6, carry_out=0
#                    8 a=3, b=1, carry_in=1, sum=5, carry_out=0
#                    9 a=2, b=4, carry_in=0, sum=6, carry_out=0
#                   10 a=2, b=3, carry_in=0, sum=5, carry_out=0
#                   11 a=2, b=2, carry_in=0, sum=4, carry_out=0
#                   12 a=2, b=1, carry_in=0, sum=3, carry_out=0
#                   13 a=1, b=4, carry_in=1, sum=6, carry_out=0
#                   14 a=1, b=3, carry_in=1, sum=5, carry_out=0
#                   15 a=1, b=2, carry_in=1, sum=4, carry_out=0
#                   16 a=1, b=1, carry_in=1, sum=3, carry_out=0
# ** Note: $stop    : D:/FPGA/Verilog-Labs/029.adder_4bit_behavioral/adder_4bit_behavioral.v(49)
#    Time: 26 us  Iteration: 0  Instance: /tb_adder_4bit_behav
# Break in Module tb_adder_4bit_behav at D:/FPGA/Verilog-Labs/029.adder_4bit_behavioral/adder_4bit_behavioral.v line 49
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end sim:/tb_adder_4bit_behav/ADD_4BIT/*
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#                    1 a=4, b=4, carry_in=0, sum=8, carry_out=0
#                    2 a=4, b=3, carry_in=0, sum=7, carry_out=0
#                    3 a=4, b=2, carry_in=0, sum=6, carry_out=0
#                    4 a=4, b=1, carry_in=0, sum=5, carry_out=0
#                    5 a=3, b=4, carry_in=1, sum=8, carry_out=0
#                    6 a=3, b=3, carry_in=1, sum=7, carry_out=0
#                    7 a=3, b=2, carry_in=1, sum=6, carry_out=0
#                    8 a=3, b=1, carry_in=1, sum=5, carry_out=0
#                    9 a=2, b=4, carry_in=0, sum=6, carry_out=0
#                   10 a=2, b=3, carry_in=0, sum=5, carry_out=0
#                   11 a=2, b=2, carry_in=0, sum=4, carry_out=0
#                   12 a=2, b=1, carry_in=0, sum=3, carry_out=0
#                   13 a=1, b=4, carry_in=1, sum=6, carry_out=0
#                   14 a=1, b=3, carry_in=1, sum=5, carry_out=0
#                   15 a=1, b=2, carry_in=1, sum=4, carry_out=0
#                   16 a=1, b=1, carry_in=1, sum=3, carry_out=0
# ** Note: $stop    : D:/FPGA/Verilog-Labs/029.adder_4bit_behavioral/adder_4bit_behavioral.v(49)
#    Time: 26 us  Iteration: 0  Instance: /tb_adder_4bit_behav
# Break in Module tb_adder_4bit_behav at D:/FPGA/Verilog-Labs/029.adder_4bit_behavioral/adder_4bit_behavioral.v line 49
#  Trace back: invalid command name ".main_pane.cs.51.pw"
#     while executing
# "$w cget -opaqueresize"
#     (procedure "::tk::panedwindow::ReleaseSash" line 2)
#     invoked from within
# "::tk::panedwindow::ReleaseSash $w $opaque"
#     (procedure "::tk::panedwindow::2DReleaseSash" line 8)
#     invoked from within
# "::tk::panedwindow::2DReleaseSash .main_pane.cs.92.pw 2 584 1922 693 0"
#     (command bound to event)
#    <2:C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/tk8.6/bgerror.tcl:106: ::tkerror {invalid command name ".main_pane.cs.51.pw"}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name ".main_pane.cs.51.pw"}
# End time: 21:57:32 on Sep 05,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 1
