/*
 * Copyright (c) 2023 NVIDIA Corporation & Affiliates. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files
 * (the "Software"), to deal in the Software without restriction,
 * including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/IR/Builders.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/Diagnostics.h"
#include "mlir/Support/LLVM.h"
#include "tlx/dialect/include/IR/Dialect.h"
#include "triton/Analysis/Utility.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/Triton/IR/Utility.h"
#include "triton/Dialect/TritonGPU/IR/Attributes.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/TritonGPUInterfaces.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/TensorMemoryUtils.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/TritonNvidiaGPUOpInterfaces.cpp.inc"
#include "triton/Dialect/TritonNvidiaGPU/Transforms/TMAUtilities.h"
#include "triton/Tools/LayoutUtils.h"
#include "triton/Tools/StrUtil.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/MathExtras.h"
#include "llvm/Support/raw_ostream.h"

using namespace mlir::triton::gpu;

namespace mlir {
namespace triton {
namespace nvidia_gpu {

LogicalResult MapToRemoteBufferOp::verify() {
  // src and result should have the same type except MemorySpace
  MemDescType localType = getSrc().getType();
  MemDescType remoteType = getResult().getType();
  if (!(localType.getShape() == remoteType.getShape() &&
        localType.getElementType() == remoteType.getElementType() &&
        localType.getEncoding() == remoteType.getEncoding() &&
        localType.getMutableMemory() == remoteType.getMutableMemory() &&
        localType.getAllocShape() == remoteType.getAllocShape())) {
    return emitOpError() << "Local MemDesc not matching Remote MemDesc: "
                         << localType << " vs " << remoteType;
  }
  if (!isa<SharedMemorySpaceAttr>(localType.getMemorySpace())) {
    return emitOpError() << "Invalid memory space for local MemDesc: "
                         << localType;
  }
  if (!isa<SharedClusterMemorySpaceAttr>(remoteType.getMemorySpace())) {
    return emitOpError() << "Invalid memory space for remote MemDesc: "
                         << remoteType;
  }
  return success();
}

// -- PackedArithOp --
namespace {
constexpr llvm::StringLiteral Half = "hb";
constexpr llvm::StringLiteral X2 = "fhb";
constexpr llvm::StringLiteral Alternate = "542u";
constexpr llvm::StringLiteral AlternateResult = "54";

struct PackedArithSignatureRule {
  llvm::StringLiteral operations;
  StringRef resultTypes;
  StringRef operandTypes[3];
  llvm::StringLiteral modifiers;
  unsigned operandSuffixes;
};
} // namespace

static const PackedArithTypeInfo &getPackedArithTypeInfo(Type elementType) {
  static const struct {
    TypeID type;
    PackedArithTypeInfo info;
  } types[] = {
      {TypeID::get<Float32Type>(), {"f32x2", 2, 64, 'f'}},
      {TypeID::get<Float16Type>(), {"f16x2", 2, 32, 'h'}},
      {TypeID::get<BFloat16Type>(), {"bf16x2", 2, 32, 'b'}},
      {TypeID::get<Float8E5M2Type>(), {"e5m2x4", 4, 32, '5'}},
      {TypeID::get<Float8E4M3FNType>(), {"e4m3x4", 4, 32, '4'}},
      {TypeID::get<IntegerType>(), {"e2m1x4", 4, 16, '2'}},
      {TypeID::get<Float8E8M0FNUType>(), {"ue8m0x4", 4, 32, 'u'}},
  };
  for (const auto &type : types)
    if (elementType.getTypeID() == type.type)
      return type.info;
  llvm_unreachable("unsupported packed arithmetic element type");
}

static FailureOr<PackedArithInstructionSpec>
resolvePackedArithInstructionSpec(PackedArithOp op) {
  auto kind = op.getOpKind();
  const auto *result = &getPackedArithTypeInfo(op.getType().getElementType());
  SmallVector<const PackedArithTypeInfo *, 3> operands;
  for (Value operand : op.getOperands())
    operands.push_back(&getPackedArithTypeInfo(
        cast<RankedTensorType>(operand.getType()).getElementType()));

  // clang-format off
  static constexpr PackedArithSignatureRule signatures[] = {
      // operations       result           operands                     modifiers  suffixes
      {"add sub mul",    X2,              {"=", "="},                  "",        0},
      {"fma",            X2,              {"=", "=", "="},             "rn",      0},
      {"min max",        Half,            {"=", "="},                  "",        0},
      {"add sub",        "f",             {Half, "f"},                 "",        2},
      {"add sub",        "h",             {"f", "f"},                  "rz.ftz",  2},
      {"add sub",        "b",             {"f", "f"},                  "rz",      2},
      {"mul",            "h",             {"f", "f"},                  "ftz.rz",  2},
      {"mul",            "b",             {"f", "f"},                  "rz",      2},
      {"mul",            Half,            {"=", "!"},                  "",        2},
      {"fma",            "f",             {Half, "f", "f"},            "rn",      3},
      {"add sub",        AlternateResult, {Alternate, "="},            "",        1},
      {"mul",            AlternateResult, {Alternate, Alternate},      "",        2},
      {"fma",            AlternateResult, {Alternate, Alternate, "="}, "",        2},
  };
  // clang-format on

  auto matches = [result](StringRef types, const PackedArithTypeInfo *info) {
    if (types == "=")
      return info == result;
    if (types == "!")
      return info != result && Half.contains(info->kind);
    return types.contains(info->kind);
  };
  for (const PackedArithSignatureRule &signature : signatures) {
    if (!StringRef(signature.operations)
             .contains(stringifyPackedArithOpKind(kind)) ||
        !matches(signature.resultTypes, result))
      continue;
    auto types = ArrayRef(signature.operandTypes).take_front(operands.size());
    if (!llvm::all_of(llvm::zip_equal(operands, types), [&](auto pair) {
          return matches(std::get<1>(pair), std::get<0>(pair));
        }))
      continue;
    return PackedArithInstructionSpec{result, std::move(operands),
                                      signature.modifiers,
                                      signature.operandSuffixes};
  }
  return failure();
}

PackedArithInstructionSpec getPackedArithInstructionSpec(PackedArithOp op) {
  auto spec = resolvePackedArithInstructionSpec(op);
  assert(succeeded(spec) && "expected a verified packed arithmetic operation");
  return std::move(*spec);
}

static std::optional<unsigned> inferPackedArithFp4Axis(PackedArithOp op) {
  auto resultShape = op.getType().getShape();
  std::optional<unsigned> axis;
  for (Value operand : op.getOperands()) {
    auto type = cast<RankedTensorType>(operand.getType());
    if (!type.getElementType().isInteger(8))
      continue;
    if (type.getRank() != resultShape.size())
      return std::nullopt;
    auto shape = type.getShape();
    auto [sourceDim, resultDim] = llvm::mismatch(shape, resultShape);
    if (sourceDim == shape.end())
      return std::nullopt;
    unsigned differing = std::distance(shape.begin(), sourceDim);
    if (2 * *sourceDim != *resultDim ||
        !llvm::equal(shape.drop_front(differing + 1),
                     resultShape.drop_front(differing + 1)) ||
        (axis && *axis != differing))
      return std::nullopt;
    axis = differing;
  }
  return axis;
}

unsigned getPackedArithFp4Axis(PackedArithOp op) {
  auto axis = inferPackedArithFp4Axis(op);
  assert(axis && "expected a verified packed arithmetic operation with an "
                 "FP4 operand");
  return *axis;
}

LogicalResult PackedArithOp::verify() {
  unsigned expectedOperands = getOpKind() == PackedArithOpKind::FMA ? 3 : 2;
  if (getNumOperands() != expectedOperands)
    return emitOpError() << stringifyPackedArithOpKind(getOpKind())
                         << " expects " << expectedOperands
                         << " operands but got " << getNumOperands();

  auto tensorType = getResult().getType();
  const auto &resultInfo = getPackedArithTypeInfo(tensorType.getElementType());
  if (!isa_and_nonnull<DistributedEncodingTrait>(tensorType.getEncoding()))
    return emitOpError("requires a distributed tensor layout");

  auto instruction = resolvePackedArithInstructionSpec(*this);
  if (failed(instruction)) {
    auto diag = emitOpError()
                << "unsupported " << stringifyPackedArithOpKind(getOpKind())
                << " signature " << resultInfo.suffix << " <- (";
    llvm::interleaveComma(getOperands(), diag, [&](Value operand) {
      diag << getPackedArithTypeInfo(
                  cast<RankedTensorType>(operand.getType()).getElementType())
                  .suffix;
    });
    return diag << ")";
  }

  std::optional<unsigned> fp4Axis = inferPackedArithFp4Axis(*this);
  if (!fp4Axis && llvm::any_of(instruction->operands,
                               [](auto *info) { return info->isFP4(); }))
    return emitOpError("requires every fp4 operand to have the result shape "
                       "with the same single dimension halved");

  unsigned packWidth = resultInfo.lanes;
  unsigned resultRegisters = getUniqueElemsPerThread(tensorType);
  if (resultRegisters < packWidth || resultRegisters % packWidth != 0)
    return emitOpError() << "result layout must provide a multiple of "
                         << packWidth << " unique elements per thread";

  for (auto [index, operand] : llvm::enumerate(getOperands())) {
    auto operandType = cast<RankedTensorType>(operand.getType());
    const auto &operandInfo = *instruction->operands[index];
    if (operandInfo.isFP4()) {
      Attribute operandEncoding = operandType.getEncoding();
      Attribute expectedResultEncoding;
      if (isa_and_nonnull<DistributedEncodingTrait>(operandEncoding)) {
        auto *dialect =
            operandEncoding.getDialect()
                .getRegisteredInterface<triton::DialectInferLayoutInterface>();
        if (dialect &&
            failed(dialect->inferFp4ToFpOpEncoding(
                operandType.getShape(), *fp4Axis, operandEncoding,
                expectedResultEncoding, /*fwdInference=*/true, std::nullopt)))
          expectedResultEncoding = {};
      }
      if (!expectedResultEncoding ||
          !areLayoutsEquivalent(
              tensorType.getShape(),
              cast<LayoutEncodingTrait>(expectedResultEncoding),
              cast<LayoutEncodingTrait>(tensorType.getEncoding())))
        return emitOpError() << "fp4 operand " << index
                             << " must have a layout compatible with the "
                                "result";
      continue;
    }
    if (operandType.getShape() != tensorType.getShape())
      return emitOpError() << "operand " << index
                           << " must have the result shape "
                           << tensorType.getShape() << ", but got "
                           << operandType.getShape();
    if (!isa_and_nonnull<LayoutEncodingTrait>(operandType.getEncoding()) ||
        !areLayoutsEquivalent(
            tensorType.getShape(),
            cast<LayoutEncodingTrait>(operandType.getEncoding()),
            cast<LayoutEncodingTrait>(tensorType.getEncoding())))
      return emitOpError() << "operand " << index
                           << " must have a layout equivalent to the result";
  }

  return success();
}

// -- WarpGroupDotOp --
LogicalResult WarpGroupDotOp::inferReturnTypes(
    MLIRContext *context, std::optional<Location> location, ValueRange operands,
    DictionaryAttr attributes, PropertyRef properties, RegionRange regions,
    SmallVectorImpl<Type> &inferredReturnTypes) {
  // type is the same as the accumulator
  auto accTy = cast<RankedTensorType>(operands[2].getType());
  inferredReturnTypes.push_back(accTy);

  // verify encodings
  auto aEnc = cast<TensorOrMemDesc>(operands[0].getType()).getEncoding();
  auto bEnc = cast<MemDescType>(operands[1].getType()).getEncoding();
  auto retEnc = accTy.getEncoding();
  if (aEnc) {
    assert(bEnc);
    Dialect &dialect = aEnc.getDialect();
    auto interface = cast<DialectInferLayoutInterface>(&dialect);
    if (interface->inferDotOpEncoding(aEnc, 0, retEnc, location).failed())
      return failure();
    if (interface->inferDotOpEncoding(bEnc, 1, retEnc, location).failed())
      return failure();
  }
  return success();
}

LogicalResult WarpGroupDotOp::verify() {
  auto resTy = getD().getType();
  auto nvmmaEnc = dyn_cast<NvidiaMmaEncodingAttr>(resTy.getEncoding());
  if (!nvmmaEnc || !nvmmaEnc.isHopper())
    return emitOpError("WGMMA result layout must be Hopper NVMMA");

  if (!isa<NVMMASharedEncodingAttr, DotOperandEncodingAttr,
           SharedLinearEncodingAttr>(getA().getType().getEncoding()))
    return emitOpError("WGMMA A operand must have NVMMA shared or dot layout");
  if (!isa<NVMMASharedEncodingAttr, SharedLinearEncodingAttr>(
          getB().getType().getEncoding()))
    return emitOpError("WGMMA B operand must have NVMMA shared layout");

  auto numWarps = gpu::lookupNumWarps(getOperation());
  if (numWarps % 4)
    return emitOpError("WGMMA requires num_warps to be divisible by 4");

  auto retShapePerCTA = getShapePerCTA(resTy);
  int rank = retShapePerCTA.size();
  if (rank != 2)
    return emitOpError("WGMMA result shape must be 2D");
  if (retShapePerCTA[0] % 64 != 0)
    return emitOpError("WGMMA result M dimension must be divisible by 64");
  if (retShapePerCTA[1] % 8 != 0)
    return emitOpError("WGMMA result N dimension must be divisible by 8");

  // Verify MMA version is supported for operands.
  int mmaVersion = nvmmaEnc.getVersionMajor();
  if (!supportMMA(getA(), mmaVersion) || !supportMMA(getB(), mmaVersion))
    return emitOpError("unsupported MMA version for the given operands");

  auto aElemTy = getA().getType().getElementType();
  if (getMaxNumImpreciseAcc() < 32 &&
      (llvm::isa<Float8E5M2Type, Float8E4M3FNType>(aElemTy)) &&
      resTy.getElementType().isF32()) {
    return emitOpError("Cannot use F32 as the accumulator element type when "
                       "the max_num_imprecise_acc is less than 32");
  }

  if (auto aTensorTy = dyn_cast<RankedTensorType>(getA().getType())) {
    auto aDotOpEnc = cast<DotOperandEncodingAttr>(aTensorTy.getEncoding());
    unsigned kWidth = 32 / aTensorTy.getElementTypeBitWidth();
    if (aDotOpEnc.getKWidth() != kWidth) {
      return emitOpError("in-register LHS operand must have a kWidth of ")
             << kWidth << " but got " << aDotOpEnc.getKWidth();
    }
  }

  return success();
}

void WarpGroupDotOp::getEffects(
    SmallVectorImpl<SideEffects::EffectInstance<MemoryEffects::Effect>>
        &effects) {
  auto &a = getAMutable();
  auto &b = getBMutable();
  if (isa<MemDescType>(a.get().getType()))
    effects.emplace_back(MemoryEffects::Read::get(), &a, SharedMemory::get());
  if (isa<MemDescType>(b.get().getType()))
    effects.emplace_back(MemoryEffects::Read::get(), &b, SharedMemory::get());
}

bool WarpGroupDotOp::needsPartialAccumulator() {
  const auto &a = getA();
  const auto &d = getD();
  auto aTensorTy = cast<triton::gpu::TensorOrMemDesc>(a.getType());
  auto aElTy = cast<triton::gpu::TensorOrMemDesc>(a.getType()).getElementType();
  bool isFP8 = llvm::isa<Float8E5M2Type, Float8E4M3FNType, Float8E5M2FNUZType,
                         Float8E4M3FNUZType>(aElTy);
  bool accFP32 =
      cast<triton::gpu::TensorOrMemDesc>(d.getType()).getElementType().isF32();
  uint32_t maxNumImpreciseAcc = getMaxNumImpreciseAcc();
  return isFP8 && accFP32 && maxNumImpreciseAcc <= aTensorTy.getShape()[1];
}

// -- WarpGroupDotWaitOp --
LogicalResult WarpGroupDotWaitOp::inferReturnTypes(
    MLIRContext *context, std::optional<Location> location, ValueRange operands,
    DictionaryAttr attributes, PropertyRef properties, RegionRange regions,
    SmallVectorImpl<Type> &inferredReturnTypes) {
  for (Value operand : operands)
    inferredReturnTypes.push_back(operand.getType());
  return success();
}

LogicalResult WarpGroupDotWaitOp::verify() {
  if (getOperands().empty())
    return emitOpError("expected to be waiting on at least one dependency");
  return success();
}

// -- InitBarrierOp --
LogicalResult InitBarrierOp::verify() {
  if (failed(verifyBarrierType(*this, getAlloc().getType())))
    return failure();
  if (getCount() < 1)
    return emitOpError("count must be greater than or equal to 1");
  auto barrierTy = cast<MemDescType>(getAlloc().getType());
  // We cannot place cluster barriers inside warp-specialize regions, and we
  // need to place a relaxed cluster barrier between barrier.init and the first
  // barrier use.
  bool crossCTA = barrierTy.getShape()[0] != gpu::lookupNumCTAs(getOperation());
  if (crossCTA &&
      getOperation()->getParentOfType<mlir::triton::gpu::WarpSpecializeOp>())
    return emitOpError("cannot be used inside `ttg.warp_specialize`");
  return success();
}

TypedValue<MemDescType> InitBarrierOp::getBarrier() { return getAlloc(); }

// -- InvalBarrierOp --
LogicalResult InvalBarrierOp::verify() {
  if (failed(verifyBarrierType(*this, getAlloc().getType())))
    return failure();
  return success();
}

// -- AsyncSharedStoreOp --
LogicalResult AsyncSharedStoreOp::verify() {
  // PTX defines weak shared::cluster st.async as UB for a one-CTA cluster.
  if (gpu::lookupNumCTAs(getOperation()) < 2)
    return emitOpError("requires at least two CTAs in the cluster");
  if (!getDst().getType().getMutableMemory())
    return emitOpError("cannot store into immutable memory");
  if (failed(triton::gpu::verifyMemoryOpTypes(*this, getSrc().getType(),
                                              getDst().getType())))
    return failure();
  if (failed(verifyBarrierType(*this, getMbarrier().getType())))
    return failure();

  auto srcTy = getSrc().getType();
  auto dstTy = getDst().getType();
  unsigned bitwidth = getIntOrFloatOrPtrBitWidth(srcTy.getElementType());

  auto regLayout = toLinearLayout(srcTy);
  auto sharedLayout = isPaddedEncoding(dstTy.getEncoding())
                          ? paddedLinearLayout(dstTy)
                          : toLinearLayout(dstTy);
  auto cvt = regLayout.invertAndCompose(sharedLayout);
  std::optional<int> maybeMaxVecElems;
  if (isPaddedEncoding(dstTy.getEncoding()))
    maybeMaxVecElems = getMinInterval(dstTy.getEncoding());
  auto vectorization =
      largestVectorisation(getContext(), cvt, bitwidth, maybeMaxVecElems);
  unsigned elemsPerVec = vectorization.first;
  if (elemsPerVec * bitwidth < 32)
    return emitOpError("requires a layout vectorizing stores to at least 32 "
                       "bits");
  return success();
}

TypedValue<MemDescType> AsyncSharedStoreOp::getBarrier() {
  return getMbarrier();
}

// -- FenceMBarrierInitReleaseClusterOp --
LogicalResult FenceMBarrierInitReleaseClusterOp::verify() {
  // FB: comment out these because we allow the op in frontend/ttir, where the
  // ir does not have tlx cluster dim yet int numCTAs =
  // triton::gpu::lookupNumCTAs(getOperation()); if (numCTAs <= 1)
  //   return emitOpError("requires ttg.num-ctas > 1");
  return success();
}

// -- ClusterArriveOp --
LogicalResult ClusterArriveOp::verify() {
  // FB: verifier intentionally relaxed. The numCTAs > 1 check is omitted
  // because the TLX frontend emits this op in frontend/ttir before the cluster
  // dim is known. The upstream #9456 "cannot be inside ttg.warp_specialize"
  // restriction is also NOT enforced here: Meta Triton's
  // automatic-warp-specialization and TLX Blackwell pipelines legitimately
  // place ttng.cluster_arrive inside a ttg.warp_specialize region, and Meta
  // Triton's ClusterArriveOpConversion lowers it there (all-warps wrapping).
  // Enforcing the restriction made PassManager::run fail across the Blackwell
  // autows/TLX targets.
  return success();
}

// -- ClusterWaitOp --
LogicalResult ClusterWaitOp::verify() {
  // FB: verifier intentionally relaxed (see ClusterArriveOp::verify).
  return success();
}

static LogicalResult verifyClusterIsMultiCTA(Operation *op) {
  int numCTAs = triton::gpu::lookupNumCTAs(op);
  if (numCTAs <= 1)
    return op->emitOpError("requires ttg.num-ctas > 1");
  return success();
}

// -- ClusterBarrierOp --
LogicalResult ClusterBarrierOp::verify() {
  if (failed(verifyClusterIsMultiCTA(getOperation())))
    return failure();
  auto func = getOperation()->getParentOfType<FunctionOpInterface>();
  if (!func)
    return emitOpError("must be inside a kernel function");
  if (triton::isKernel(func))
    return success();
  // Inlineable Triton helpers are verified before the inliner moves their
  // bodies into the kernel.
  if (auto tritonFunc = dyn_cast<triton::FuncOp>(func.getOperation())) {
    auto noinline = tritonFunc->getAttrOfType<BoolAttr>("noinline");
    if (!noinline || !noinline.getValue())
      return success();
  }
  return emitOpError("must be inside a kernel function");
}

TypedValue<MemDescType> InvalBarrierOp::getBarrier() { return getAlloc(); }

// -- BarrierExpectOp --
LogicalResult BarrierExpectOp::verify() {
  if (failed(verifyBarrierType(*this, getAlloc().getType())))
    return failure();
  return success();
}

Value BarrierExpectOp::getPredicateOperand() { return getPred(); }

void BarrierExpectOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type BarrierExpectOp::getPredicateOperandTypeLike() {
  return getPred().getType();
}
TypedValue<MemDescType> BarrierExpectOp::getBarrier() { return getAlloc(); }

// -- WaitBarrierOp --
LogicalResult WaitBarrierOp::verify() {
  if (failed(verifyBarrierType(*this, getAlloc().getType())))
    return failure();
  return success();
}

// Forward declaration. The single Meta Triton-adapted definition lives below
// near verifyTMABarrierLayout; Meta Triton deliberately tolerates an unset CGA
// layout, so we keep that version rather than the upstream hard-failing one
// this cherry-pick carried.
static LogicalResult verifyBarrierCGALayout(Operation *op, Value barrier,
                                            CGAEncodingAttr expectedCGALayout,
                                            StringRef barrierName);

Value WaitBarrierOp::getPredicateOperand() { return getPred(); }

void WaitBarrierOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type WaitBarrierOp::getPredicateOperandTypeLike() {
  return IntegerType::get(getContext(), 1);
}
TypedValue<MemDescType> WaitBarrierOp::getBarrier() { return getAlloc(); }

// -- ArriveBarrierOp --
LogicalResult ArriveBarrierOp::verify() {
  if (failed(verifyBarrierType(*this, getAlloc().getType())))
    return failure();
  if (getCount() < 1)
    return emitOpError("count must be greater than or equal to 1");
  if (isMulticast()) {
    if (getPerThread())
      return emitOpError("multicast arrive does not support perThread");
    int numCTAs = triton::gpu::lookupNumCTAs(getOperation());
    if (numCTAs <= 1)
      return emitOpError("multicast arrive requires num_ctas > 1");
    if (getCtaMask() > static_cast<uint32_t>(numCTAs - 1))
      return emitOpError("ctaMask exceeds numCTAs - 1");
    auto expectedCGALayout =
        CGAEncodingAttr::get1DLayout(getContext(), numCTAs);
    if (failed(verifyBarrierCGALayout(*this, getAlloc(), expectedCGALayout,
                                      "multicast barrier")))
      return failure();
  }
  return success();
}

Value ArriveBarrierOp::getPredicateOperand() { return getPred(); }

void ArriveBarrierOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type ArriveBarrierOp::getPredicateOperandTypeLike() {
  return IntegerType::get(getContext(), 1);
}

TypedValue<MemDescType> ArriveBarrierOp::getBarrier() { return getAlloc(); }
// -- VoteBallotSyncOp --
LogicalResult VoteBallotSyncOp::verify() {
  Type predType = getPred().getType();
  Type resultType = getResult().getType();

  bool predIsTensor = isa<RankedTensorType>(predType);
  bool resultIsTensor = isa<RankedTensorType>(resultType);

  // Both must be scalars or both must be tensors
  if (predIsTensor != resultIsTensor) {
    return emitOpError("predicate and result must both be scalars or both be "
                       "tensors, got pred=")
           << predType << " and result=" << resultType;
  }

  if (predIsTensor) {
    auto predTensorType = cast<RankedTensorType>(predType);
    auto resultTensorType = cast<RankedTensorType>(resultType);

    // Check element types
    if (!predTensorType.getElementType().isInteger(1)) {
      return emitOpError("tensor predicate must have i1 element type, got ")
             << predTensorType.getElementType();
    }
    if (!resultTensorType.getElementType().isInteger(32)) {
      return emitOpError("tensor result must have i32 element type, got ")
             << resultTensorType.getElementType();
    }

    // Shapes must match
    if (predTensorType.getShape() != resultTensorType.getShape()) {
      return emitOpError("predicate and result tensor shapes must match, got ")
             << predTensorType.getShape() << " vs "
             << resultTensorType.getShape();
    }

    // Encodings must match (if present)
    if (predTensorType.getEncoding() != resultTensorType.getEncoding()) {
      return emitOpError(
                 "predicate and result tensor encodings must match, got ")
             << predTensorType.getEncoding() << " vs "
             << resultTensorType.getEncoding();
    }
  } else {
    // Scalar case
    if (!predType.isInteger(1)) {
      return emitOpError("scalar predicate must be i1, got ") << predType;
    }
    if (!resultType.isInteger(32)) {
      return emitOpError("scalar result must be i32, got ") << resultType;
    }
  }

  return success();
}
// -- TMA operation verifiers --
static std::string formatCGALayout(CGAEncodingAttr cgaLayout) {
  std::string str;
  llvm::raw_string_ostream os(str);
  auto kBlock = StringAttr::get(cgaLayout.getContext(), "block");
  os << "[";
  llvm::interleaveComma(cgaLayout.getLinearLayout().getBases().lookup(kBlock),
                        os, [&](const auto &basis) {
                          os << "[";
                          llvm::interleaveComma(basis, os);
                          os << "]";
                        });
  os << "]";
  return os.str();
}

static LogicalResult verifyBarrierCGALayout(Operation *op, Value barrier,
                                            CGAEncodingAttr expectedCGALayout,
                                            StringRef barrierName) {
  auto barrierTy = cast<MemDescType>(barrier.getType());
  auto actualCGALayout = getCGALayout(barrierTy.getEncoding());
  // Meta Triton divergence: Meta Triton's TMA kernels commonly leave the
  // barrier CGA layout unset (empty block bases = the default single-CTA
  // layout) rather than spelling out the explicit form upstream emits. Treat an
  // unset layout as satisfying the expectation instead of hard-failing (mirrors
  // verifyTMAEncoding's skip-when-no-encoding behavior below). This keeps the
  // check meaningful for barriers that DO carry an explicit CGA layout.
  auto kBlock = StringAttr::get(op->getContext(), "block");
  if (actualCGALayout.getLinearLayout().getBases().lookup(kBlock).empty())
    return success();
  if (actualCGALayout != expectedCGALayout)
    return op->emitOpError() << barrierName << " cga_layout must be "
                             << formatCGALayout(expectedCGALayout) << ", got "
                             << formatCGALayout(actualCGALayout);
  return success();
}

static LogicalResult verifyTMABarrierLayout(Operation *op, Value barrier) {
  auto twoCTAsAttr =
      op->getParentOfType<ModuleOp>()->getAttrOfType<BoolAttr>(AttrTwoCTAsName);
  if (!twoCTAsAttr)
    return success();

  auto ctx = op->getContext();
  int numCTAs = gpu::lookupNumCTAs(op);
  auto barrierTy = cast<MemDescType>(barrier.getType());
  auto actualCGALayout = getCGALayout(barrierTy.getEncoding());
  auto oneCTACGALayout = CGAEncodingAttr::get1DLayout(ctx, numCTAs);
  if (actualCGALayout == oneCTACGALayout)
    return success();

  if (twoCTAsAttr.getValue()) {
    auto kBlock = StringAttr::get(ctx, "block");
    auto dim = standardOutDimNames(ctx, /*rank=*/1)[0];
    auto layout = LinearLayout::zeros1D(2, kBlock, dim) *
                  LinearLayout::identity1D(numCTAs / 2, kBlock, dim);
    auto twoCTACGALayout = CGAEncodingAttr::get(ctx, std::move(layout));
    if (actualCGALayout == twoCTACGALayout)
      return success();
    return op->emitOpError() << "TMA barrier cga_layout must be "
                             << formatCGALayout(oneCTACGALayout) << " or "
                             << formatCGALayout(twoCTACGALayout) << ", got "
                             << formatCGALayout(actualCGALayout);
  }

  return op->emitOpError() << "TMA barrier cga_layout must be "
                           << formatCGALayout(oneCTACGALayout) << ", got "
                           << formatCGALayout(actualCGALayout);
}

static LogicalResult verifyTMAEncoding(Operation *op, TensorDescInterface desc,
                                       Attribute enc) {
  auto nvmma = dyn_cast<NVMMASharedEncodingAttr>(enc);
  if (!nvmma)
    return op->emitOpError("TMA descriptor must have NVMMA shared layout");
  auto descBlockEnc = desc.getSharedLayout();
  // If the descriptor has no encoding yet (e.g., before
  // optimize-descriptor-encoding pass), skip the match check.
  if (descBlockEnc) {
    auto descEnc = dyn_cast<NVMMASharedEncodingAttr>(descBlockEnc);
    // NOTE: Cannot do descEnc != enc as the encodings may differ in rank for
    // rank-reducing loads
    if (!descEnc || descEnc.getTransposed() != nvmma.getTransposed() ||
        descEnc.getSwizzlingByteWidth() != nvmma.getSwizzlingByteWidth() ||
        descEnc.getElementBitWidth() != nvmma.getElementBitWidth() ||
        descEnc.getFp4Padded() != nvmma.getFp4Padded()) {
      return op->emitOpError("TMA descriptor layout must match shared layout, "
                             "but got descriptor layout ")
             << descEnc << " and shared memory layout " << nvmma;
    }
  }
  if (nvmma.getTransposed())
    return op->emitOpError("TMA descriptor layout must not be transposed");
  return success();
}

static LogicalResult verifyAsyncTMALoadOp(Operation *op,
                                          TensorDescInterface desc,
                                          TypedValue<MemDescType> barrier,
                                          MemDescType resultType) {
  if (failed(verifyBarrierType(op, barrier.getType())))
    return failure();
  if (failed(verifyTMABarrierLayout(op, barrier)))
    return failure();
  if (!resultType.getMutableMemory())
    return op->emitOpError("cannot store into immutable memory");
  if (failed(verifyTMAEncoding(op, desc, resultType.getEncoding())))
    return failure();
  return success();
}

static LogicalResult verifyAsyncTMAStoreOp(Operation *op,
                                           TypedValue<TensorDescType> desc,
                                           MemDescType srcType) {
  Attribute srcEnc = srcType.getEncoding();
  // `cp.async.bulk.tensor` to global memory and `cp.reduce.async.bulk.tensor`
  // do not support fp4_padded operands.
  if (isFp4Padded(srcEnc))
    return op->emitOpError("does not support fp4_padded operands");
  return verifyTMAEncoding(op, desc.getType(), srcEnc);
}

static LogicalResult verifyAsyncTMAGatherScatterOp(Operation *op,
                                                   ShapedType blockType,
                                                   MemDescType memDescType,
                                                   ShapedType indicesType) {
  if (blockType.getRank() != 2)
    return op->emitOpError("descriptor block must be a 2D tensor, but got ")
           << blockType;
  if (blockType.getShape()[0] != 1)
    return op->emitOpError("descriptor block must have exactly 1 row, but got ")
           << blockType;
  if (failed(verifyGatherScatterResultType(op, memDescType, indicesType)))
    return failure();

  if (memDescType.getShape()[1] != blockType.getShape()[1])
    return op->emitOpError("result tensor number of columns must match block (")
           << blockType.getShape()[1] << "), but got " << memDescType;
  if (memDescType.getElementType() != blockType.getElementType())
    return op->emitOpError("result tensor element type must match block (")
           << blockType.getElementType() << "), but got " << memDescType;

  ArrayRef<int64_t> allocShape = memDescType.getAllocShape();
  if (allocShape.size() < 2 ||
      memDescType.getShape() != allocShape.take_back(2))
    return op->emitOpError("memdesc shape must match alloc shape");

  auto xOffsetsType = cast<RankedTensorType>(indicesType);
  if (xOffsetsType.getEncoding()) {
    auto xCoordsLayout = triton::gpu::toLinearLayout(xOffsetsType);
    auto kLane = StringAttr::get(op->getContext(), "lane");
    if (getContigPerThread(xOffsetsType).front() < 4)
      return op->emitOpError(
          "x offsets must have at least 4 contiguous elements per thread");
    unsigned threadsPerWarp = xCoordsLayout.getInDimSize(kLane);
    if (xCoordsLayout.getFreeVariableMasks()[kLane] != (threadsPerWarp - 1))
      return op->emitOpError("x offsets must be broadcasted across each warp");
    auto kBlock = StringAttr::get(op->getContext(), "block");
    auto kDim0 = StringAttr::get(op->getContext(), "dim0");
    auto rowsCGA = getCGALayout(memDescType.getEncoding())
                       .getLinearLayout()
                       .sublayout({kBlock}, {kDim0});
    auto xOffsetsCGA =
        getCGALayout(xOffsetsType.getEncoding()).getLinearLayout();
    if (rowsCGA != xOffsetsCGA)
      return op->emitOpError(
          "x offsets must have the same row CGA layout as the memdesc");
  }
  return success();
}

// Helper to determine if the descriptor type is for im2col mode
static bool isIm2ColDescriptor(Type descType) {
  return isa<TensorDescIm2ColType>(descType);
}

static LogicalResult verifyAsyncTMACoords(Operation *op, ValueRange coords,
                                          TensorDescInterface desc,
                                          bool isIm2Col) {
  unsigned blockRank = desc.getShape().size();

  if (isIm2Col) {
    // For IM2COL mode, coordinates are for the full tensor (3D-5D)
    // not the 2D block shape
    if (coords.size() < 3)
      return op->emitOpError(
                 "IM2COL mode requires at least 3D coordinates, but got ")
             << coords.size() << "D";
    if (coords.size() > 5)
      return op->emitOpError(
                 "IM2COL mode supports at most 5D coordinates, but got ")
             << coords.size() << "D";
  } else {
    // For TILED mode, coordinates must match the block rank
    if (coords.size() != blockRank) {
      return op->emitOpError("expected ")
             << blockRank << " coordinates, but got " << coords.size();
    }
    if (coords.size() < 1 || coords.size() > 5)
      return op->emitOpError("must have between 1 and 5 coordinates");
  }
  return success();
}

static LogicalResult verifyAsyncTMACoords(Operation *op, ValueRange coords,
                                          TensorDescInterface desc,
                                          TensorMode tensorMode) {
  unsigned blockRank = desc.getBlockType().getRank();

  if (tensorMode == TensorMode::IM2COL) {
    if (coords.size() < 3)
      return op->emitOpError(
                 "IM2COL mode requires at least 3D coordinates, but got ")
             << coords.size() << "D";
    if (coords.size() > 5)
      return op->emitOpError(
                 "IM2COL mode supports at most 5D coordinates, but got ")
             << coords.size() << "D";
  } else {
    if (coords.size() != blockRank) {
      return op->emitOpError("expected ")
             << blockRank << " coordinates, but got " << coords.size();
    }
    if (coords.size() < 1 || coords.size() > 5)
      return op->emitOpError("must have between 1 and 5 coordinates");
  }
  return success();
}

static LogicalResult verifyTMAMode(Operation *op, TensorMode tensorMode,
                                   ValueRange coords, ValueRange offsets) {
  if (tensorMode == TensorMode::IM2COL) {
    if (offsets.empty())
      return op->emitOpError("IM2COL mode requires offsets to be provided");

    // For IM2COL mode, the number of offsets should be coord.size() - 2
    // 4D tensors (4 coords) need 2 offsets, 5D tensors (5 coords) need 3
    // offsets
    size_t expectedOffsets = coords.size() - 2;
    if (offsets.size() != expectedOffsets) {
      return op->emitOpError("IM2COL mode with ")
             << coords.size() << "D coordinates requires " << expectedOffsets
             << " offsets, but got " << offsets.size();
    }
  } else {
    // TILED mode should not have offsets
    if (!offsets.empty())
      return op->emitOpError("TILED mode does not support offsets");
  }
  return success();
}

bool AsyncTMAReduceOp::isSupportedReduceKind(DescriptorReduceKind kind,
                                             Type elementType) {
  bool isInt32 = elementType.isInteger(32);
  bool isInt32Or64 = isInt32 || elementType.isInteger(64);
  bool isNotSignedInt64 =
      elementType.isInteger(64) && !elementType.isSignedInteger();
  bool isF16OrBF16 = elementType.isF16() || elementType.isBF16();
  switch (kind) {
  case DescriptorReduceKind::ADD:
    return isInt32 || isNotSignedInt64 || elementType.isF32() || isF16OrBF16;
  case DescriptorReduceKind::MIN:
  case DescriptorReduceKind::MAX:
    return isInt32Or64 || isF16OrBF16;
  case DescriptorReduceKind::AND:
  case DescriptorReduceKind::OR:
  case DescriptorReduceKind::XOR:
    return isInt32Or64;
  case DescriptorReduceKind::INC:
  case DescriptorReduceKind::DEC:
    return false;
  case DescriptorReduceKind::NONE:
    break;
  }
  llvm_unreachable("unexpected reduce kind for async_tma_reduce");
}

// -- AsyncTMACopyGlobalToLocalOp --
LogicalResult AsyncTMACopyGlobalToLocalOp::verify() {
  auto descType = getDesc().getType();
  bool isIm2Col = isIm2ColDescriptor(descType);
  auto descInterface = cast<TensorDescInterface>(descType);

  if (failed(verifyAsyncTMACoords(*this, getCoord(), descInterface, isIm2Col)))
    return failure();
  auto resultType = getResult().getType();
  if (failed(verifyDescriptorLoadStoreOp(*this, descType, resultType)))
    return failure();
  if (failed(verifyAsyncTMALoadOp(*this, descInterface, getBarrier(),
                                  getResult().getType())))
    return failure();
  if (failed(verifyTMAMode(*this,
                           isIm2Col ? TensorMode::IM2COL : TensorMode::TILED,
                           getCoord(), getOffsets())))
    return failure();
  if (getMulticast() && !getMulticastTargets() && !hasCGABroadcast(resultType))
    return emitOpError(
        "multicast requires the shared layout to broadcast across CTAs");
  return success();
}

Value AsyncTMACopyGlobalToLocalOp::getPredicateOperand() { return getPred(); }

void AsyncTMACopyGlobalToLocalOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type AsyncTMACopyGlobalToLocalOp::getPredicateOperandTypeLike() {
  return getPred().getType();
}

// -- AsyncTMACopyLocalToGlobalOp --
LogicalResult AsyncTMACopyLocalToGlobalOp::verify() {
  // Store ops only support TILED mode
  if (failed(verifyAsyncTMACoords(*this, getCoord(), getDesc().getType(),
                                  /*isIm2Col=*/false)))
    return failure();
  MemDescType srcType = getSrc().getType();
  if (failed(verifyDescriptorLoadStoreOp(*this, getDesc().getType(), srcType)))
    return failure();
  return verifyAsyncTMAStoreOp(*this, getDesc(), srcType);
}

// -- AsyncTMAReduceOp --
LogicalResult AsyncTMAReduceOp::verify() {
  // Reduce ops only support TILED mode
  if (failed(verifyAsyncTMACoords(*this, getCoord(), getDesc().getType(),
                                  /*isIm2Col=*/false)))
    return failure();
  MemDescType srcType = getSrc().getType();
  if (failed(verifyDescriptorLoadStoreOp(*this, getDesc().getType(), srcType)))
    return failure();
  if (failed(verifyAsyncTMAStoreOp(*this, getDesc(), srcType)))
    return failure();
  Type elementType = getDesc().getType().getBlockType().getElementType();
  if (!isSupportedReduceKind(getKind(), elementType))
    return emitOpError("unsupported reduce kind ")
           << stringifyDescriptorReduceKind(getKind()) << " for element type "
           << elementType;
  return success();
}

// -- AsyncTMAGatherOp --
LogicalResult AsyncTMAGatherOp::verify() {
  auto resultType = getResult().getType();
  if (failed(verifyAsyncTMALoadOp(*this, getDesc().getType(), getBarrier(),
                                  resultType)))
    return failure();
  // `tile::gather4` does not support fp4_padded operands.
  if (isFp4Padded(getResult().getType().getEncoding()))
    return emitOpError("does not support fp4_padded operands");
  if (getMulticast() && !hasCGABroadcast(resultType))
    return emitOpError(
        "multicast requires the shared layout to broadcast across CTAs");
  return verifyAsyncTMAGatherScatterOp(
      *this, getDesc().getType().getSignlessBlockType(), resultType,
      getXOffsets().getType());
}

Value AsyncTMAGatherOp::getPredicateOperand() { return getPred(); }

void AsyncTMAGatherOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type AsyncTMAGatherOp::getPredicateOperandTypeLike() {
  return getPred().getType();
}

// -- AsyncTMAScatter --
LogicalResult AsyncTMAScatterOp::verify() {
  auto srcType = getSrc().getType();
  if (failed(verifyAsyncTMAStoreOp(*this, getDesc(), srcType)))
    return failure();
  return verifyAsyncTMAGatherScatterOp(
      *this, getDesc().getType().getSignlessBlockType(), srcType,
      getXOffsets().getType());
}

// -- TCGen5MMAOp --

// barrier-and-pred := `,` ssa-value `[` ssa-value `]`
// barriers-and-preds := (barrier-and-pred)*
static ParseResult
parseBarriersAndPreds(OpAsmParser &p,
                      SmallVectorImpl<OpAsmParser::UnresolvedOperand> &barriers,
                      SmallVectorImpl<OpAsmParser::UnresolvedOperand> &preds) {
  while (succeeded(p.parseOptionalComma())) {
    if (p.parseOperand(barriers.emplace_back()) || p.parseLSquare() ||
        p.parseOperand(preds.emplace_back()) || p.parseRSquare())
      return failure();
  }
  return success();
}
static void printBarriersAndPreds(OpAsmPrinter &p, Operation *op,
                                  OperandRange barriers, OperandRange preds) {
  assert(barriers.size() == preds.size());
  for (auto [barrier, pred] : llvm::zip(barriers, preds)) {
    p << ", " << barrier << '[' << pred << ']';
  }
}

// token := `[` (ssa-value (`,` ssa-value)*)? `]`
// dep-operand := token?
static ParseResult
parseToken(OpAsmParser &p, std::optional<OpAsmParser::UnresolvedOperand> &dep,
           Type &token) {
  if (failed(p.parseOptionalLSquare()))
    return success();
  token = p.getBuilder().getType<AsyncTokenType>();
  if (succeeded(p.parseOptionalRSquare()))
    return success();
  if (p.parseOperand(dep.emplace()) || p.parseRSquare())
    return failure();
  return success();
}
static void printToken(OpAsmPrinter &p, Operation *op, Value dep, Type token) {
  if (!token)
    return;
  p << '[';
  if (dep)
    p << dep;
  p << ']';
}

namespace {
enum class MMADTypeKind { tf32, f16, f8f6f4, i8 };
} // namespace

static std::string strMMADTypeKind(MMADTypeKind kind) {
  switch (kind) {
  case MMADTypeKind::tf32:
    return "tf32";
  case MMADTypeKind::f16:
    return "f16";
  case MMADTypeKind::f8f6f4:
    return "f8f6f4";
  case MMADTypeKind::i8:
    return "i8";
  }
  llvm_unreachable("unknown mma dtype kind");
}

static std::optional<std::pair<MMADTypeKind, SmallVector<Type>>>
getMMAv5DTypeKindAndAcc(Type t) {
  MLIRContext *ctx = t.getContext();
  // https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-kind-shapes
  if (t.isF32()) {
    return {{MMADTypeKind::tf32, {Float32Type::get(ctx)}}};
  }
  if (t.isF16()) {
    return {
        {MMADTypeKind::f16, {Float16Type::get(ctx), Float32Type::get(ctx)}}};
  }
  if (t.isBF16()) {
    return {{MMADTypeKind::f16, {Float32Type::get(ctx)}}};
  }
  // TODO: float6 and explicit float4 types are not supported yet.
  // FIXME: i8 is used to represent float4 types.
  if (isa<FloatType>(t) && llvm::is_contained(std::array<unsigned, 3>{4, 6, 8},
                                              t.getIntOrFloatBitWidth())) {
    return {
        {MMADTypeKind::f8f6f4, {Float16Type::get(ctx), Float32Type::get(ctx)}}};
  }
  if (t.isInteger(8)) {
    return {{MMADTypeKind::i8, {IntegerType::get(ctx, 32)}}};
  }
  return std::nullopt;
}

static LogicalResult verifyMMADType(Operation *op, Type a, Type b, Type d) {
  auto akind = getMMAv5DTypeKindAndAcc(a);
  auto bkind = getMMAv5DTypeKindAndAcc(b);
  if (!akind)
    return op->emitOpError("unsupported LHS operand dtype: ") << a;
  if (!bkind)
    return op->emitOpError("unsupported RHS operand dtype: ") << b;
  if (akind->first != bkind->first) {
    return op->emitOpError(
               "LHS and RHS operand dtypes kinds don't match: LHS kind is ")
           << strMMADTypeKind(akind->first) << " but RHS kind is "
           << strMMADTypeKind(bkind->first);
  }
  if (!llvm::is_contained(akind->second, d) ||
      !llvm::is_contained(bkind->second, d)) {
    InFlightDiagnostic diag =
        op->emitOpError("unsupported accumulator dtype for operand types ")
        << a << " and " << b << ", accumulator dtype is " << d
        << " but must be one of [";
    llvm::interleaveComma(akind->second, diag, [&](Type t) { diag << t; });
    diag << "]";
    return diag;
  }
  return success();
}

static LogicalResult verifyCompletionBarrierLayout(Operation *op,
                                                   Value barrier) {
  auto ctx = op->getContext();
  auto numCTAs = gpu::lookupNumCTAs(op);
  auto barrierTy = cast<MemDescType>(barrier.getType());
  auto actualCGALayout = getCGALayout(barrierTy.getEncoding());
  auto kBlock = StringAttr::get(ctx, "block");
  auto dim = standardOutDimNames(ctx, /*rank=*/1)[0];
  auto localLayout =
      CGAEncodingAttr::get(ctx, LinearLayout::zeros1D(numCTAs, kBlock, dim));
  if (actualCGALayout == localLayout)
    return success();
  return verifyBarrierCGALayout(op, barrier,
                                CGAEncodingAttr::get1DLayout(ctx, numCTAs),
                                "completion barrier");
}

LogicalResult TCGen5MMAOp::verify() {
  if (!getIsAsync() && !getBarriers().empty()) {
    return emitOpError("The op is synchronous but a barrier is present.");
  }
  for (auto barrier : getBarriers()) {
    auto barrierTy = cast<MemDescType>(barrier.getType());
    // Meta Triton divergence: Meta Triton's TLX / warp-spec paths emit
    // multi-dimensional tc_gen5_mma barriers (e.g. 1x1xi64), which
    // verifyBarrierType (which models only the rank-1 `Nxi64` mbarrier form
    // introduced upstream by #9474) does not understand. Only verify the rank-1
    // form; leave Meta Triton's higher-rank barriers unchecked here as they
    // were before #9474.
    if (barrierTy.getRank() == 1) {
      if (failed(verifyBarrierType(*this, barrierTy)) ||
          failed(verifyCompletionBarrierLayout(getOperation(), barrier)))
        return failure();
    }
  }
  Type atype = getA().getType().getElementType();
  Type btype = getB().getType().getElementType();
  Type dtype = getD().getType().getElementType();
  if (failed(verifyMMADType(*this, atype, btype, dtype)))
    return failure();

  if (getA().getType().getRank() != 2)
    return emitOpError("LHS operand must have a rank-2 tensor");
  if (getB().getType().getRank() != 2)
    return emitOpError("RHS operand must have a rank-2 tensor");
  if (getD().getType().getRank() != 2)
    return emitOpError("Return operand must have a rank-2 tensor");

  auto aEnc = getA().getType().getEncoding();
  if (!isa<NVMMASharedEncodingAttr, SharedLinearEncodingAttr,
           TensorMemoryEncodingAttr>(aEnc))
    return emitOpError(
        "LHS operand must have a NVMMAShared or TensorMemory encoding");
  auto bEnc = getB().getType().getEncoding();
  if (!isa<NVMMASharedEncodingAttr, SharedLinearEncodingAttr>(bEnc))
    return emitOpError("RHS operand must have a NVMMAShared encoding");
  auto retType = getD().getType();
  auto retEnc = dyn_cast<TensorMemoryEncodingAttr>(retType.getEncoding());
  if (!retEnc)
    return emitOpError("Return operand must have a TensorMemory encoding");
  if (retEnc.getFp4Padded())
    return emitOpError("Accumulator must not be fp4_padded");

  // Check colStride of TMEM operands
  if (auto tmem = dyn_cast<TensorMemoryEncodingAttr>(aEnc)) {
    if (tmem.getColStride() != 1)
      return emitOpError("The col stride of the LHS operand must be 1");
    if (tmem.getFp4Padded())
      return emitOpError(
          "fp4_padded tensor memory LHS is only supported by scaled MMA");
  }
  if (retEnc.getColStride() != 32 / retType.getElementTypeBitWidth())
    return emitOpError("The col stride of the return operand must be 32 / ")
           << retType.getElementTypeBitWidth() << " but got "
           << retEnc.getColStride();
  // The maximum size of a MMA instruction is 128x256
  auto ctaShape = getShapePerCTA(retEnc.getCGALayout().getCTASplitNum(),
                                 retType.getShape());
  auto instrSizeN = std::min<unsigned>(retEnc.getBlockN(), ctaShape[1]);
  if (instrSizeN > 256)
    return emitOpError("The block size of the return operand must be less than "
                       "or equal to 256");

  // if (getTwoCtas()) {
  // Once we have a `block` dimension in TMEM, we can look at this via the
  // associated LL
  // NOTE(TLX): CTASplitNum verification is disabled because TLX two-CTA
  // mode intentionally keeps shared memory CTASplitNum as [1,1] to avoid
  // triggering upstream CTA distribution passes (PlanCTA, AccelerateMatmul).
  // The upstream checks require {2,1} for LHS, {1,2} for RHS, and {2,1}
  // for the return value, which is incompatible with TLX's approach.
  // TODO: Re-enable once TLX adopts upstream's CGAEncodingAttr convention.
  //
  // auto checkSplitNum = [&](ArrayRef<unsigned> splitNum,
  //                          std::string_view name,
  //                          ArrayRef<unsigned> expected) -> LogicalResult {
  //   if (splitNum != expected) {
  //     return emitOpError("The op is two CTAs but the split num of the ")
  //            << name << " is not " << expected << ". Got " << splitNum;
  //   }
  //   return success();
  // };
  // if (failed(checkSplitNum(getCTASplitNum(aEnc), "LHS", {2, 1})))
  //   return failure();
  // if (failed(checkSplitNum(getCTASplitNum(bEnc), "RHS", {1, 2})))
  //   return failure();
  // if (failed(checkSplitNum(getCTASplitNum(retEnc), "returned value",
  //                          {2, 1})))
  //   return failure();

  // NOTE(TLX): twoCTAs encoding checks disabled — TLX does not propagate
  // twoCTAs into TensorMemoryEncodingAttr. See comment above.
  // if (!retEnc.getTwoCTAs())
  //   return emitOpError(
  //       "The returned value's encoding must have twoCTA=true to be used "
  //       "in a twoCTA matmul");
  // if (auto tmemEnc = dyn_cast<TensorMemoryEncodingAttr>(aEnc)) {
  //   if (!tmemEnc.getTwoCTAs())
  //     return emitOpError(
  //         "The LHS operand's encoding must have twoCTA=true to be used "
  //         "in a twoCTA matmul");
  // }
  // }

  return success();
}

void TCGen5MMAOp::getEffects(
    SmallVectorImpl<SideEffects::EffectInstance<MemoryEffects::Effect>>
        &effects) {
  // The op reads the accumulator if `useD` is not known to be false.
  APInt useD;
  if (!matchPattern(getUseD(), m_ConstantInt(&useD)) || !useD.isZero()) {
    effects.emplace_back(MemoryEffects::Read::get(), &getDMutable(),
                         TensorMemory::get());
  }
  effects.emplace_back(MemoryEffects::Write::get(), &getDMutable(),
                       TensorMemory::get());

  if (isa<SharedMemorySpaceAttr>(getA().getType().getMemorySpace())) {
    effects.emplace_back(MemoryEffects::Read::get(), &getAMutable(),
                         SharedMemory::get());

  } else {
    effects.emplace_back(MemoryEffects::Read::get(), &getAMutable(),
                         TensorMemory::get());
  }
  effects.emplace_back(MemoryEffects::Read::get(), &getBMutable(),
                       SharedMemory::get());
  for (auto &barrierMutable : getBarriersMutable())
    effects.emplace_back(MemoryEffects::Write::get(), &barrierMutable,
                         SharedMemory::get());
}

bool TCGen5MMAOp::verifyOutputDims() {
  if (getTwoCtas()) {
    // Here we have to relax the verification to support two possibilities
    // - For TLX 2CTA:
    //  - Full MMA shape: [2M, K] x [K, N] -> [2M, N]
    //  - Each CTA: [M, K] x [K, N/2] -> [M, N]. We're verifying each CTA here.
    // - For non TLX 2CTA: each CTA has [M, K] x [K, N] -> [M, N]
    // We cannot rely on module attr to differentiate them here because this
    // verification can run before Fixup pass. If we want to be as accurate as
    // possible, we should have a tlxTwoCTAs flag on MMA Op in the future
    auto aShape = getA().getType().getShape();
    auto bShape = getB().getType().getShape();
    auto dShape = getD().getType().getShape();
    return dShape[dShape.size() - 2] == aShape[aShape.size() - 2] &&
           (dShape[dShape.size() - 1] == bShape[bShape.size() - 1] /* non TLX*/
            || dShape[dShape.size() - 1] ==
                   2 * bShape[bShape.size() - 1] /* TLX 2CTA*/);
  }
  // 1cta case still delegates to default verifiers
  return DotOpInterfaceTrait::verifyOutputDims();
}

Value TCGen5MMAOp::useAccumulator() { return getUseD(); }

void TCGen5MMAOp::setUseAccumulator(Value flag) {
  getUseDMutable().assign(flag);
}

ValueRange TCGen5MMAOp::getCompletionBarriers() { return getBarriers(); }
ValueRange TCGen5MMAOp::getCompletionBarrierPreds() {
  return getBarrierPreds();
}

static void appendMulticastDesc(SmallVectorImpl<Value> &descs,
                                TypedValue<MemDescType> desc) {
  descs.push_back(desc);
}

SmallVector<Value> TCGen5MMAOp::getCompletionDescs() {
  SmallVector<Value> descs;
  if (getMulticast()) {
    appendMulticastDesc(descs, getA());
    appendMulticastDesc(descs, getB());
  }
  return descs;
}

void TCGen5MMAOp::addCompletionBarrier(Value barrier, Value pred) {
  getBarrierPredsMutable().append(pred);
  getBarriersMutable().append(barrier);
}

void TMAStoreTokenWaitOp::addBarrier(Value barrier, Value pred) {
  getBarriersMutable().append(barrier);
  getBarrierPredsMutable().append(pred);
}

void TMAStoreTokenWaitOp::addToken(Value token, Value idx) {
  getNvwsTokensMutable().append(token);
  getNvwsTokenIndicesMutable().append(idx);
}

// nvws-tokens-and-indices := (`nvws_token` ssa-value `[` ssa-value `]`)*
static ParseResult parseNvwsTokensAndIndices(
    OpAsmParser &p, SmallVectorImpl<OpAsmParser::UnresolvedOperand> &nvwsTokens,
    SmallVectorImpl<OpAsmParser::UnresolvedOperand> &nvwsTokenIndices) {
  while (succeeded(p.parseOptionalKeyword("nvws_token"))) {
    if (p.parseOperand(nvwsTokens.emplace_back()) || p.parseLSquare() ||
        p.parseOperand(nvwsTokenIndices.emplace_back()) || p.parseRSquare())
      return failure();
  }
  return success();
}

static void printNvwsTokensAndIndices(OpAsmPrinter &p, Operation *op,
                                      OperandRange nvwsTokens,
                                      OperandRange nvwsTokenIndices) {
  assert(nvwsTokens.size() == nvwsTokenIndices.size());
  for (auto [tok, idx] : llvm::zip(nvwsTokens, nvwsTokenIndices)) {
    p << " nvws_token " << tok << '[' << idx << ']';
  }
}

TypedValue<MemDescType> TCGen5MMAOp::getAccumulator() { return getD(); }

void TCGen5MMAOp::setAccumulator(Value accum) { getDMutable().assign(accum); }

Value TCGen5MMAOp::getPredicate() { return getPred(); }

void TCGen5MMAOp::setPredicate(Value pred) { getPredMutable().assign(pred); }

Value TCGen5MMAOp::getPredicateOperand() { return getPredicate(); }

void TCGen5MMAOp::setPredicateOperand(Value pred) { setPredicate(pred); }

Type TCGen5MMAOp::getPredicateOperandTypeLike() { return getPred().getType(); }

void TCGen5MMAOp::build(OpBuilder &builder, OperationState &state, Type token,
                        Value a, Value b, Value d, Value accDep, Value useD,
                        Value pred, bool twoCtas, bool multicast,
                        ValueRange barriers, ValueRange barrierPreds,
                        bool isAsync, bool isUnsigned) {
  if (!barriers.empty()) {
    isAsync = true;
  }
  build(builder, state, token, a, b, d, accDep, useD, pred, barriers,
        barrierPreds, isAsync ? builder.getUnitAttr() : UnitAttr(),
        twoCtas ? builder.getUnitAttr() : UnitAttr(),
        multicast ? builder.getUnitAttr() : UnitAttr(),
        isUnsigned ? builder.getUnitAttr() : UnitAttr());
}

bool TCGen5MMAOp::isAsync() { return getIsAsync(); }

// -- TCGen5CommitOp --
LogicalResult TCGen5CommitOp::verify() {
  auto numDescs = getDescs().size();
  if (numDescs > 4)
    return emitOpError("expected 0 to 4 descriptors, got ") << numDescs;
  auto barrierTy = getBarrier().getType();
  if (failed(verifyBarrierType(*this, barrierTy)))
    return failure();
  if (failed(verifyCompletionBarrierLayout(getOperation(), getBarrier())))
    return failure();
  return success();
}

Value TCGen5CommitOp::getPredicateOperand() { return getPred(); }

void TCGen5CommitOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type TCGen5CommitOp::getPredicateOperandTypeLike() {
  return IntegerType::get(getContext(), 1);
}

// -- TCGen5MMAScaledOp --

static Type getScaledMMAOperandType(Type elementType,
                                    ScaleDotElemType scaleType) {
  MLIRContext *ctx = elementType.getContext();
  if (isa<FloatType>(elementType))
    return elementType;
  switch (scaleType) {
  case ScaleDotElemType::E4M3:
    return Float8E4M3FNType::get(ctx);
  case ScaleDotElemType::E5M2:
    return Float8E5M2Type::get(ctx);
  case ScaleDotElemType::E2M3:
    return Float6E2M3FNType::get(ctx);
  case ScaleDotElemType::E3M2:
    return Float6E3M2FNType::get(ctx);
  case ScaleDotElemType::E2M1:
    return Float4E2M1FNType::get(ctx);
  case ScaleDotElemType::BF16:
    return BFloat16Type::get(ctx);
  case ScaleDotElemType::FP16:
    return Float16Type::get(ctx);
  }
  llvm_unreachable("Unsupported type.");
};

static LogicalResult
verifyScaleBlockRepOrder(TCGen5MMAScaledOp op,
                         TensorMemoryScalesEncodingAttr encoding, bool isA) {
  auto aScaleType = cast<MemDescType>(op.getAScale().getType());
  auto bScaleType = cast<MemDescType>(op.getBScale().getType());
  auto expectedOrder = getTensorMemoryScalesBlockRepOrder(
      op.getOperation(), isA, op.getAType(), op.getBType(),
      aScaleType.getElementType(), bScaleType.getElementType());
  if (encoding.getBlockRepOrder() != expectedOrder) {
    StringRef operandName = isA ? "A" : "B";
    StringRef expectedOrderName =
        expectedOrder == TensorMemoryScalesBlockRepOrder::K_THEN_MN ? "kThenMn"
                                                                    : "mnThenK";
    return op.emitOpError()
           << operandName
           << " scales in tensor memory must use "
              "#ttng.tensor_memory_scales_encoding<blockRepOrder = "
           << expectedOrderName << ">";
  }
  return success();
}

static LogicalResult verifyScaledLHSOperand(Operation *op, Type elementType,
                                            TensorMemoryEncodingAttr encoding,
                                            ScaleDotElemType aType,
                                            ScaleDotElemType bType) {
  if (aType == ScaleDotElemType::E2M1) {
    if (!elementType.isInteger(8))
      return op->emitOpError("expected e2m1 LHS operand to have i8 storage");
    if (encoding.getFp4Padded() &&
        !llvm::is_contained({ScaleDotElemType::E4M3, ScaleDotElemType::E5M2},
                            bType))
      return op->emitOpError("can only use fp4_padded LHS when RHS is float8");
    if (llvm::is_contained({ScaleDotElemType::E4M3, ScaleDotElemType::E5M2},
                           bType) &&
        !encoding.getFp4Padded())
      return op->emitOpError(
          "expected e2m1 LHS operand to be fp4_padded when RHS is float8");
    return success();
  }

  if (isa<Float8E4M3FNType, Float8E5M2Type>(elementType)) {
    if (!llvm::is_contained({ScaleDotElemType::E4M3, ScaleDotElemType::E5M2},
                            aType)) {
      return op->emitOpError(
          "expected float8 LHS operand to have e4m3 or e5m2 format");
    }
    return success();
  }

  return op->emitOpError("unsupported LHS operand type for scaled MMA");
}

LogicalResult TCGen5MMAScaledOp::verify() {
  if (!getIsAsync() && !getBarriers().empty()) {
    return emitOpError("The op is synchronous but a barrier is present.");
  }
  for (auto barrier : getBarriers()) {
    auto barrierTy = cast<MemDescType>(barrier.getType());
    if (barrierTy.getRank() == 1) {
      if (failed(verifyBarrierType(*this, barrierTy)) ||
          failed(verifyCompletionBarrierLayout(getOperation(), barrier)))
        return failure();
    }
  }
  Type atype =
      getScaledMMAOperandType(getA().getType().getElementType(), getAType());
  Type btype =
      getScaledMMAOperandType(getB().getType().getElementType(), getBType());
  Type dtype = getD().getType().getElementType();
  if (failed(verifyMMADType(*this, atype, btype, dtype)))
    return failure();
  auto enc = dyn_cast<TensorMemoryEncodingAttr>(getD().getType().getEncoding());
  if (!enc) {
    return emitOpError(
        "expected accumulator layout to be a TensorMemoryLayout");
  }
  if (enc.getFp4Padded())
    return emitOpError("accumulator layout must not be fp4_padded");
  if (enc.getBlockM() != 128)
    return emitOpError("only supports instruction shape blockM=128");
  if (auto lhsEnc =
          dyn_cast<TensorMemoryEncodingAttr>(getA().getType().getEncoding())) {
    if (failed(verifyScaledLHSOperand(getOperation(),
                                      getA().getType().getElementType(), lhsEnc,
                                      getAType(), getBType())))
      return failure();
  }
  auto aScaleType = cast<MemDescType>(getAScale().getType());
  auto bScaleType = cast<MemDescType>(getBScale().getType());
  auto isScaleBlockRepOrderRelevant = [](MemDescType scaleType) {
    auto shapePerCTA = getShapePerCTA(scaleType);
    assert(shapePerCTA.size() >= 2);
    int64_t rowsPerCTA = shapePerCTA[shapePerCTA.size() - 2];
    int64_t scalesPerCTA = shapePerCTA.back();
    return rowsPerCTA > 128 && scalesPerCTA > 4;
  };
  auto verifyScaleEncoding = [&](MemDescType scaleType,
                                 bool isA) -> LogicalResult {
    if (!isa<TensorMemorySpaceAttr>(scaleType.getMemorySpace()))
      return success();
    bool isOrderRelevant = isScaleBlockRepOrderRelevant(scaleType);
    auto encoding =
        dyn_cast<TensorMemoryScalesEncodingAttr>(scaleType.getEncoding());
    if (!encoding) {
      if (!isOrderRelevant)
        return success();
      return emitOpError() << (isA ? "A" : "B")
                           << " scales in tensor memory must use "
                              "#ttng.tensor_memory_scales_encoding";
    }
    if (!isOrderRelevant && encoding.getBlockRepOrder() ==
                                TensorMemoryScalesBlockRepOrder::MN_THEN_K)
      return success();
    return verifyScaleBlockRepOrder(*this, encoding, isA);
  };
  if (failed(verifyScaleEncoding(aScaleType, /*isA=*/true)) ||
      failed(verifyScaleEncoding(bScaleType, /*isA=*/false)))
    return failure();
  return success();
}

void TCGen5MMAScaledOp::getEffects(
    SmallVectorImpl<SideEffects::EffectInstance<MemoryEffects::Effect>>
        &effects) {
  // The op reads the accumulator if `useD` is not known to be false.
  APInt useD;
  if (!matchPattern(getUseD(), m_ConstantInt(&useD)) || !useD.isZero()) {
    effects.emplace_back(MemoryEffects::Read::get(), &getDMutable(),
                         TensorMemory::get());
  }
  effects.emplace_back(MemoryEffects::Write::get(), &getDMutable(),
                       TensorMemory::get());

  if (isa<SharedMemorySpaceAttr>(getA().getType().getMemorySpace())) {
    effects.emplace_back(MemoryEffects::Read::get(), &getAMutable(),
                         SharedMemory::get());

  } else {
    effects.emplace_back(MemoryEffects::Read::get(), &getAMutable(),
                         TensorMemory::get());
  }
  effects.emplace_back(MemoryEffects::Read::get(), &getBMutable(),
                       SharedMemory::get());
  effects.emplace_back(MemoryEffects::Read::get(), &getAScaleMutable(),
                       TensorMemory::get());
  effects.emplace_back(MemoryEffects::Read::get(), &getBScaleMutable(),
                       TensorMemory::get());
  for (auto &barrierMutable : getBarriersMutable())
    effects.emplace_back(MemoryEffects::Write::get(), &barrierMutable,
                         SharedMemory::get());
}

bool TCGen5MMAScaledOp::verifyDims() {
  auto aShape = this->getA().getType().getShape();
  auto bShape = this->getB().getType().getShape();

  bool transA = false;
  if (auto aSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getA().getType().getEncoding())) {
    transA = aSharedLayout.getTransposed();
  }
  bool transB = false;
  if (auto bSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getB().getType().getEncoding())) {
    transB = !bSharedLayout.getTransposed();
  }
  auto aKdim = aShape[aShape.size() - 1];
  auto bKdim = bShape[aShape.size() - 2];
  if (this->getAType() == ScaleDotElemType::E2M1 && !transA)
    aKdim *= 2;
  if (this->getBType() == ScaleDotElemType::E2M1 && !transB)
    bKdim *= 2;

  return aKdim == bKdim;
}

bool TCGen5MMAScaledOp::verifyOutputDims() {
  auto aShape = this->getA().getType().getShape();
  auto bShape = this->getB().getType().getShape();
  auto cShape = this->getD().getType().getShape();
  auto oMdim = cShape[cShape.size() - 2];
  auto oNdim = cShape[cShape.size() - 1];

  int aMdim = aShape[aShape.size() - 2];
  int bNdim = bShape[bShape.size() - 1];
  bool transA = false;
  if (auto aSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getA().getType().getEncoding())) {
    transA = aSharedLayout.getTransposed();
  }
  bool transB = false;
  if (auto bSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getB().getType().getEncoding())) {
    transB = !bSharedLayout.getTransposed();
  }
  if (this->getAType() == ScaleDotElemType::E2M1 && transA)
    aMdim *= 2;
  if (this->getBType() == ScaleDotElemType::E2M1 && transB)
    bNdim *= 2;

  if (aMdim != oMdim)
    return false;

  // For 2-CTA TLX mode, output N should be 2 * B's N dimension
  if (getTwoCtas()) {
    return oNdim == bNdim || oNdim == 2 * bNdim;
  }
  return bNdim == oNdim;
}

Value TCGen5MMAScaledOp::useAccumulator() { return getUseD(); }

void TCGen5MMAScaledOp::setUseAccumulator(Value flag) {
  getUseDMutable().assign(flag);
}

ValueRange TCGen5MMAScaledOp::getCompletionBarriers() { return getBarriers(); }
ValueRange TCGen5MMAScaledOp::getCompletionBarrierPreds() {
  return getBarrierPreds();
}

SmallVector<Value> TCGen5MMAScaledOp::getCompletionDescs() {
  SmallVector<Value> descs;
  if (getMulticast()) {
    appendMulticastDesc(descs, getA());
    appendMulticastDesc(descs, getB());
    appendMulticastDesc(descs, getAScale());
    appendMulticastDesc(descs, getBScale());
  }
  return descs;
}

void TCGen5MMAScaledOp::addCompletionBarrier(Value barrier, Value pred) {
  getBarrierPredsMutable().append(pred);
  getBarriersMutable().append(barrier);
}

TypedValue<MemDescType> TCGen5MMAScaledOp::getAccumulator() { return getD(); }

void TCGen5MMAScaledOp::setAccumulator(Value accum) {
  getDMutable().assign(accum);
}

Value TCGen5MMAScaledOp::getPredicate() { return getPred(); }

void TCGen5MMAScaledOp::setPredicate(Value pred) {
  getPredMutable().assign(pred);
}

Value TCGen5MMAScaledOp::getPredicateOperand() { return getPredicate(); }

void TCGen5MMAScaledOp::setPredicateOperand(Value pred) { setPredicate(pred); }

Type TCGen5MMAScaledOp::getPredicateOperandTypeLike() {
  return getPred().getType();
}

int64_t TCGen5MMAScaledOp::getBlockM() {
  ArrayRef<int64_t> shape = getA().getType().getShape();
  int64_t blockM = shape[shape.size() - 2];
  bool transA = false;
  if (auto aSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getA().getType().getEncoding())) {
    transA = aSharedLayout.getTransposed();
  }
  if (this->getAType() == ScaleDotElemType::E2M1 && transA)
    blockM *= 2;
  return blockM;
}

int64_t TCGen5MMAScaledOp::getBlockN() {
  ArrayRef<int64_t> shape = getB().getType().getShape();
  int64_t blockN = shape[shape.size() - 1];
  bool transB = false;
  if (auto bSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getB().getType().getEncoding())) {
    transB = !bSharedLayout.getTransposed();
  }
  if (this->getBType() == ScaleDotElemType::E2M1 && transB)
    blockN *= 2;
  return blockN;
}

int64_t TCGen5MMAScaledOp::getBlockK() {
  ArrayRef<int64_t> shape = getA().getType().getShape();
  int64_t blockK = shape[shape.size() - 1];
  bool transA = false;
  if (auto aSharedLayout = dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(
          getA().getType().getEncoding())) {
    transA = aSharedLayout.getTransposed();
  }
  if (this->getAType() == ScaleDotElemType::E2M1 && !transA)
    blockK *= 2;
  return blockK;
}

void TCGen5MMAScaledOp::build(OpBuilder &builder, OperationState &state,
                              Type token, Value a, Value b, Value d,
                              Value accDep, Value aScale, Value bScale,
                              ScaleDotElemType aType, ScaleDotElemType bType,
                              Value useD, Value pred, bool twoCTAs,
                              ValueRange barriers, ValueRange barrierPreds,
                              bool isAsync, bool multicast) {
  MLIRContext *ctx = builder.getContext();
  if (!barriers.empty()) {
    isAsync = true;
  }
  build(builder, state, token, a, b, d, accDep, aScale, bScale,
        ScaleDotElemTypeAttr::get(ctx, aType),
        ScaleDotElemTypeAttr::get(ctx, bType), useD, pred, barriers,
        barrierPreds, isAsync ? builder.getUnitAttr() : UnitAttr(),
        twoCTAs ? builder.getUnitAttr() : UnitAttr(),
        multicast ? builder.getUnitAttr() : UnitAttr());
}

bool TCGen5MMAScaledOp::isAsync() { return getIsAsync(); }

// -- TMEMStoreOp --
static LogicalResult verifyTMEMOperand(Operation *op, RankedTensorType type,
                                       MemDescType memdesc, StringRef regName) {
  if (type.getRank() != 2)
    return op->emitOpError(regName) << " must be a 2D tensor";
  if (tlx::hasNoVerifyLayout(type.getEncoding()) ||
      tlx::hasNoVerifyLayout(memdesc.getEncoding()))
    return success();
  // Skip verification for placeholder layouts - they will be resolved later
  if (isa<triton::tlx::DummyTMEMLayoutAttr>(memdesc.getEncoding()))
    return success();
  if (!type.getEncoding())
    return success();
  // Skip verification for placeholder layouts - they will be resolved later
  if (isa<triton::tlx::DummyRegisterLayoutAttr>(type.getEncoding()))
    return success();

  if (isDistributedLayoutTMemCompatible(op, type, memdesc))
    return success();

  // isDistributedLayoutTMemCompatible has a coverage gap for
  // getTmemLoadLayoutSplitLongM layouts. Fall back to checking if the current
  // layout matches any of the compatible layouts enumerated by
  // getTmemCompatibleLayouts.
  SmallVector<DistributedEncodingTrait> layouts =
      getTmemCompatibleLayouts(op, type, memdesc);
  auto encoding =
      dyn_cast<triton::gpu::LayoutEncodingTrait>(type.getEncoding());
  if (encoding) {
    for (auto &layout : layouts) {
      if (triton::gpu::areLayoutsEquivalent(
              type.getShape(), encoding,
              cast<triton::gpu::LayoutEncodingTrait>(layout)))
        return success();
    }
  }

  // If it failed, give the user a hint
  InFlightDiagnostic diag = op->emitOpError(regName);
  diag.attachNote() << "Got: " << type.getEncoding();
  for (Attribute layout : layouts)
    diag.attachNote() << "potential TMEM layout: " << layout;
  return diag;
}

LogicalResult TMEMStoreOp::verify() {
  if (!isa<triton::nvidia_gpu::TensorMemoryEncodingAttr,
           TensorMemoryScalesEncodingAttr, triton::tlx::DummyTMEMLayoutAttr>(
          getDst().getType().getEncoding()))
    return emitOpError("should use tensor memory encoding.");
  if (!getDst().getType().getMutableMemory()) {
    return emitOpError("Cannot store into an immutable alloc");
  }
  if (failed(verifyTMEMOperand(*this, getSrc().getType(), getDst().getType(),
                               "source")))
    return failure();
  return triton::gpu::verifyMemoryOpTypes(*this, getSrc().getType(),
                                          getDst().getType());
}

Value TMEMStoreOp::getPredicateOperand() { return getPred(); }

void TMEMStoreOp::setPredicateOperand(Value pred) {
  getPredMutable().assign(pred);
}

Type TMEMStoreOp::getPredicateOperandTypeLike() { return getPred().getType(); }

// -- TMEMLoadOp --
LogicalResult TMEMLoadOp::verify() {
  if (!isa<triton::nvidia_gpu::TensorMemorySpaceAttr>(
          getSrc().getType().getMemorySpace()))
    return emitOpError("source must be a tensor memory buffer.");
  if (!isa<triton::nvidia_gpu::TensorMemoryEncodingAttr>(
          getSrc().getType().getEncoding()))
    return emitOpError("should use tensor memory encoding.");
  if (failed(verifyTMEMOperand(*this, getType(), getSrc().getType(), "result")))
    return failure();

  // Validate reduction-related attributes
  auto redOp = getRedOp();
  bool hasRed = getRed() != nullptr;
  bool useAbs = getAbs().value_or(false);
  bool useNaN = getNaN().value_or(false);

  // redOp and red result must be consistent
  if (redOp && !hasRed)
    return emitOpError("redOp is set but 'red' result is not present");
  if (hasRed && !redOp)
    return emitOpError("'red' result is present but redOp is not set");

  // abs and NaN require redOp
  if (useAbs && !redOp)
    return emitOpError("'abs' requires 'redOp' to be set");
  if (useNaN && !redOp)
    return emitOpError("'NaN' requires 'redOp' to be set");

  // abs and NaN require floating-point element type
  Type elemTy = getSrc().getType().getElementType();
  if (useAbs && !elemTy.isF32())
    return emitOpError("'abs' requires floating-point element type (f32)");
  if (useNaN && !elemTy.isF32())
    return emitOpError("'NaN' requires floating-point element type (f32)");

  // Validate reduction conditions
  if (redOp) {
    auto maxnreg = getContextualMaxNReg(*this);
    if (!supportsTMemLoadReduce(getType(), getSrc().getType(), maxnreg,
                                [&]() { return emitOpError(); }))
      return failure();
  }

  return triton::gpu::verifyMemoryOpTypes(*this, getSrc().getType(), getType());
}

// -- TMEMAllocOp --
LogicalResult TMEMAllocOp::verify() {
  // Accept TensorMemoryEncodingAttr, TensorMemoryScalesEncodingAttr,
  // or DummyTMEMLayoutAttr (placeholder for deferred layout resolution)
  if (!isa<TensorMemoryEncodingAttr, TensorMemoryScalesEncodingAttr,
           triton::tlx::DummyTMEMLayoutAttr>(getType().getEncoding()))
    return emitOpError("should use tensor memory encoding");
  if (getSrc() &&
      failed(verifyTMEMOperand(*this, getSrc().getType(), getType(), "source")))
    return failure();
  return triton::gpu::verifyAllocOp(*this, getSrc(), getType());
}

void TMEMAllocOp::getEffects(
    SmallVectorImpl<SideEffects::EffectInstance<MemoryEffects::Effect>>
        &effects) {
  Operation *op = getOperation();
  // If allocation is immutable, mark it as no side effect allow things like
  // CSE, DCE to work in early compiler passes.
  // After the memory offset is computed, we attach the true side effect to the
  // op.
  if (!getType().getMutableMemory() && !op->hasAttr("tensor_memory_col_offset"))
    return;
  OpResult alloc = getOperation()->getOpResult(0);
  effects.emplace_back(MemoryEffects::Allocate::get(), alloc,
                       TensorMemory::get());
  if (getSrc())
    effects.emplace_back(MemoryEffects::Write::get(), alloc,
                         TensorMemory::get());
}

LogicalResult TMEMCopyOp::verify() {
  if (!isa<triton::gpu::SharedMemorySpaceAttr>(
          getSrc().getType().getMemorySpace()))
    return emitOpError("The source must be a shared memory buffer");

  auto srcTy = cast<triton::gpu::MemDescType>(getSrc().getType());
  auto dstTy = cast<triton::gpu::MemDescType>(getDst().getType());

  if (!getDst().getType().getMutableMemory()) {
    return emitOpError("Cannot copy into an immutable alloc");
  }
  auto sharedEnc =
      dyn_cast<triton::gpu::SharedEncodingTrait>(srcTy.getEncoding());
  if (sharedEnc.getAlignment() < 16) {
    return emitOpError("Source must have at least 16-byte alignment to be "
                       "representable in a matrix descriptor.");
  }
  // Meta Triton divergence: Meta Triton's TMEMCopy supports flexible
  // multi-dimensional SMEM source shapes (e.g. 5D TMA scale loads) into a
  // DummyTMEMLayoutAttr destination whose deferred layout is resolved later.
  // Such swizzled multi-dim sources have no representable linear layout yet
  // (toLinearLayout would report_fatal_error "Illegal shared layout"), so skip
  // the upstream cga-layout equality check entirely when the destination layout
  // is still a placeholder.
  if (!isa<triton::tlx::DummyTMEMLayoutAttr>(dstTy.getEncoding())) {
    auto shmemLl = toLinearLayout(srcTy);
    auto tmemLl = toLinearLayout(dstTy);

    // The upstream cga-layout equality check uses invertAndCompose, which
    // requires matching out-dim names AND shmem out-dim sizes >= tmem out-dim
    // sizes (its internal assertion). Meta Triton's flexible multi-dimensional
    // scale SMEM sources can have incompatible per-dimension shapes, so only
    // run the check when the out-dims are compatible (the rank-equal case
    // upstream assumes).
    bool compatibleOutDims =
        llvm::equal(shmemLl.getOutDimNames(), tmemLl.getOutDimNames());
    if (compatibleOutDims) {
      for (auto dim : tmemLl.getOutDimNames()) {
        if (shmemLl.getOutDimSize(dim) < tmemLl.getOutDimSize(dim)) {
          compatibleOutDims = false;
          break;
        }
      }
    }
    if (compatibleOutDims) {
      auto kBlock = StringAttr::get(srcTy.getContext(), "block");
      auto cvt = tmemLl.invertAndCompose(shmemLl);
      if (!cvt.isTrivialOver(kBlock))
        return emitOpError("The source and destination must have the same cga "
                           "layout. Got source: ")
               << shmemLl.toString()
               << " and destination: " << tmemLl.toString();
    }
  }

  // Fp4 we could lift if we needed
  auto nvmmaEnc =
      dyn_cast<triton::gpu::NVMMASharedEncodingAttr>(srcTy.getEncoding());
  if (nvmmaEnc && (nvmmaEnc.getTransposed() || nvmmaEnc.getFp4Padded())) {
    return emitOpError("The source should not be transposed or padded");
  }
  if (isa<triton::tlx::DummyTMEMLayoutAttr>(getDst().getType().getEncoding())) {
    return success();
  } else if (isa<TensorMemoryScalesEncodingAttr>(
                 getDst().getType().getEncoding())) {
    if (nvmmaEnc && nvmmaEnc.getSwizzlingByteWidth() != 0) {
      return emitOpError("The source should not be swizzled for now");
    }
  } else {
    if (getSrc().getType().getShape() != getDst().getType().getShape()) {
      return emitOpError(
          "The source and destination must have the same shape.");
    }
    auto tmemEnc = dyn_cast<triton::nvidia_gpu::TensorMemoryEncodingAttr>(
        getDst().getType().getEncoding());
    if (!tmemEnc) {
      return emitOpError("Incorrect tmem layout.");
    }
    if (tmemEnc.getBlockM() != 128) {
      return emitOpError("Tmem layout must have blockM=128.");
    }
    if (nvmmaEnc && nvmmaEnc.getSwizzlingByteWidth() == 0) {
      return emitOpError("Source layout should be swizzled.");
    }
    // When we lift this, we should make sure we handle unpacked cleanly
    if (srcTy.getElementType().getIntOrFloatBitWidth() != 32) {
      return emitOpError("Source element type should be 32-bit.");
    }
  }
  // Given that we want to support flexible input SMEM shapes, kinds of shape
  // checking we can do here are limited. For simplicity, shape checking is
  // omitted.
  return success();
}

// -- TMEMSubSliceOp --
LogicalResult TMEMSubSliceOp::verify() {
  auto srcTy = cast<triton::gpu::MemDescType>(getSrc().getType());
  auto dstTy = cast<triton::gpu::MemDescType>(getResult().getType());

  if (!isa<triton::nvidia_gpu::TensorMemorySpaceAttr>(srcTy.getMemorySpace()))
    return emitOpError("The source must be a tensor memory buffer.");
  // Meta Triton divergence: TMEM subslices may be higher-rank (multibuffered)
  // and may reduce blockN (packed/reuse), so we do not enforce upstream #7777's
  // rank==2 / same-encoding / same-allocShape restrictions. We require equal
  // rank and innermost-dimension slicing instead.
  if (srcTy.getRank() != dstTy.getRank())
    return emitOpError(
        "The destination must have the same rank as the source.");
  if (getN() < 0 || getN() + dstTy.getShape().back() > srcTy.getShape().back())
    return emitOpError("Subslice range exceeds source shape.");
  for (auto [srcDim, dstDim] :
       llvm::zip(srcTy.getShape().drop_back(), dstTy.getShape().drop_back())) {
    if (srcDim != dstDim)
      return emitOpError(
          "Only slicing along the innermost dimension is supported.");
  }

  Attribute srcEncoding = srcTy.getEncoding();
  Attribute dstEncoding = dstTy.getEncoding();
  if (!isa<triton::nvidia_gpu::TensorMemoryEncodingAttr,
           TensorMemoryScalesEncodingAttr, triton::tlx::DummyTMEMLayoutAttr>(
          srcEncoding))
    return emitOpError("The source must be a tensor memory buffer.");
  if (!isa<triton::nvidia_gpu::TensorMemoryEncodingAttr,
           TensorMemoryScalesEncodingAttr, triton::tlx::DummyTMEMLayoutAttr>(
          dstEncoding))
    return emitOpError("The destination must be a tensor memory buffer.");

  if (auto encoding =
          dyn_cast<triton::nvidia_gpu::TensorMemoryEncodingAttr>(srcEncoding)) {
    if (!llvm::is_contained({64, 128}, encoding.getBlockM())) {
      return emitOpError("The source tensor memory descriptor must have a "
                         "128xN or 64xN layout, got block_m=")
             << encoding.getBlockM();
    }
    auto dstTmemEncoding =
        dyn_cast<triton::nvidia_gpu::TensorMemoryEncodingAttr>(dstEncoding);
    if (!dstTmemEncoding)
      return emitOpError("The destination must use the same TMEM encoding kind "
                         "as the source.");
    if (dstTmemEncoding.getBlockM() != encoding.getBlockM() ||
        dstTmemEncoding.getCGALayout() != encoding.getCGALayout() ||
        dstTmemEncoding.getColStride() != encoding.getColStride())
      return emitOpError("The destination must have the same block size and "
                         "CTASplit size as the source.");
  } else if (auto scaleEncoding =
                 dyn_cast<TensorMemoryScalesEncodingAttr>(srcEncoding)) {
    auto dstScaleEncoding =
        dyn_cast<TensorMemoryScalesEncodingAttr>(dstEncoding);
    if (!dstScaleEncoding)
      return emitOpError("The destination must use the same TMEM encoding kind "
                         "as the source.");
    if (dstScaleEncoding.getCGALayout() != scaleEncoding.getCGALayout())
      return emitOpError(
          "The destination must have the same CTASplit size as the source.");
  } else if (!isa<triton::tlx::DummyTMEMLayoutAttr>(dstEncoding)) {
    return emitOpError(
        "The destination must use the same TMEM encoding kind as the source.");
  }
  // Checks adopted from upstream #7777 that are compatible with Meta Triton's
  // higher-rank / reduced-blockN subslices.
  if (srcTy.getElementType() != dstTy.getElementType())
    return emitOpError(
        "The source and result must have the same element type.");
  auto offset = getN();
  if (offset & (dstTy.getShape().back() - 1)) {
    return emitError("The split offset may not touch the tile");
  }
  if (offset >= srcTy.getShape().back()) {
    return emitError("The split offset may not exceed the source shape");
  }
  return mlir::success();
}

void TMEMSubSliceOp::build(OpBuilder &builder, OperationState &state,
                           Value alloc, int offset, int size) {
  auto allocTy = cast<triton::gpu::MemDescType>(alloc.getType());
  SmallVector<int64_t> shape(allocTy.getShape());
  shape.back() = size;
  Attribute newEncoding = allocTy.getEncoding();
  if (auto encoding = dyn_cast<triton::nvidia_gpu::TensorMemoryEncodingAttr>(
          allocTy.getEncoding())) {
    unsigned newBlockN = std::min<unsigned>(encoding.getBlockN(), size);
    newEncoding = triton::nvidia_gpu::TensorMemoryEncodingAttr::get(
        builder.getContext(), encoding.getBlockM(), newBlockN,
        encoding.getColStride(), encoding.getCGALayout(), encoding.getTwoCTAs(),
        encoding.getCtaMode(), encoding.getFp4Padded());
  }
  auto subsliceType = gpu::MemDescType::get(
      shape, allocTy.getElementType(), newEncoding, allocTy.getMemorySpace(),
      allocTy.getMutableMemory(), allocTy.getAllocShape());
  build(builder, state, subsliceType, alloc, offset);
}

// -- SubtiledRegionOp --
void lowerSubtiledRegion(SubtiledRegionOp op) {
  OpBuilder builder(op);
  Location loc = op.getLoc();

  unsigned nTiles = op.getNumTiles();
  Block &tileBlock = op.getTileRegion().front();
  unsigned numPerTile = op.getNumPerTilePositions();
  unsigned numShared = op.getSharedArgs().size();
  unsigned numTileArgs = tileBlock.getNumArguments();
  bool hasTileIndex = (numTileArgs == numPerTile + numShared + 1);

  auto tileYield = cast<SubtiledRegionYieldOp>(tileBlock.getTerminator());
  unsigned numTileYields = tileYield.getResults().size();
  SmallVector<SmallVector<Value>> perTileResults(numTileYields);

  for (unsigned t = 0; t < nTiles; ++t) {
    IRMapping tileMapping;
    for (unsigned j = 0; j < numPerTile; ++j)
      tileMapping.map(tileBlock.getArgument(j),
                      op.getPerTileArgs()[j * nTiles + t]);
    for (unsigned j = 0; j < numShared; ++j)
      tileMapping.map(tileBlock.getArgument(numPerTile + j),
                      op.getSharedArgs()[j]);
    if (hasTileIndex) {
      Value tileIdxConst =
          arith::ConstantOp::create(builder, loc, builder.getI32IntegerAttr(t));
      tileMapping.map(tileBlock.getArgument(numTileArgs - 1), tileIdxConst);
    }

    for (Operation &tileOp : tileBlock.without_terminator())
      builder.clone(tileOp, tileMapping);

    for (unsigned j = 0; j < numTileYields; ++j)
      perTileResults[j].push_back(
          tileMapping.lookupOrDefault(tileYield.getResults()[j]));
  }

  unsigned resultIdx = 0;
  for (unsigned j = 0; j < numTileYields; ++j)
    for (unsigned t = 0; t < nTiles; ++t)
      op.getResult(resultIdx++).replaceAllUsesWith(perTileResults[j][t]);

  op.erase();
}

BlockArgument SubtiledRegionOp::addSharedArg(Value value) {
  Block &tileBlock = getTileRegion().front();
  unsigned numPerTile = getNumPerTilePositions();
  unsigned numShared = getSharedArgs().size();
  bool hasTileIndex =
      (tileBlock.getNumArguments() == numPerTile + numShared + 1);

  getSharedArgsMutable().append(value);

  unsigned insertPos = hasTileIndex ? tileBlock.getNumArguments() - 1
                                    : tileBlock.getNumArguments();
  return tileBlock.insertArgument(insertPos, value.getType(), getLoc());
}

BlockArgument SubtiledRegionOp::addPerTilePosition(ValueRange perTileValues) {
  unsigned nTiles = getNumTiles();
  assert(perTileValues.size() == nTiles &&
         "addPerTilePosition: expected exactly numTiles values");
  Block &tileBlock = getTileRegion().front();
  unsigned numPerTile = getNumPerTilePositions(); // K positions before append
  // perTileArgs is grouped by position ([j*nTiles + t]); appending nTiles
  // values at the end forms a new position K with operands [K*nTiles + t]. Use
  // the segment-aware MutableOperandRange::append so operandSegmentSizes stays
  // in sync (AttrSizedOperandSegments), mirroring removePerTilePosition's
  // erase.
  getPerTileArgsMutable().append(perTileValues);
  // The new per-tile block arg goes right after the existing per-tile block
  // args (index numPerTile), before the shared args and the optional tileIdx.
  return tileBlock.insertArgument(numPerTile, perTileValues[0].getType(),
                                  getLoc());
}

bool SubtiledRegionOp::hasTileIndex() {
  Block &tileBlock = getTileRegion().front();
  unsigned numPerTile = getNumPerTilePositions();
  unsigned numShared = getSharedArgs().size();
  return tileBlock.getNumArguments() == numPerTile + numShared + 1;
}

BlockArgument SubtiledRegionOp::getTileIndexArg() {
  if (!hasTileIndex())
    return nullptr;
  Block &tileBlock = getTileRegion().front();
  return tileBlock.getArgument(tileBlock.getNumArguments() - 1);
}

void SubtiledRegionOp::removePerTilePosition(unsigned posIdx) {
  unsigned nTiles = getNumTiles();
  assert(posIdx < getNumPerTilePositions() &&
         "removePerTilePosition: position out of range");
  Block &tileBlock = getTileRegion().front();
  // Erase the position's numTiles operands [posIdx*nTiles, (posIdx+1)*nTiles).
  // The op uses AttrSizedOperandSegments, so go through the segment-aware
  // MutableOperandRange::erase (NOT Operation::eraseOperand, which would desync
  // operandSegmentSizes). The block remains [perTile.., shared.., tileIdx?] and
  // remaining per-tile positions keep their [j*nTiles+t] layout.
  getPerTileArgsMutable().erase(posIdx * nTiles, nTiles);
  tileBlock.eraseArgument(posIdx);
}

LogicalResult SubtiledRegionOp::verify() {
  unsigned nTiles = getNumTiles();
  if (nTiles == 0)
    return emitOpError("numTiles must be at least 1");

  // 1. perTileArgs size must be divisible by numTiles.
  if (getPerTileArgs().size() % nTiles != 0)
    return emitOpError("perTileArgs has ")
           << getPerTileArgs().size()
           << " operands which is not divisible by numTiles=" << nTiles;

  // 2. Tile region terminates with SubtiledRegionYieldOp.
  auto &tileBlock = getTileRegion().front();
  if (!isa<SubtiledRegionYieldOp>(tileBlock.getTerminator()))
    return emitOpError("tile region must terminate with "
                       "'ttng.subtiled_region_yield'");

  // 3. Tile yield count * numTiles must match op result count.
  auto tileYield = cast<SubtiledRegionYieldOp>(tileBlock.getTerminator());
  unsigned numTileYields = tileYield.getResults().size();
  if (numTileYields * nTiles != getNumResults())
    return emitOpError("tile yields ")
           << numTileYields << " values * " << nTiles
           << " tiles = " << numTileYields * nTiles << " but op has "
           << getNumResults() << " results";

  // 4. Result types must match tile yield types (repeated per tile).
  for (unsigned j = 0; j < numTileYields; ++j) {
    Type yieldType = tileYield.getResults()[j].getType();
    for (unsigned t = 0; t < nTiles; ++t) {
      unsigned resultIdx = j * nTiles + t;
      if (getResult(resultIdx).getType() != yieldType)
        return emitOpError("result ")
               << resultIdx << " has type " << getResult(resultIdx).getType()
               << " but tile yield " << j << " has type " << yieldType;
    }
  }

  // 5. Tile block arg count must match perTile + shared + optional tileIdx.
  unsigned numPerTile = getNumPerTilePositions();
  unsigned numShared = getSharedArgs().size();
  unsigned numTileArgs = tileBlock.getNumArguments();
  if (numTileArgs != numPerTile + numShared &&
      numTileArgs != numPerTile + numShared + 1)
    return emitOpError("tile region has ")
           << numTileArgs << " block arguments but expected "
           << numPerTile + numShared << " or " << numPerTile + numShared + 1
           << " (with tile index)";

  // 6. Validate tile index type if present.
  bool hasTileIndex = (numTileArgs == numPerTile + numShared + 1);
  if (hasTileIndex) {
    Type lastArgType = tileBlock.getArgument(numTileArgs - 1).getType();
    if (!lastArgType.isInteger(32))
      return emitOpError("tile index argument must be i32 but got ")
             << lastArgType;
  }

  return success();
}

void SubtiledRegionOp::print(OpAsmPrinter &p) {
  if (!getPerTileArgs().empty()) {
    p << " per_tile(";
    llvm::interleaveComma(getPerTileArgs(), p,
                          [&](Value v) { p.printOperand(v); });
    p << " : ";
    llvm::interleaveComma(getPerTileArgs().getTypes(), p,
                          [&](Type t) { p.printType(t); });
    p << ")";
  }

  if (!getSharedArgs().empty()) {
    p << " shared(";
    llvm::interleaveComma(getSharedArgs(), p,
                          [&](Value v) { p.printOperand(v); });
    p << " : ";
    llvm::interleaveComma(getSharedArgs().getTypes(), p,
                          [&](Type t) { p.printType(t); });
    p << ")";
  }

  p.printOptionalAttrDict((*this)->getAttrs(), {getOperandSegmentSizeAttr()});

  p << " tile";
  p.printRegion(getTileRegion(), /*printEntryBlockArgs=*/true);

  if (getNumResults() > 0) {
    p << " -> (";
    llvm::interleaveComma(getResultTypes(), p, [&](Type t) { p.printType(t); });
    p << ")";
  }
}

ParseResult SubtiledRegionOp::parse(OpAsmParser &parser,
                                    OperationState &result) {
  SmallVector<OpAsmParser::UnresolvedOperand> perTileOperands;
  SmallVector<Type> perTileTypes;
  SmallVector<OpAsmParser::UnresolvedOperand> sharedOperands;
  SmallVector<Type> sharedTypes;

  if (succeeded(parser.parseOptionalKeyword("per_tile"))) {
    if (parser.parseLParen() || parser.parseOperandList(perTileOperands) ||
        parser.parseColonTypeList(perTileTypes) || parser.parseRParen())
      return failure();
  }

  if (succeeded(parser.parseOptionalKeyword("shared"))) {
    if (parser.parseLParen() || parser.parseOperandList(sharedOperands) ||
        parser.parseColonTypeList(sharedTypes) || parser.parseRParen())
      return failure();
  }

  if (parser.parseOptionalAttrDict(result.attributes))
    return failure();

  if (parser.resolveOperands(perTileOperands, perTileTypes,
                             parser.getCurrentLocation(), result.operands) ||
      parser.resolveOperands(sharedOperands, sharedTypes,
                             parser.getCurrentLocation(), result.operands))
    return failure();

  result.addAttribute(SubtiledRegionOp::getOperandSegmentSizeAttr(),
                      parser.getBuilder().getDenseI32ArrayAttr(
                          {static_cast<int32_t>(perTileOperands.size()),
                           static_cast<int32_t>(sharedOperands.size())}));

  if (parser.parseKeyword("tile"))
    return failure();
  SmallVector<OpAsmParser::Argument> tileArgs;
  if (parser.parseArgumentList(tileArgs, OpAsmParser::Delimiter::Paren,
                               /*allowType=*/true))
    return failure();
  Region *tileRegion = result.addRegion();
  if (parser.parseRegion(*tileRegion, tileArgs))
    return failure();

  if (succeeded(parser.parseOptionalArrow())) {
    SmallVector<Type> resultTypes;
    if (parser.parseLParen() || parser.parseTypeList(resultTypes) ||
        parser.parseRParen())
      return failure();
    result.addTypes(resultTypes);
  }

  return success();
}

// -- TensormapCreateOp --
LogicalResult TensormapCreateOp::verify() {
  auto rank = getBoxDim().size();
  if (getGlobalDim().size() != rank) {
    return emitError("Rank mismatch for global dim. Got ")
           << getGlobalDim().size() << " but expected " << rank;
  }
  if (getGlobalStride().size() + 1 != rank) {
    return emitError("Rank mismatch for global stride. Got ")
           << getGlobalStride().size() << " but expected " << rank - 1;
  }
  if (getElementStride().size() != rank) {
    return emitError("Rank mismatch for element stride. Got ")
           << getElementStride().size() << " but expected " << rank;
  }
  return success();
}

// -- CLCTryCancelOp --
static LogicalResult verifyCLCResultMemdesc(Location loc, MemDescType desc) {
  auto int_ty = dyn_cast<IntegerType>(desc.getElementType());
  if (!int_ty || int_ty.getWidth() != 64) {
    return emitError(loc)
           << "Expected CLC result buffer to have type int64, but got"
           << desc.getElementType();
  }
  auto layout = desc.getEncoding();
  auto rank = desc.getRank();
  if (rank != 1 || desc.getDimSize(0) != 2) {
    return emitError(loc) << "Expected CLC result buffer to have rank 1 and a "
                             "single dimension equal to 2, but got "
                          << desc.getShape() << ".";
  }
  auto cgaLayout = getCGALayout(layout);
  auto kBlock = StringAttr::get(cgaLayout.getContext(), "block");
  if (!llvm::all_of(cgaLayout.getLinearLayout().getBases().lookup(kBlock),
                    [](const auto &basis) {
                      return llvm::all_of(basis,
                                          [](auto base) { return base == 0; });
                    }))
    return emitError(loc) << "Expected CLC result buffer cga_layout bases to "
                             "be all zeros. Got "
                          << formatCGALayout(cgaLayout);
  return success();
}

LogicalResult CLCTryCancelOp::verify() {
  if (failed(verifyCLCResultMemdesc(getLoc(), getResult().getType())))
    return failure();
  if (failed(verifyBarrierType(*this, getMbarrier().getType())))
    return failure();
  return verifyCompletionBarrierLayout(getOperation(), getMbarrier());
}

TypedValue<MemDescType> CLCTryCancelOp::getBarrier() { return getMbarrier(); }

LogicalResult CLCLoadResultOp::verify() {
  return verifyCLCResultMemdesc(getLoc(), getSrc().getType());
}

SmallVector<uint16_t> getCTABroadcastMasks(bool twoCTAs, ValueRange descs) {
  SmallVector<uint16_t> broadcastMasks;
  if (!descs.empty()) {
    auto kBlock = StringAttr::get(descs.front().getContext(), "block");
    for (Value desc : descs) {
      auto descTy = cast<gpu::MemDescType>(desc.getType());
      uint16_t broadcastBits =
          toLinearLayout(descTy).getFreeVariableMasks().lookup(kBlock);
      if (twoCTAs)
        broadcastBits |= 1;
      if (broadcastBits)
        broadcastMasks.push_back(broadcastBits);
    }
  } else if (twoCTAs) {
    broadcastMasks.push_back(1);
  }
  return broadcastMasks;
}

TMAMulticastMaskEncoding getTMAMulticastMaskEncoding(int numCTAs,
                                                     uint16_t broadcastBits) {
  // Compute the map that goes from cta_id to lead_cta_id (fixedBits)
  // and the pattern that goes from cta_id to the multicast group (pattern).
  int blockBits = llvm::Log2_32(numCTAs);
  uint32_t fixedBits = (~broadcastBits) & (numCTAs - 1);
  uint32_t pattern = 1;
  for (int i = 0; i < blockBits; ++i) {
    if ((fixedBits & (1u << i)) == 0)
      pattern |= (pattern << (1u << i));
  }
  return {fixedBits, pattern};
}

} // namespace nvidia_gpu
} // namespace triton
} // namespace mlir

#define GET_OP_CLASSES
#include "triton/Dialect/TritonNvidiaGPU/IR/Ops.cpp.inc"
