ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"system_stm32f3xx.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.SystemInit,"ax",%progbits
  22              		.align	2
  23              		.global	SystemInit
  24              		.thumb
  25              		.thumb_func
  27              	SystemInit:
  28              	.LFB123:
  29              		.file 1 "Src/system_stm32f3xx.c"
   1:Src/system_stm32f3xx.c **** /**
   2:Src/system_stm32f3xx.c ****   ******************************************************************************
   3:Src/system_stm32f3xx.c ****   * @file    system_stm32f3xx.c
   4:Src/system_stm32f3xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f3xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f3xx.c ****   *
   7:Src/system_stm32f3xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Src/system_stm32f3xx.c ****   *    user application:
   9:Src/system_stm32f3xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f3xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f3xx.c ****   *                      the "startup_stm32f3xx.s" file.
  12:Src/system_stm32f3xx.c ****   *
  13:Src/system_stm32f3xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f3xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32f3xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f3xx.c ****   *
  17:Src/system_stm32f3xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f3xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f3xx.c ****   *                                 during program execution.
  20:Src/system_stm32f3xx.c ****   *
  21:Src/system_stm32f3xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Src/system_stm32f3xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f3xx.s" file, to
  23:Src/system_stm32f3xx.c ****   *    configure the system clock before to branch to main program.
  24:Src/system_stm32f3xx.c ****   *
  25:Src/system_stm32f3xx.c ****   * 3. This file configures the system clock as follows:
  26:Src/system_stm32f3xx.c ****   *=============================================================================
  27:Src/system_stm32f3xx.c ****   *                         Supported STM32F3xx device
  28:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  29:Src/system_stm32f3xx.c ****   *        System Clock source                    | HSI
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 2


  30:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  31:Src/system_stm32f3xx.c ****   *        SYSCLK(Hz)                             | 8000000
  32:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  33:Src/system_stm32f3xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  35:Src/system_stm32f3xx.c ****   *        AHB Prescaler                          | 1
  36:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  37:Src/system_stm32f3xx.c ****   *        APB2 Prescaler                         | 1
  38:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  39:Src/system_stm32f3xx.c ****   *        APB1 Prescaler                         | 1
  40:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  41:Src/system_stm32f3xx.c ****   *        USB Clock                              | DISABLE
  42:Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  43:Src/system_stm32f3xx.c ****   *=============================================================================
  44:Src/system_stm32f3xx.c ****   ******************************************************************************
  45:Src/system_stm32f3xx.c ****   * @attention
  46:Src/system_stm32f3xx.c ****   *
  47:Src/system_stm32f3xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  48:Src/system_stm32f3xx.c ****   * All rights reserved.</center></h2>
  49:Src/system_stm32f3xx.c ****   *
  50:Src/system_stm32f3xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  51:Src/system_stm32f3xx.c ****   * the "License"; You may not use this file except in compliance with the
  52:Src/system_stm32f3xx.c ****   * License. You may obtain a copy of the License at:
  53:Src/system_stm32f3xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  54:Src/system_stm32f3xx.c ****   *
  55:Src/system_stm32f3xx.c ****   ******************************************************************************
  56:Src/system_stm32f3xx.c ****   */
  57:Src/system_stm32f3xx.c **** 
  58:Src/system_stm32f3xx.c **** /** @addtogroup CMSIS
  59:Src/system_stm32f3xx.c ****   * @{
  60:Src/system_stm32f3xx.c ****   */
  61:Src/system_stm32f3xx.c **** 
  62:Src/system_stm32f3xx.c **** /** @addtogroup stm32f3xx_system
  63:Src/system_stm32f3xx.c ****   * @{
  64:Src/system_stm32f3xx.c ****   */
  65:Src/system_stm32f3xx.c **** 
  66:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Includes
  67:Src/system_stm32f3xx.c ****   * @{
  68:Src/system_stm32f3xx.c ****   */
  69:Src/system_stm32f3xx.c **** 
  70:Src/system_stm32f3xx.c **** #include "stm32f3xx.h"
  71:Src/system_stm32f3xx.c **** 
  72:Src/system_stm32f3xx.c **** /**
  73:Src/system_stm32f3xx.c ****   * @}
  74:Src/system_stm32f3xx.c ****   */
  75:Src/system_stm32f3xx.c **** 
  76:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_TypesDefinitions
  77:Src/system_stm32f3xx.c ****   * @{
  78:Src/system_stm32f3xx.c ****   */
  79:Src/system_stm32f3xx.c **** 
  80:Src/system_stm32f3xx.c **** /**
  81:Src/system_stm32f3xx.c ****   * @}
  82:Src/system_stm32f3xx.c ****   */
  83:Src/system_stm32f3xx.c **** 
  84:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Defines
  85:Src/system_stm32f3xx.c ****   * @{
  86:Src/system_stm32f3xx.c ****   */
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 3


  87:Src/system_stm32f3xx.c **** #if !defined  (HSE_VALUE) 
  88:Src/system_stm32f3xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
  89:Src/system_stm32f3xx.c ****                                                 This value can be provided and adapted by the user 
  90:Src/system_stm32f3xx.c **** #endif /* HSE_VALUE */
  91:Src/system_stm32f3xx.c **** 
  92:Src/system_stm32f3xx.c **** #if !defined  (HSI_VALUE)
  93:Src/system_stm32f3xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
  94:Src/system_stm32f3xx.c ****                                                 This value can be provided and adapted by the user 
  95:Src/system_stm32f3xx.c **** #endif /* HSI_VALUE */
  96:Src/system_stm32f3xx.c **** 
  97:Src/system_stm32f3xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  98:Src/system_stm32f3xx.c ****      Internal SRAM. */
  99:Src/system_stm32f3xx.c **** /* #define VECT_TAB_SRAM */
 100:Src/system_stm32f3xx.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field.
 101:Src/system_stm32f3xx.c ****                                   This value must be a multiple of 0x200. */
 102:Src/system_stm32f3xx.c **** /**
 103:Src/system_stm32f3xx.c ****   * @}
 104:Src/system_stm32f3xx.c ****   */
 105:Src/system_stm32f3xx.c **** 
 106:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Macros
 107:Src/system_stm32f3xx.c ****   * @{
 108:Src/system_stm32f3xx.c ****   */
 109:Src/system_stm32f3xx.c **** 
 110:Src/system_stm32f3xx.c **** /**
 111:Src/system_stm32f3xx.c ****   * @}
 112:Src/system_stm32f3xx.c ****   */
 113:Src/system_stm32f3xx.c **** 
 114:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Variables
 115:Src/system_stm32f3xx.c ****   * @{
 116:Src/system_stm32f3xx.c ****   */
 117:Src/system_stm32f3xx.c ****   /* This variable is updated in three ways:
 118:Src/system_stm32f3xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 119:Src/system_stm32f3xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 120:Src/system_stm32f3xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 121:Src/system_stm32f3xx.c ****          Note: If you use this function to configure the system clock there is no need to
 122:Src/system_stm32f3xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 123:Src/system_stm32f3xx.c ****                updated automatically.
 124:Src/system_stm32f3xx.c ****   */
 125:Src/system_stm32f3xx.c **** uint32_t SystemCoreClock = 8000000;
 126:Src/system_stm32f3xx.c **** 
 127:Src/system_stm32f3xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 128:Src/system_stm32f3xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 129:Src/system_stm32f3xx.c **** 
 130:Src/system_stm32f3xx.c **** /**
 131:Src/system_stm32f3xx.c ****   * @}
 132:Src/system_stm32f3xx.c ****   */
 133:Src/system_stm32f3xx.c **** 
 134:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_FunctionPrototypes
 135:Src/system_stm32f3xx.c ****   * @{
 136:Src/system_stm32f3xx.c ****   */
 137:Src/system_stm32f3xx.c **** 
 138:Src/system_stm32f3xx.c **** /**
 139:Src/system_stm32f3xx.c ****   * @}
 140:Src/system_stm32f3xx.c ****   */
 141:Src/system_stm32f3xx.c **** 
 142:Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Functions
 143:Src/system_stm32f3xx.c ****   * @{
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 4


 144:Src/system_stm32f3xx.c ****   */
 145:Src/system_stm32f3xx.c **** 
 146:Src/system_stm32f3xx.c **** /**
 147:Src/system_stm32f3xx.c ****   * @brief  Setup the microcontroller system
 148:Src/system_stm32f3xx.c ****   * @param  None
 149:Src/system_stm32f3xx.c ****   * @retval None
 150:Src/system_stm32f3xx.c ****   */
 151:Src/system_stm32f3xx.c **** void SystemInit(void)
 152:Src/system_stm32f3xx.c **** {
  30              		.loc 1 152 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 153:Src/system_stm32f3xx.c **** /* FPU settings --------------------------------------------------------------*/
 154:Src/system_stm32f3xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 155:Src/system_stm32f3xx.c ****   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  35              		.loc 1 155 0
  36 0000 054B     		ldr	r3, .L2
  37 0002 D3F88820 		ldr	r2, [r3, #136]
  38 0006 42F47002 		orr	r2, r2, #15728640
  39 000a C3F88820 		str	r2, [r3, #136]
 156:Src/system_stm32f3xx.c **** #endif
 157:Src/system_stm32f3xx.c **** 
 158:Src/system_stm32f3xx.c **** #ifdef VECT_TAB_SRAM
 159:Src/system_stm32f3xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 160:Src/system_stm32f3xx.c **** #else
 161:Src/system_stm32f3xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  40              		.loc 1 161 0
  41 000e 4FF00062 		mov	r2, #134217728
  42 0012 9A60     		str	r2, [r3, #8]
  43 0014 7047     		bx	lr
  44              	.L3:
  45 0016 00BF     		.align	2
  46              	.L2:
  47 0018 00ED00E0 		.word	-536810240
  48              		.cfi_endproc
  49              	.LFE123:
  51              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  52              		.align	2
  53              		.global	SystemCoreClockUpdate
  54              		.thumb
  55              		.thumb_func
  57              	SystemCoreClockUpdate:
  58              	.LFB124:
 162:Src/system_stm32f3xx.c **** #endif
 163:Src/system_stm32f3xx.c **** }
 164:Src/system_stm32f3xx.c **** 
 165:Src/system_stm32f3xx.c **** /**
 166:Src/system_stm32f3xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 167:Src/system_stm32f3xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 168:Src/system_stm32f3xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 169:Src/system_stm32f3xx.c ****   *         other parameters.
 170:Src/system_stm32f3xx.c ****   *
 171:Src/system_stm32f3xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 172:Src/system_stm32f3xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 173:Src/system_stm32f3xx.c ****   *         based on this variable will be incorrect.
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 5


 174:Src/system_stm32f3xx.c ****   *
 175:Src/system_stm32f3xx.c ****   * @note   - The system frequency computed by this function is not the real
 176:Src/system_stm32f3xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 177:Src/system_stm32f3xx.c ****   *           constant and the selected clock source:
 178:Src/system_stm32f3xx.c ****   *
 179:Src/system_stm32f3xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 180:Src/system_stm32f3xx.c ****   *
 181:Src/system_stm32f3xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 182:Src/system_stm32f3xx.c ****   *
 183:Src/system_stm32f3xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 184:Src/system_stm32f3xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 185:Src/system_stm32f3xx.c ****   *
 186:Src/system_stm32f3xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f3xx_hal.h file (default value
 187:Src/system_stm32f3xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 188:Src/system_stm32f3xx.c ****   *             in voltage and temperature.
 189:Src/system_stm32f3xx.c ****   *
 190:Src/system_stm32f3xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f3xx_hal.h file (default value
 191:Src/system_stm32f3xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 192:Src/system_stm32f3xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 193:Src/system_stm32f3xx.c ****   *              have wrong result.
 194:Src/system_stm32f3xx.c ****   *
 195:Src/system_stm32f3xx.c ****   *         - The result of this function could be not correct when using fractional
 196:Src/system_stm32f3xx.c ****   *           value for HSE crystal.
 197:Src/system_stm32f3xx.c ****   *
 198:Src/system_stm32f3xx.c ****   * @param  None
 199:Src/system_stm32f3xx.c ****   * @retval None
 200:Src/system_stm32f3xx.c ****   */
 201:Src/system_stm32f3xx.c **** void SystemCoreClockUpdate (void)
 202:Src/system_stm32f3xx.c **** {
  59              		.loc 1 202 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              	.LVL0:
 203:Src/system_stm32f3xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 204:Src/system_stm32f3xx.c **** 
 205:Src/system_stm32f3xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 206:Src/system_stm32f3xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  65              		.loc 1 206 0
  66 0000 1D4B     		ldr	r3, .L12
  67 0002 5B68     		ldr	r3, [r3, #4]
  68 0004 03F00C03 		and	r3, r3, #12
  69              	.LVL1:
 207:Src/system_stm32f3xx.c **** 
 208:Src/system_stm32f3xx.c ****   switch (tmp)
  70              		.loc 1 208 0
  71 0008 042B     		cmp	r3, #4
  72 000a 06D0     		beq	.L6
  73 000c 082B     		cmp	r3, #8
  74 000e 08D0     		beq	.L7
  75 0010 1BBB     		cbnz	r3, .L11
 209:Src/system_stm32f3xx.c ****   {
 210:Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 211:Src/system_stm32f3xx.c ****       SystemCoreClock = HSI_VALUE;
  76              		.loc 1 211 0
  77 0012 1A4A     		ldr	r2, .L12+4
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 6


  78 0014 1A4B     		ldr	r3, .L12+8
  79              	.LVL2:
  80 0016 1A60     		str	r2, [r3]
 212:Src/system_stm32f3xx.c ****       break;
  81              		.loc 1 212 0
  82 0018 22E0     		b	.L9
  83              	.LVL3:
  84              	.L6:
 213:Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 214:Src/system_stm32f3xx.c ****       SystemCoreClock = HSE_VALUE;
  85              		.loc 1 214 0
  86 001a 184A     		ldr	r2, .L12+4
  87 001c 184B     		ldr	r3, .L12+8
  88              	.LVL4:
  89 001e 1A60     		str	r2, [r3]
 215:Src/system_stm32f3xx.c ****       break;
  90              		.loc 1 215 0
  91 0020 1EE0     		b	.L9
  92              	.LVL5:
  93              	.L7:
 216:Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 217:Src/system_stm32f3xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 218:Src/system_stm32f3xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
  94              		.loc 1 218 0
  95 0022 154A     		ldr	r2, .L12
  96 0024 5368     		ldr	r3, [r2, #4]
  97              	.LVL6:
 219:Src/system_stm32f3xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
  98              		.loc 1 219 0
  99 0026 5268     		ldr	r2, [r2, #4]
 100              	.LVL7:
 220:Src/system_stm32f3xx.c ****       pllmull = ( pllmull >> 18) + 2;
 101              		.loc 1 220 0
 102 0028 C3F38343 		ubfx	r3, r3, #18, #4
 103              	.LVL8:
 104 002c 0233     		adds	r3, r3, #2
 105              	.LVL9:
 221:Src/system_stm32f3xx.c **** 
 222:Src/system_stm32f3xx.c **** #if defined (STM32F302xE) || defined (STM32F303xE) || defined (STM32F398xx)
 223:Src/system_stm32f3xx.c ****         predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 224:Src/system_stm32f3xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 225:Src/system_stm32f3xx.c ****       {
 226:Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 227:Src/system_stm32f3xx.c ****         SystemCoreClock = (HSE_VALUE / predivfactor) * pllmull;
 228:Src/system_stm32f3xx.c ****       }
 229:Src/system_stm32f3xx.c ****       else
 230:Src/system_stm32f3xx.c ****       {
 231:Src/system_stm32f3xx.c ****         /* HSI oscillator clock selected as PREDIV1 clock entry */
 232:Src/system_stm32f3xx.c ****         SystemCoreClock = (HSI_VALUE / predivfactor) * pllmull;
 233:Src/system_stm32f3xx.c ****       }
 234:Src/system_stm32f3xx.c **** #else      
 235:Src/system_stm32f3xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSI_DIV2)
 106              		.loc 1 235 0
 107 002e 12F4803F 		tst	r2, #65536
 108 0032 05D1     		bne	.L10
 236:Src/system_stm32f3xx.c ****       {
 237:Src/system_stm32f3xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 7


 238:Src/system_stm32f3xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 109              		.loc 1 238 0
 110 0034 134A     		ldr	r2, .L12+12
 111              	.LVL10:
 112 0036 02FB03F3 		mul	r3, r2, r3
 113              	.LVL11:
 114 003a 114A     		ldr	r2, .L12+8
 115 003c 1360     		str	r3, [r2]
 116 003e 0FE0     		b	.L9
 117              	.LVL12:
 118              	.L10:
 239:Src/system_stm32f3xx.c ****       }
 240:Src/system_stm32f3xx.c ****       else
 241:Src/system_stm32f3xx.c ****       {
 242:Src/system_stm32f3xx.c ****         predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 119              		.loc 1 242 0
 120 0040 0D4A     		ldr	r2, .L12
 121              	.LVL13:
 122 0042 D26A     		ldr	r2, [r2, #44]
 123 0044 02F00F02 		and	r2, r2, #15
 124 0048 511C     		adds	r1, r2, #1
 125              	.LVL14:
 243:Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 244:Src/system_stm32f3xx.c ****         SystemCoreClock = (HSE_VALUE / predivfactor) * pllmull;
 126              		.loc 1 244 0
 127 004a 0C4A     		ldr	r2, .L12+4
 128 004c B2FBF1F2 		udiv	r2, r2, r1
 129 0050 02FB03F3 		mul	r3, r2, r3
 130              	.LVL15:
 131 0054 0A4A     		ldr	r2, .L12+8
 132 0056 1360     		str	r3, [r2]
 133 0058 02E0     		b	.L9
 134              	.LVL16:
 135              	.L11:
 245:Src/system_stm32f3xx.c ****       }
 246:Src/system_stm32f3xx.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx */
 247:Src/system_stm32f3xx.c ****       break;
 248:Src/system_stm32f3xx.c ****     default: /* HSI used as system clock */
 249:Src/system_stm32f3xx.c ****       SystemCoreClock = HSI_VALUE;
 136              		.loc 1 249 0
 137 005a 084A     		ldr	r2, .L12+4
 138 005c 084B     		ldr	r3, .L12+8
 139              	.LVL17:
 140 005e 1A60     		str	r2, [r3]
 141              	.LVL18:
 142              	.L9:
 250:Src/system_stm32f3xx.c ****       break;
 251:Src/system_stm32f3xx.c ****   }
 252:Src/system_stm32f3xx.c ****   /* Compute HCLK clock frequency ----------------*/
 253:Src/system_stm32f3xx.c ****   /* Get HCLK prescaler */
 254:Src/system_stm32f3xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 143              		.loc 1 254 0
 144 0060 054B     		ldr	r3, .L12
 145 0062 5B68     		ldr	r3, [r3, #4]
 146 0064 C3F30313 		ubfx	r3, r3, #4, #4
 147 0068 074A     		ldr	r2, .L12+16
 148 006a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 8


 149              	.LVL19:
 255:Src/system_stm32f3xx.c ****   /* HCLK clock frequency */
 256:Src/system_stm32f3xx.c ****   SystemCoreClock >>= tmp;
 150              		.loc 1 256 0
 151 006c 044A     		ldr	r2, .L12+8
 152 006e 1368     		ldr	r3, [r2]
 153 0070 CB40     		lsrs	r3, r3, r1
 154 0072 1360     		str	r3, [r2]
 155 0074 7047     		bx	lr
 156              	.L13:
 157 0076 00BF     		.align	2
 158              	.L12:
 159 0078 00100240 		.word	1073876992
 160 007c 00127A00 		.word	8000000
 161 0080 00000000 		.word	.LANCHOR0
 162 0084 00093D00 		.word	4000000
 163 0088 00000000 		.word	.LANCHOR1
 164              		.cfi_endproc
 165              	.LFE124:
 167              		.global	APBPrescTable
 168              		.global	AHBPrescTable
 169              		.global	SystemCoreClock
 170              		.section	.rodata.AHBPrescTable,"a",%progbits
 171              		.align	2
 172              		.set	.LANCHOR1,. + 0
 175              	AHBPrescTable:
 176 0000 00       		.byte	0
 177 0001 00       		.byte	0
 178 0002 00       		.byte	0
 179 0003 00       		.byte	0
 180 0004 00       		.byte	0
 181 0005 00       		.byte	0
 182 0006 00       		.byte	0
 183 0007 00       		.byte	0
 184 0008 01       		.byte	1
 185 0009 02       		.byte	2
 186 000a 03       		.byte	3
 187 000b 04       		.byte	4
 188 000c 06       		.byte	6
 189 000d 07       		.byte	7
 190 000e 08       		.byte	8
 191 000f 09       		.byte	9
 192              		.section	.rodata.APBPrescTable,"a",%progbits
 193              		.align	2
 196              	APBPrescTable:
 197 0000 00       		.byte	0
 198 0001 00       		.byte	0
 199 0002 00       		.byte	0
 200 0003 00       		.byte	0
 201 0004 01       		.byte	1
 202 0005 02       		.byte	2
 203 0006 03       		.byte	3
 204 0007 04       		.byte	4
 205              		.section	.data.SystemCoreClock,"aw",%progbits
 206              		.align	2
 207              		.set	.LANCHOR0,. + 0
 210              	SystemCoreClock:
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 9


 211 0000 00127A00 		.word	8000000
 212              		.text
 213              	.Letext0:
 214              		.file 2 "d:\\tool_chain\\gcc-arm-none-eabi\\5.4 2016q3\\arm-none-eabi\\include\\machine\\_default_
 215              		.file 3 "d:\\tool_chain\\gcc-arm-none-eabi\\5.4 2016q3\\arm-none-eabi\\include\\sys\\_stdint.h"
 216              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 217              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
ARM GAS  D:\Programme\Cygwin\tmp\ccceZdA4.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f3xx.c
D:\Programme\Cygwin\tmp\ccceZdA4.s:22     .text.SystemInit:00000000 $t
D:\Programme\Cygwin\tmp\ccceZdA4.s:27     .text.SystemInit:00000000 SystemInit
D:\Programme\Cygwin\tmp\ccceZdA4.s:47     .text.SystemInit:00000018 $d
D:\Programme\Cygwin\tmp\ccceZdA4.s:52     .text.SystemCoreClockUpdate:00000000 $t
D:\Programme\Cygwin\tmp\ccceZdA4.s:57     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
D:\Programme\Cygwin\tmp\ccceZdA4.s:159    .text.SystemCoreClockUpdate:00000078 $d
D:\Programme\Cygwin\tmp\ccceZdA4.s:196    .rodata.APBPrescTable:00000000 APBPrescTable
D:\Programme\Cygwin\tmp\ccceZdA4.s:175    .rodata.AHBPrescTable:00000000 AHBPrescTable
D:\Programme\Cygwin\tmp\ccceZdA4.s:210    .data.SystemCoreClock:00000000 SystemCoreClock
D:\Programme\Cygwin\tmp\ccceZdA4.s:171    .rodata.AHBPrescTable:00000000 $d
D:\Programme\Cygwin\tmp\ccceZdA4.s:193    .rodata.APBPrescTable:00000000 $d
D:\Programme\Cygwin\tmp\ccceZdA4.s:206    .data.SystemCoreClock:00000000 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
