<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL')">CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/memory_reg_rw.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/memory_reg_rw.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1449"  onclick="showContent('inst_tag_1449')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1449_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1449_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod326_1.html#inst_tag_1449_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1449_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1450"  onclick="showContent('inst_tag_1450')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1450_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1450_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod326_1.html#inst_tag_1450_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1450_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1452"  onclick="showContent('inst_tag_1452')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_4_REG_COMP</a></td>
<td class="s9 cl rt"> 97.50</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1452_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1452_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod326_1.html#inst_tag_1452_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1452_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1451"  onclick="showContent('inst_tag_1451')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_3_REG_COMP</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1451_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1451_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod326_1.html#inst_tag_1451_Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1451_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1454"  onclick="showContent('inst_tag_1454')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1454_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1454_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod326_1.html#inst_tag_1454_Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1454_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1455"  onclick="showContent('inst_tag_1455')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_3_REG_COMP</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1455_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1455_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod326_1.html#inst_tag_1455_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1455_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1405"  onclick="showContent('inst_tag_1405')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1405_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1405_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1405_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1406"  onclick="showContent('inst_tag_1406')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1406_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1406_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1406_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1407"  onclick="showContent('inst_tag_1407')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1407_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1407_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1407_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1408"  onclick="showContent('inst_tag_1408')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1408_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1408_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1408_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1409"  onclick="showContent('inst_tag_1409')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1409_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1409_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1409_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1410"  onclick="showContent('inst_tag_1410')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1410_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1410_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1410_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1411"  onclick="showContent('inst_tag_1411')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1411_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1411_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1411_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1412"  onclick="showContent('inst_tag_1412')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1412_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1412_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1412_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1413"  onclick="showContent('inst_tag_1413')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1413_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1413_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1413_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1414"  onclick="showContent('inst_tag_1414')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1414_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1414_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1414_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1415"  onclick="showContent('inst_tag_1415')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1415_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1415_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1415_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1416"  onclick="showContent('inst_tag_1416')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1416_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1416_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1416_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1417"  onclick="showContent('inst_tag_1417')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1417_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1417_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1417_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1417_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1418"  onclick="showContent('inst_tag_1418')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1418_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1418_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1418_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1418_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1419"  onclick="showContent('inst_tag_1419')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1419_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1419_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1419_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1419_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1420"  onclick="showContent('inst_tag_1420')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1420_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1420_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1420_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1420_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1421"  onclick="showContent('inst_tag_1421')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1421_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1421_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1421_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1421_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1422"  onclick="showContent('inst_tag_1422')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1422_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1422_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1422_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1422_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1423"  onclick="showContent('inst_tag_1423')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1423_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1423_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1423_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1423_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1424"  onclick="showContent('inst_tag_1424')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1424_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1424_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1424_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1424_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1425"  onclick="showContent('inst_tag_1425')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1425_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1425_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1425_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1425_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1426"  onclick="showContent('inst_tag_1426')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1426_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1426_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1426_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1426_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1427"  onclick="showContent('inst_tag_1427')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1427_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1427_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1427_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1427_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1428"  onclick="showContent('inst_tag_1428')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1428_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1428_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1428_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1428_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1429"  onclick="showContent('inst_tag_1429')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1429_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1429_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1429_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1429_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1430"  onclick="showContent('inst_tag_1430')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1430_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1430_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1430_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1430_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_0.html#inst_tag_1431"  onclick="showContent('inst_tag_1431')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1431_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1431_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1431_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_0.html#inst_tag_1431_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1432"  onclick="showContent('inst_tag_1432')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1432_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1432_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1432_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1432_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1433"  onclick="showContent('inst_tag_1433')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1433_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1433_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1433_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1433_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1434"  onclick="showContent('inst_tag_1434')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1434_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1434_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1434_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1434_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1435"  onclick="showContent('inst_tag_1435')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1435_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1435_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1435_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1435_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1436"  onclick="showContent('inst_tag_1436')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1436_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1436_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1436_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1436_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1437"  onclick="showContent('inst_tag_1437')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1437_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1437_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1437_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1437_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1438"  onclick="showContent('inst_tag_1438')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1438_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1438_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1438_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1438_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1439"  onclick="showContent('inst_tag_1439')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1439_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1439_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1439_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1439_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1440"  onclick="showContent('inst_tag_1440')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1440_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1440_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1440_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1440_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1441"  onclick="showContent('inst_tag_1441')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1441_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1441_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1441_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1441_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1442"  onclick="showContent('inst_tag_1442')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1442_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1442_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1442_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1442_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1443"  onclick="showContent('inst_tag_1443')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1443_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1443_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1443_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1443_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1444"  onclick="showContent('inst_tag_1444')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1444_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1444_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1444_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1444_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1445"  onclick="showContent('inst_tag_1445')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1445_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1445_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1445_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1445_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1446"  onclick="showContent('inst_tag_1446')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1446_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1446_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1446_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1446_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1447"  onclick="showContent('inst_tag_1447')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1447_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1447_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1447_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1447_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1448"  onclick="showContent('inst_tag_1448')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1448_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1448_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1448_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1448_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1453"  onclick="showContent('inst_tag_1453')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1453_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1453_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1453_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1453_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1456"  onclick="showContent('inst_tag_1456')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1456_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1456_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1456_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1456_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1457"  onclick="showContent('inst_tag_1457')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1457_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1457_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1457_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1457_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_1.html#inst_tag_1458"  onclick="showContent('inst_tag_1458')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1458_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1458_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1458_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_1.html#inst_tag_1458_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1459"  onclick="showContent('inst_tag_1459')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1459_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1459_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1459_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1459_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1460"  onclick="showContent('inst_tag_1460')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1460_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1460_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1460_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1460_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1461"  onclick="showContent('inst_tag_1461')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1461_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1461_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1461_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1461_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1462"  onclick="showContent('inst_tag_1462')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1462_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1462_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1462_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1462_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1463"  onclick="showContent('inst_tag_1463')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1463_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1463_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1463_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1463_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1464"  onclick="showContent('inst_tag_1464')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1464_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1464_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1464_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1464_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1465"  onclick="showContent('inst_tag_1465')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1465_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1465_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1465_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1465_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1466"  onclick="showContent('inst_tag_1466')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1466_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1466_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1466_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1466_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1467"  onclick="showContent('inst_tag_1467')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1467_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1467_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1467_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1467_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1468"  onclick="showContent('inst_tag_1468')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1468_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1468_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1468_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1468_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1469"  onclick="showContent('inst_tag_1469')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1469_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1469_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1469_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1469_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1470"  onclick="showContent('inst_tag_1470')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1470_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1470_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1470_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1470_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1471"  onclick="showContent('inst_tag_1471')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1471_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1471_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1471_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1471_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1472"  onclick="showContent('inst_tag_1472')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1472_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1472_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1472_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1472_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1473"  onclick="showContent('inst_tag_1473')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1473_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1473_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1473_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1473_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1474"  onclick="showContent('inst_tag_1474')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1474_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1474_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1474_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1474_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1475"  onclick="showContent('inst_tag_1475')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1475_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1475_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1475_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1475_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1476"  onclick="showContent('inst_tag_1476')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1476_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1476_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1476_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1476_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1477"  onclick="showContent('inst_tag_1477')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1477_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1477_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1477_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1477_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1478"  onclick="showContent('inst_tag_1478')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1478_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1478_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1478_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1478_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1479"  onclick="showContent('inst_tag_1479')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1479_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1479_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1479_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1479_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1480"  onclick="showContent('inst_tag_1480')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1480_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1480_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1480_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1480_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1481"  onclick="showContent('inst_tag_1481')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1481_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1481_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1481_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1481_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1482"  onclick="showContent('inst_tag_1482')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1482_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1482_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1482_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1483"  onclick="showContent('inst_tag_1483')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1483_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1483_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1483_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1483_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1484"  onclick="showContent('inst_tag_1484')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1484_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1484_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1484_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1484_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_2.html#inst_tag_1485"  onclick="showContent('inst_tag_1485')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1485_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1485_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1485_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_2.html#inst_tag_1485_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_3.html#inst_tag_1486"  onclick="showContent('inst_tag_1486')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1486_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1486_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1486_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_3.html#inst_tag_1487"  onclick="showContent('inst_tag_1487')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1487_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1487_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1487_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_3.html#inst_tag_1488"  onclick="showContent('inst_tag_1488')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1488_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1488_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1488_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod326_3.html#inst_tag_1489"  onclick="showContent('inst_tag_1489')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1489_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1489_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1489_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod326_3.html#inst_tag_1489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL'>
<a name="Line"></a>
Line Coverage for Module : <a name="1322976291"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>107</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
106                             begin
107        1/1                      if (res_n = '0') then
108        1/1                          reg_value_r(i)  &lt;= reset_value_i(i);
109                                 elsif (rising_edge(clk_sys)) then
110        1/1                          if (wr_en = '1') then
111        1/1                              reg_value_r(i)  &lt;= data_in(i);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1322976291"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (WRITE AND CS)
             --1--     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="503114619"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 1, RESET_VALUE = (0 => '0') + DATA_WIDTH = 1, RESET_VALUE = (0 => '1') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1405_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1406_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1407_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1409_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1410_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1411_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1412_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1414_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1415_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1416_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1418_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1419_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1420_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1421_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1423_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1424_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1461_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1462_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1463_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1464_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1465_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1466_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1467_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1468_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1469_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1470_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1471_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1472_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1473_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1474_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1475_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1476_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1477_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1478_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1479_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1480_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1481_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1408_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1413_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1422_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1457_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1458_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1459_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1460_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="393715194"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 4, RESET_VALUE = ('0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1417_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="820405890"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 8, RESET_VALUE = ('0', '0', '0', '0', '0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1425_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1426_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1427_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1429_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1430_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1431_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1433_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1434_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1435_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1437_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1438_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1439_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1441_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1442_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1443_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1445_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1446_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1447_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s7 cl rt"> 79.31</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1449_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s7 cl rt"> 79.31</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1450_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.28</td>
<td class="s9 cl rt"> 93.10</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1451_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1453_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.28</td>
<td class="s9 cl rt"> 93.10</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1454_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 99.14</td>
<td class="s9 cl rt"> 96.55</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1455_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">58</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1481969281"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 5, RESET_VALUE = ('0', '0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_0.html#inst_tag_1428_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1432_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1436_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1440_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1444_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1448_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.50</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1452_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_1.html#inst_tag_1456_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996356809"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 3, RESET_VALUE = ('0', '0', '1') + DATA_WIDTH = 3, RESET_VALUE = ('0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1482_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1483_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1484_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_2.html#inst_tag_1485_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_3.html#inst_tag_1486_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_3.html#inst_tag_1487_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_3.html#inst_tag_1488_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod326_3.html#inst_tag_1489_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1322976291"></a>
<a href="mod326.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
108                        reg_value_r(i)  <= reset_value_i(i);
           <font color = "green">                ==></font>
109                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
110                        if (wr_en = '1') then
                           <font color = "green">-3-</font>  
111                            reg_value_r(i)  <= data_in(i);
           <font color = "green">                    ==></font>
112                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
113                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
