// Seed: 84612544
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output wand id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri id_13,
    output supply1 id_14
);
  wire id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input wire id_7,
    output wire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output tri1 id_16,
    output wire id_17,
    output wire id_18,
    input supply1 id_19,
    output tri id_20,
    inout tri id_21,
    input supply0 id_22,
    input uwire id_23,
    output uwire id_24,
    input uwire id_25,
    input wor id_26,
    input wor id_27,
    input uwire id_28,
    input uwire id_29,
    input tri id_30,
    output logic id_31,
    input wand id_32,
    input wire id_33
);
  assign id_0 = 1'b0;
  always @(id_33) id_9 = 1;
  always @(*) begin : LABEL_0
    id_31 <= id_3 == id_26;
  end
  module_0 modCall_1 (
      id_32,
      id_19,
      id_26,
      id_21,
      id_14,
      id_3,
      id_3,
      id_21,
      id_15,
      id_7,
      id_11,
      id_30,
      id_23,
      id_29,
      id_5
  );
endmodule
