// Seed: 870275465
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8
    , id_44,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    output wire id_13
    , id_45,
    input uwire id_14,
    output wire id_15,
    input wire id_16,
    input uwire id_17,
    input tri id_18,
    output wor id_19,
    input wor id_20,
    output uwire id_21,
    output wire id_22,
    input tri id_23,
    input tri id_24,
    input wand id_25,
    input wire id_26,
    input tri1 id_27,
    input tri0 id_28,
    input wire id_29,
    input tri id_30,
    output tri0 id_31,
    input tri id_32,
    output uwire id_33,
    output tri1 id_34,
    input supply1 id_35,
    input tri0 id_36,
    output wor id_37,
    input wire id_38
    , id_46,
    output wire id_39,
    input tri0 id_40,
    output supply0 id_41,
    input tri1 id_42
);
  always @(id_28 or 1) begin : LABEL_0
    id_19 = 1;
  end
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_5,
      id_2,
      id_5,
      id_4,
      id_0,
      id_2,
      id_1,
      id_3,
      id_5,
      id_0,
      id_4,
      id_2,
      id_1,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3,
      id_0,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_5,
      id_0,
      id_5,
      id_0
  );
  assign modCall_1.id_16 = 0;
  uwire id_7 = (1);
endmodule
