INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2458] undeclared symbol mod_next, assumed default net type wire [C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/vga_sync.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sim_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
