// Seed: 3119269254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_8 = 1;
  assign id_4 = id_7;
  assign id_6 = id_3;
  assign id_4 = id_4;
  assign id_4 = id_8;
  always @(1'h0 or posedge 1) id_8 = 1;
  integer id_9 = id_2, id_10;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
