#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  8 22:23:03 2024
# Process ID: 13724
# Current directory: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5808 F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.xpr
# Log file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/vivado.log
# Journal file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST\vivado.jou
# Running On: DESKTOP-9J8ND72, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 14907 MB
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found 'f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.457 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <design_1> from block design file <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /proc_sys_reset_0/ext_reset_in
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 10 .. 11}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
make_wrapper -files [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/FCLK_RESET0_N'
Wrote  : <F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.707 ; gain = 118.250
generate_target all [get_files  F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.395 ; gain = 65.688
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
export_ip_user_files -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 design_1_proc_sys_reset_0_1_synth_1 -jobs 10
[Sun Sep  8 22:25:50 2024] Launched design_1_processing_system7_0_1_synth_1, design_1_proc_sys_reset_0_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files -ipstatic_source_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/modelsim} {questa=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/questa} {riviera=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/riviera} {activehdl=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
save_bd_design
Wrote  : <F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /processing_system7_0/FCLK_RESET0_N -filter {path == /processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/FCLK_RESET0_N'
Wrote  : <F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File f:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.883 ; gain = 12.250
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
export_ip_user_files -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 design_1_proc_sys_reset_0_1_synth_1 -jobs 10
[Sun Sep  8 22:27:27 2024] Launched design_1_processing_system7_0_1_synth_1, design_1_proc_sys_reset_0_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files -ipstatic_source_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/modelsim} {questa=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/questa} {riviera=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/riviera} {activehdl=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 22:31:31 2024...
