$date
	Mon Aug 18 17:25:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 ! y $end
$var wire 3 % next_state [2:0] $end
$var parameter 32 & S0 $end
$var parameter 32 ' S1 $end
$var parameter 32 ( S2 $end
$var parameter 32 ) S3 $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 *
b0 %
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
#12000
0#
#15000
b1 %
1$
1"
#20000
0"
#25000
b10 %
b1 *
1"
#30000
0"
#35000
b10 *
b11 %
0$
1"
#40000
0"
#45000
1!
b11 *
b1 %
1$
1"
#50000
0"
#55000
b10 %
0!
b1 *
1"
#60000
0"
#65000
b10 *
b11 %
0$
1"
#70000
0"
#75000
1!
b11 *
b1 %
1$
1"
#80000
0"
#85000
b10 %
0!
b1 *
1"
#90000
0"
#95000
b10 *
b11 %
0$
1"
#100000
0"
#105000
1!
b11 *
b1 %
1$
1"
#110000
0"
#115000
b10 %
0!
b1 *
1"
#120000
0"
#125000
b10 %
b10 *
1"
#130000
0"
#135000
1"
