#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 10 10:12:55 2018
# Process ID: 2460
# Log file: D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.srcs/constrs_1/new/111.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 503.027 ; gain = 286.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 507.172 ; gain = 4.145
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 225cfe5de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 975.445 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: 186e52500

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 975.445 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 378 unconnected nets.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 226e0df05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.445 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 975.445 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 226e0df05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 975.445 ; gain = 0.000
Implement Debug Cores | Checksum: 1d1fdb664
Logic Optimization | Checksum: 1d1fdb664

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 226e0df05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 975.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 975.445 ; gain = 472.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 975.445 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 17ded1541

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 975.445 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 975.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 975.445 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: f1de01fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 975.445 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: f1de01fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: f1de01fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: a3adcf25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178e47e62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 15cac3f69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 2.2.1 Place Init Design | Checksum: 13065c864

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 2.2 Build Placer Netlist Model | Checksum: 13065c864

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 13065c864

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 2.3 Constrain Clocks/Macros | Checksum: 13065c864

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 2 Placer Initialization | Checksum: 13065c864

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18fd36068

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18fd36068

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1537cdb26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: badbb178

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: badbb178

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: de47fa96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 72de5d12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 4.6 Small Shape Detail Placement | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 4 Detail Placement | Checksum: 190ceb2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 165a60431

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 165a60431

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.529. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 5.2.2 Post Placement Optimization | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 5.2 Post Commit Optimization | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 5.5 Placer Reporting | Checksum: 112465875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: e0878c1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Phase 5 Post Placement Optimization and Clean-Up | Checksum: e0878c1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
Ending Placer Task | Checksum: aa60bd36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 997.652 ; gain = 22.207
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 997.652 ; gain = 22.207
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 997.652 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 997.652 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 997.652 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 997.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 134caf94a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1098.902 ; gain = 101.250

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 134caf94a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.000 ; gain = 102.348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 134caf94a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.070 ; gain = 110.418
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22b6a78d3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1131.590 ; gain = 133.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.467 | TNS=0.000  | WHS=-0.192 | THS=-23.641|

Phase 2 Router Initialization | Checksum: 151ad4eab

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 133e27416

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b28d42c4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.544 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 40dd22c2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
Phase 4 Rip-up And Reroute | Checksum: 40dd22c2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 3425d861

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.558 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 3425d861

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3425d861

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
Phase 5 Delay and Skew Optimization | Checksum: 3425d861

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: cc06fad4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.558 | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: a27686dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.190069 %
  Global Horizontal Routing Utilization  = 0.219828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25cc4eb4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25cc4eb4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8ff4cfe6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.558 | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8ff4cfe6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1131.590 ; gain = 133.938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1131.590 ; gain = 133.938
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1131.590 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/5Project/PYNQ/Air-conditioning-infrared-remote-control/project_ps_3/project_ps_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Jun 10 10:14:23 2018...
