#-----------------------------------------------------------
# Vivado v2019.1_EP06_159265 (64-bit)
# SW Build (by stepheny) on Fri Oct 11 16:37:07 PDT 2019
# IP Build 2548770 on Wed May 29 13:01:34 MDT 2019
# Start of session at: Wed Apr 19 01:06:24 2023
# Process ID: 2200
# Current directory: /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original
# Command line: vivado -mode batch -notrace -source /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vivado_v7/compil_vivado_v7.tcl -tempDir tmp_dcp
# Log file: /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/vivado.log
# Journal file: /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Sourcing tcl script '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/scripts/Vivado_init.tcl'
source /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vivado_v7/compil_vivado_v7.tcl -notrace
[SW_FPGA] - INFO : Loading zebu_fpga_compile_env.tcl
[SW_FPGA] - INFO : Loading vivado_common_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_proc_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_v7_pkg.tcl
[SW_FPGA] - INFO : Loading triton_common_pkg.tcl

[SW_FPGA] - INFO : Generating XDC WA for Vivado V7 Link_design

[SW_FPGA] - INFO : Vivado Parameters used 
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
VIVADO_ENABLE_MULTI_MACHINE_MPF=0

[SW_FPGA] - INFO : top fpga name is: fx_top
[SW_FPGA] - INFO : bitgen options sets [-w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable] 
0 Beta devices matching pattern found, 0 enabled.
[SW_FPGA] - INFO : Default Vivado params loaded
[SW_FPGA] - INFO : Disable place.autoLaguna
[SW_FPGA] - INFO : place.opportunisticLagunaRegUse  false
[SW_FPGA] - INFO : physynth.enableLagunaSites  false
[SW_FPGA] - INFO : physynth.slrCrossingOptTnsInExplore false
[SW_FPGA] - INFO : VIVADO_FORCE_REPLICATION=ON
[SW_FPGA] - INFO : Default Vivado message config loaded
[SW_FPGA] - INFO : FPGA (FX)=F00 is being compiled
[SW_FPGA] - INFO : Advanced Vivado Debug parameters [Enabled]
[SW_FPGA] - INFO : Vivado params selectable: Delete Empty Hierarchy with Dont touch => [enabled]
[SW_FPGA] - hw_type is v7
[SW_FPGA] - INFO : Vivado params selectable: Multithreading value = 4
[SW_FPGA] - INFO : Vivado params selectable: Global Hold Iter => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: route SLL Assignment  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: place_design BUFG insertion in 2017.3  => [enabled]
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_set_options_variable 1 mins
[SW_FPGA] - INFO : Extra BUFG Insertion by Vivado [disabled]

[SW_FPGA] - INFO : Sources files loading ...


[SW_FPGA]: Link design
Command: link_design -top fx_top -part xc7v2000tflg1925-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Parsing EDIF File [./design.edf]
Finished Parsing EDIF File [./design.edf]
INFO: [Project 1-454] Reading design checkpoint '/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/vd_top.dcp' for cell 'vd_top'
INFO: [Project 1-454] Reading design checkpoint '/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/vde_mon_top.dcp' for cell 'vde_mon_top'
INFO: [Project 1-454] Reading design checkpoint '/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/fwc_ip_hs_cluster_32.dcp' for cell 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]'
INFO: [Project 1-454] Reading design checkpoint '/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/qiwc_ip_cluster.dcp' for cell 'wc_ip_top/wrapper/qiwc_ip_cluster'
INFO: [Netlist 29-17] Analyzing 4832 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_AR69152
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/no_dont_touch.xdc]
Finished Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/no_dont_touch.xdc]
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3458.664 ; gain = 0.000 ; free physical = 179320 ; free virtual = 188149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2680 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 68 instances
  AND2 => LUT2: 31 instances
  FD => FDRE: 484 instances
  FDC => FDCE: 217 instances
  FDE => FDRE: 195 instances
  FDP => FDPE: 66 instances
  FDR => FDRE: 25 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 2 instances
  FDS => FDSE: 68 instances
  FD_1 => FDRE (inverted pins: C): 41 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IODELAY => IDELAYE2: 5 instances
  LD => LDCE: 372 instances
  LD_1 => LDCE (inverted pins: G): 1 instances
  MMCME2_BASE => MMCME2_ADV: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  OR3 => LUT3: 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 18 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances
  RAMB36_EXP => RAMB36E1: 2 instances
  SYSMON => XADC: 1 instances
  XOR2 => LUT2: 4 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 3458.664 ; gain = 1979.031 ; free physical = 179320 ; free virtual = 188149
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.collectionResultDisplayLimit, tcl.statsThreshold
[SW_FPGA] - INFO : Link design ended successfully
Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/dont_touch.xdc]
Finished Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/dont_touch.xdc]
[SW_FPGA] - INFO : Sources files loaded and linked
[SW_FPGA] - INFO : Vivado message settings set
[SW_FPGA] - INFO : Settings based on environment variables beginning with VIVADO_KNOB_ :




  

#################################################################################
##                 VIVADO : STEP NETLIST_ANALYSIS_PREPROCESSING                ##
#################################################################################
##  phase:linked_analysis  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 175 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.32|0.97|0.40 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start netlist_analys_preproc phase
netlist_analys_preproc start time: 1681884464
netlist_analys_preproc start date: Wed Apr 19 01:07:44 CDT 2023



[SW_FPGA] - REPORTS : running zVreports_fpgaIO
  |- Total interface : 1 IO + 0 MGT IO
      |- 0  	 Socket input
      |- 1  	 Socket output
      |- 0  	 MGT_Socket input
      |- 0 	 MGT_Socket output
           |- MGT version: GT_GP

[SW_FPGA] - REPORTS : running zVreports_fpgaIO_distribution target=V7
+----------------------------------++-----------------------------+
| bank 22 | R=0     | S=0          || bank 42 | R=0     | S=0     |
| bank 21 | R=0     | S=0          || bank 41 | R=0     | S=0     |
| bank 20 | R=0     | S=0          || bank 40 | R=0     | S=1     |
+----------------------------------++-----------------------------+
| bank 19 | R=0     | S=0          || bank 39 | R=0     | S=0     |
| bank 18 | R=0     | S=0          || bank 38 | R=0     | S=0     |
| bank 17 | R=0     | S=0          || bank 37 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 16 | R=0     | S=0          || bank 36 | R=0     | S=0     |
| bank 15 | R=0     | S=0          || bank 35 | R=0     | S=0     |
| bank 14 | R=0     | S=0          || bank 34 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 13 | R=0     | S=0          || bank 33 | R=0     | S=0     |
| bank 12 | R=0     | S=0          || bank 32 | R=0     | S=0     |
| bank 11 | R=0     | S=0          || bank 31 | R=0     | S=0     |
+----------------------------------++-----------------------------+

[SW_FPGA] - REPORTS : running zVreports_zview
  |- 51 zview cells
  |- 144 FF cells as zview
       |- 0 FF cells as zview in sockets
  |- Total = 195 cells used

[SW_FPGA] - REPORTS : running pVivado_check_zpv_data
  |- 134 fwc
  |- 0 qiwc

[SW_FPGA] - REPORTS : running zVreports_BUFG_pins @ phase: linked

design/U0_M0_F0/zbufg_zcgen_w_zcg_compositeClock
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 12486   | 12486   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 45      | 44      | 1       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/U0_M0_F0/zbufg_zebu_zdly_z_dclk_delay_12524327392187371745
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 370     | 0       | 370     | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 826     | 799     | 0       | 20      | 0       | 7       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk_hs/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 9       | 2       | 0       | 0       | 7       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clko/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 2474    | 2471    | 0       | 1       | 1       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 97      | 94      | 0       | 0       | 0       | 0       | 0       | 0       | 1       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_1/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 9759    | 3492    | 0       | 18      | 6249    | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_3/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0
[SW_FPGA] - REPORTS : running zVreports_get_CST_fanout > 1000
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins -of_objects [get_cells * -hier -filter { REF_NAME == GND }] -filter { DIRECTION == OUT }] -filter { FLAT_PIN_COUNT == 1 }'.
   |- GND cells impacted: 4
      |- 10615 	: design/zaddsafe22_GND
      |- 1267 	: wc_ip_top/wrapper/N1
      |- 1409 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/N0
      |- 1216 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/GND_1
   |- VCC cells impacted: 1
      |- 1027 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/VCC_1


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy
wc_ip_top  : count=56491   ioPort=536765
wc_ip_top/wrapper  : count=56489   ioPort=536861
wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]  : count=50818   ioPort=12461


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy_zNetgen
    |- file_name = csv/subsystems_ordered_by_norm_design_ZN.csv
    |- module_name=fx_macro_xclk2_DEVICE_7_0  |  REG%=47  |  REG=865  |  LUT%=69  |  LUT%=804  |  IO=0  |  instance=0

[SW_FPGA] - INFO : Check Multidriver Nets
    |- No multi driven nets found

[SW_FPGA] - INFO : Check unconneced LUT inputs pins
    |- No Unconnected lut pins found






  

#################################################################################
##                             VIVADO : STEP READ_CONSTRAINTS                  ##
#################################################################################
##  phase:constraints  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 175 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.20|0.98|0.41 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start read_constraints phase
read_constraints start time: 1681884473
read_constraints start date: Wed Apr 19 01:07:53 CDT 2023

[SW_FPGA] - PROC : zVivado_MDTMX_DisableSocketPblock done
Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2]'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2_dv4]'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:57]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2_dv4'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks {CLK_sys_xclk2 CLK_sys_xclk2_dv4}]'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_dut_event_0[*]/zwc_dut_clk_r'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-through [get_nets {wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_dut_event_0[*]/zwc_dut_clk_r}]'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:251]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:252]
INFO: [Vivado 12-3520] Assignment of 'ser0' to a pblock 'pblock_bk40' means that all children of 'ClockRegion000SD_40B' are in the pblock. Changing the pblock assignment to 'ClockRegion000SD_40B'. [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:260]
Finished Parsing XDC File [/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]

[SW_FPGA] - INFO : Generating zpar false path constraints
[SW-FPGA] - PROC : called zVreports_zrm



  

#################################################################################
##                             VIVADO : STEP OPT_DESIGN                        ##
#################################################################################
##  phase:opt  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 174 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.95|1.05|0.45 / 40  MemAvail: 178 GB

[SW_FPGA] - INFO : start opt_design phase
opt_design start time: 1681884508
opt_design start date: Wed Apr 19 01:08:28 CDT 2023

[SW_FPGA] - INFO : Vivado opt_design_options [-verbose -retarget -propconst -sweep ]
Command: opt_design -verbose -retarget -propconst -sweep
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1184 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4383.238 ; gain = 51.832 ; free physical = 178902 ; free virtual = 187731

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-442] LUT Reduction optimized 1166 LUTs
INFO: [Opt 31-138] Pushed 21 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e76c7c9a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4513.238 ; gain = 64.004 ; free physical = 178788 ; free virtual = 187618
INFO: [Opt 31-389] Phase Retarget created 1147 cells and removed 1796 cells
INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-433] A multi output cell CARRY4 is bypassed and removed due to input pins: CYINIT, S[3], S[2], S[1], and S[0]. Cell:wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/fifos_empty_and0000_wg_cy[0]_CARRY4
INFO: [Opt 31-433] A multi output cell CARRY4 is bypassed and removed due to input pins: CYINIT, S[3], S[2], S[1], and S[0]. Cell:wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/fifos_empty_and0000_wg_cy[4]_CARRY4
INFO: [Opt 31-433] A multi output cell CARRY4 is bypassed and removed due to input pins: CYINIT, S[2], S[1], S[0], and S[3]. Cell:design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib_slave_0/Mcompar_read_offset_ok_cy[0]_CARRY4
INFO: [Opt 31-442] LUT Reduction optimized 1766 LUTs
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1a7be03b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4513.238 ; gain = 64.004 ; free physical = 178295 ; free virtual = 187130
INFO: [Opt 31-389] Phase Constant propagation created 1766 cells and removed 23104 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12259 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[10]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[11]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[12]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[13]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[14]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[15]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[2]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[3]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[4]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[5]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[6]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[7]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[8]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[9]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP RAMB36E1.
Phase 3 Sweep | Checksum: 2421b7277

Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 4513.238 ; gain = 64.004 ; free physical = 177087 ; free virtual = 185940
INFO: [Opt 31-389] Phase Sweep created 384 cells and removed 28479 cells
INFO: [Opt 31-1021] In phase Sweep, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 2226a7d6e

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 4513.238 ; gain = 64.004 ; free physical = 177088 ; free virtual = 185940
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |            1147  |            1796  |                                             42  |
|  Constant propagation     |            1766  |           23104  |                                          12259  |
|  Sweep                    |             384  |           28479  |                                            243  |
|  Post Processing Netlist  |               0  |               4  |                                             66  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 118b825d6

Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 4513.238 ; gain = 64.004 ; free physical = 177115 ; free virtual = 185968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177168 ; free virtual = 186021
Ending Netlist Obfuscation Task | Checksum: 118b825d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177168 ; free virtual = 186021
INFO: [Common 17-83] Releasing license: Implementation
156770 Infos, 1190 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 4513.238 ; gain = 189.836 ; free physical = 177170 ; free virtual = 186023
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold





  

#################################################################################
##             VIVADO : STEP POST_OPT_NETLIST_ANALYS_PROCESSING                ##
#################################################################################
[SW_FPGA] - INFO : start post_opt_netlist_analys_preproc phase
post_opt_netlist_analys_preproc start time: 1681884654
post_opt_netlist_analys_preproc start date: Wed Apr 19 01:10:54 CDT 2023


[SW-FPGA] - INFO : No MUXCY/XORCY in the netlist


  

#################################################################################
##                             VIVADO : STEP TRITON                            ##
#################################################################################
##  phase:triton  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 173 GB  -  LoadAverage (5s|5min|15min / NBcpu): 3.73|2.25|0.99 / 40  MemAvail: 177 GB

[SW_FPGA] - INFO : start triton phase
triton start time: 1681884655
triton start date: Wed Apr 19 01:10:55 CDT 2023

[SW_FPGA] - INFO : Deleting intermediate triton file
[SW_FPGA] - INFO : ZEBU_TRITON_ZS3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs3
[SW_FPGA] - INFO : Found: 8 BUFG : max for triton run is set to [15]
[SW_FPGA] - INFO : TRITON flow generating false_path_zpar.xdc file for triton constraints
[SW_FPGA] - INFO : TRITON flow generating fx_macro_slr.xdc file for triton constraints
[SW_FPGA] - INFO : removing un-supported DONT_TOUCH property from design_triton.xdc
[SW_FPGA] - INFO : Applying triton WA on -quiet option
[SW_FPGA] - INFO : design_triton.xdc well generated
[SW_FPGA] - INFO : design_triton.edf well generated

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177264 ; free virtual = 186118

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177262 ; free virtual = 186115

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177262 ; free virtual = 186115

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177262 ; free virtual = 186115

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177262 ; free virtual = 186115

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177236 ; free virtual = 186090

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177235 ; free virtual = 186089

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.238 ; gain = 0.000 ; free physical = 177248 ; free virtual = 186102

[SW_FPGA] - INFO : ioclock.xdc well generated

[SW_FPGA] - INFO : design_triton.xdc modified for triton
[SW_FPGA] - INFO : Triton param [target_util 10]
LUT6 rate for adaptive triton lut6 config is 965
[SW_FPGA] - INFO : File triton.tcl file generated

[SW_FPGA] - INFO : Runing triton with triton.tcl file
[SW_FPGA] - INFO : Triton placer ended successfully
[SW_FPGA] - INFO : Getting design or placement information after First pass triton
                    ################# Design information #######################
                    # SLL CUT between SLR3 and SLR2 ==>	  2
                    # SLL CUT between SLR2 and SLR1 ==>	  18
                    # SLL CUT between SLR1 and SLR0 ==>	  8
                    # SLR3 utilization              ==>	  0.0%
                    # SLR2 utilization              ==>	  3.4%
                    # SLR1 utilization              ==>	  0.0%
                    # SLR0 utilization              ==>	  0.0%
                    # Timing results - violated ?   ==>	  0
                    ###########################################################

[SW_FPGA] - INFO : Launching Adaptive trition run



  

#################################################################################
##                             VIVADO : STEP POST_TRITON                       ##
#################################################################################
##  phase:post_triton  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 171 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.70|2.33|1.16 / 40  MemAvail: 175 GB

[SW_FPGA] - INFO : start post_triton phase
post_triton start time: 1681884764
post_triton start date: Wed Apr 19 01:12:44 CDT 2023

[SW_FPGA] - INFO : Sourcing placement.tcl
[SW-FPGA]: Sourcing placement.tcl in compressed format
[SW-FPGA]: Sourcing placement.tcl - phase 2
[SW_FPGA] - INFO : Sourcing placement.tcl 2nd time
[SW_FPGA] - INFO : Deleting intermediate triton file
[SW_FPGA] - INFO : launching zVivado_unplace_if_timing_KO
[SW_FPGA] - INFO : Vivado_unplace_if_timing_KO : No cells detected for iZRM
[SW_FPGA] - INFO : Continue with Triton Placer
[SW_FPGA] - CATCH :   COMMAND: zVreports_tritonLog_wo_wrapper run1   ERROR_MSG: couldn't open "./fpga_reports/run1/triton.log": no such file or directory

 ####################################################################################
  ##                             VIVADO : STEP INCR_DFLOW                      ##
  #################################################################################


  

#################################################################################
##                             VIVADO : STEP PLACE_DESIGN                      ##
#################################################################################
##  phase:place  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 174 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.21|2.25|1.18 / 40  MemAvail: 178 GB

[SW_FPGA] - INFO : start place_design phase
place_design start time: 1681884806
place_design start date: Wed Apr 19 01:13:26 CDT 2023

[SW_FPGA] - INFO : setting vivado place_design param regarding Triton flow
[SW_FPGA] - INFO : Vivado place_design_options [-timing_summary -directive Quick ]

Command: place_design -timing_summary -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 134 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178843 ; free virtual = 187696
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ca490d3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178833 ; free virtual = 187686
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178694 ; free virtual = 187547

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7b3fd23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178532 ; free virtual = 187385

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7ed4bdb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178493 ; free virtual = 187346

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7ed4bdb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178491 ; free virtual = 187344
Phase 1 Placer Initialization | Checksum: 1e7ed4bdb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.242 ; gain = 0.000 ; free physical = 178489 ; free virtual = 187342

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7ed4bdb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.258 ; gain = 19.016 ; free physical = 178431 ; free virtual = 187284

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1537d1c4d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178286 ; free virtual = 187139
Phase 2 Global Placement | Checksum: 1537d1c4d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178324 ; free virtual = 187177

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1537d1c4d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178303 ; free virtual = 187157

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d00fa376

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178266 ; free virtual = 187119

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1537d1c4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178260 ; free virtual = 187114

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1537d1c4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178259 ; free virtual = 187113

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 262d77f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178291 ; free virtual = 187145

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 262d77f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178313 ; free virtual = 187167

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 262d77f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178318 ; free virtual = 187171
Phase 3 Detail Placement | Checksum: 262d77f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178321 ; free virtual = 187174

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 262d77f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178328 ; free virtual = 187181

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 262d77f00

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178372 ; free virtual = 187225

Phase 4.3 Placer Reporting

Phase 4.3.1 updateTiming final
Phase 4.3.1 updateTiming final | Checksum: 262d77f00

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178376 ; free virtual = 187229
Phase 4.3 Placer Reporting | Checksum: 262d77f00

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178378 ; free virtual = 187231

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4548.262 ; gain = 0.000 ; free physical = 178379 ; free virtual = 187232
Phase 4.4 Final Placement Cleanup | Checksum: 203fd5edf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178381 ; free virtual = 187234
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 203fd5edf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178383 ; free virtual = 187236
Ending Placer Task | Checksum: 11c8e9178

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4548.262 ; gain = 35.020 ; free physical = 178386 ; free virtual = 187240
INFO: [Common 17-83] Releasing license: Implementation
156782 Infos, 1191 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold

# ===========================================
# place_design Summary
# ===========================================

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_place_design 1 mins
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1_EP06_159265 (lin64) Build 0 Fri Oct 11 16:37:07 PDT 2019
| Date         : Wed Apr 19 01:13:48 2023
| Host         : csce-quinn-s1.engr.tamu.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file ./fpga_reports/vivado/report_placed_ulization.rpt
| Design       : fx_top
| Device       : 7v2000tflg1925-1
| Design State : Fully Placed
----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity and Clocking Utilization
12. SLR Connectivity Matrix
13. SLR Slice Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3934 |  3932 |   1221600 |  0.32 |
|   LUT as Logic             | 3253 |  3251 |   1221600 |  0.27 |
|   LUT as Memory            |  681 |   681 |    344800 |  0.20 |
|     LUT as Distributed RAM |  264 |   264 |           |       |
|     LUT as Shift Register  |  417 |   417 |           |       |
| Slice Registers            | 4159 |  4159 |   2443200 |  0.17 |
|   Register as Flip Flop    | 3787 |  3787 |   2443200 |  0.16 |
|   Register as Latch        |  372 |   372 |   2443200 |  0.02 |
| F7 Muxes                   |  125 |   125 |    610800 |  0.02 |
| F8 Muxes                   |   51 |    51 |    305400 |  0.02 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 2     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 131   |          Yes |           - |          Set |
| 929   |          Yes |           - |        Reset |
| 115   |          Yes |         Set |            - |
| 2982  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2635 |     0 |    305400 |  0.86 |
|   SLICEL                                   | 1724 |     0 |           |       |
|   SLICEM                                   |  911 |     0 |           |       |
| LUT as Logic                               | 3253 |  3251 |   1221600 |  0.27 |
|   using O5 output only                     |  261 |       |           |       |
|   using O6 output only                     | 2493 |       |           |       |
|   using O5 and O6                          |  499 |       |           |       |
| LUT as Memory                              |  681 |   681 |    344800 |  0.20 |
|   LUT as Distributed RAM                   |  264 |   264 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  264 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |  417 |   417 |           |       |
|     using O5 output only                   |  384 |       |           |       |
|     using O6 output only                   |   33 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 4159 |     0 |   2443200 |  0.17 |
|   Register driven from within the Slice    | 1170 |       |           |       |
|   Register driven from outside the Slice   | 2989 |       |           |       |
|     LUT in front of the register is unused | 2651 |       |           |       |
|     LUT in front of the register is used   |  338 |       |           |       |
| Unique Control Sets                        |  223 |       |    305400 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |      1292 |  0.31 |
|   RAMB36/FIFO*    |    4 |     4 |      1292 |  0.31 |
|     RAMB36E1 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      2584 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2160 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  129 |   129 |      1200 | 10.75 |
|   IOB Master Pads           |   67 |       |           |       |
|   IOB Slave Pads            |   62 |       |           |       |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        24 |  0.00 |
| PHASER_REF                  |    0 |     0 |        24 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        96 |  0.00 |
| IN_FIFO                     |    0 |     0 |        96 |  0.00 |
| IDELAYCTRL                  |    3 |     0 |        24 | 12.50 |
| IBUFDS                      |   17 |    17 |      1152 |  1.48 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        96 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        96 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |   12 |    12 |      1200 |  1.00 |
|   IDELAYE2 only             |   12 |    12 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1200 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    7 |     7 |      1200 |  0.58 |
|   ISERDES                   |    7 |     7 |           |       |
| OLOGIC                      |   10 |    10 |      1200 |  0.83 |
|   OUTFF_ODDR_Register       |    3 |     3 |           |       |
|   OSERDES                   |    7 |     7 |           |       |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+--------------+------+-------+-----------+-------+
|   Site Type  | Used | Fixed | Available | Util% |
+--------------+------+-------+-----------+-------+
| BUFGCTRL     |    8 |     3 |       128 |  6.25 |
| BUFIO        |    1 |     1 |        96 |  1.04 |
|   BUFIO only |    1 |     1 |           |       |
| MMCME2_ADV   |    4 |     2 |        24 | 16.67 |
| PLLE2_ADV    |    0 |     0 |        24 |  0.00 |
| BUFMRCE      |    0 |     0 |        48 |  0.00 |
| BUFHCE       |    0 |     0 |       288 |  0.00 |
| BUFR         |    1 |     0 |        96 |  1.04 |
+--------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |        16 |   0.00 |
| CAPTUREE2   |    4 |     0 |         4 | 100.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         4 |   0.00 |
| ICAPE2      |    0 |     0 |         8 |   0.00 |
| PCIE_2_1    |    0 |     0 |         4 |   0.00 |
| STARTUPE2   |    4 |     0 |         4 | 100.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2984 |        Flop & Latch |
| LUT2       |  970 |                 LUT |
| LUT6       |  965 |                 LUT |
| LUT3       |  709 |                 LUT |
| LUT4       |  628 |                 LUT |
| FDCE       |  557 |        Flop & Latch |
| LUT5       |  389 |                 LUT |
| SRL16E     |  384 |  Distributed Memory |
| LDCE       |  372 |        Flop & Latch |
| CARRY4     |  209 |          CarryLogic |
| RAMS32     |  192 |  Distributed Memory |
| FDPE       |  131 |        Flop & Latch |
| MUXF7      |  125 |               MuxFx |
| FDSE       |  115 |        Flop & Latch |
| LUT1       |   91 |                 LUT |
| RAMS64E    |   72 |  Distributed Memory |
| OBUF       |   53 |                  IO |
| MUXF8      |   51 |               MuxFx |
| SRLC32E    |   33 |  Distributed Memory |
| OBUFDS     |   17 |                  IO |
| IBUFDS     |   17 |                  IO |
| OBUFT      |   16 |                  IO |
| IBUF       |   16 |                  IO |
| IDELAYE2   |   12 |                  IO |
| OSERDESE2  |    7 |                  IO |
| ISERDESE2  |    7 |                  IO |
| STARTUPE2  |    4 |              Others |
| RAMB36E1   |    4 |        Block Memory |
| MMCME2_ADV |    4 |               Clock |
| INV        |    4 |                 LUT |
| CAPTUREE2  |    4 |              Others |
| BUFGCTRL   |    4 |               Clock |
| BUFG       |    4 |               Clock |
| ODDR       |    3 |                  IO |
| IDELAYCTRL |    3 |                  IO |
| XADC       |    1 |              Others |
| BUFR       |    1 |               Clock |
| BUFIO      |    1 |               Clock |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| fwc_ip_hs_cluster_32 |    1 |
| design               |    1 |
+----------------------+------+


11. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR3     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               1 |   <0.01 |                 |              |       |       |
| SLR2     |                 |         |               4 |            0 |     1 |     2 |
| ||||||-> |              10 |    0.07 |                 |              |       |       |
| SLR1     |                 |         |               4 |            0 |     0 |     2 |
| ||||||-> |               4 |    0.03 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    1 |    1 |    1 |
| SLR2      |    1 |    0 |    6 |    3 |
| SLR1      |    0 |   10 |    0 |    3 |
| SLR0      |    0 |    4 |    4 |    0 |
+-----------+------+------+------+------+


13. SLR Slice Logic and Dedicated Block Utilization
---------------------------------------------------

+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR Index | Slices | (%)Slices | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | DSPs |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR3      |      2 |     <0.01 |          2 |           0 |         <0.01 |         3 |     0 |    0 |
| SLR2      |   2628 |      3.44 |       3927 |         681 |          1.29 |      4155 |     4 |    0 |
| SLR1      |      2 |     <0.01 |          2 |           0 |         <0.01 |         1 |     0 |    0 |
| SLR0      |      3 |     <0.01 |          3 |           0 |         <0.01 |         0 |     0 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| Total     |   2635 |           |       3934 |         681 |               |      4159 |     4 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         4 |    1.33 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        33 |   11.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        16 |    5.33 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |        76 |   25.33 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       129 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



[SW-FPGA] - INFO: zVivado_get_UtilizationReports
     |- Control Set            : 223
     |- SLL crossing SLR3-SLR2 : 1 - 0.01%
     |- SLL crossing SLR2-SLR1 : 10 - 0.07%
     |- SLL crossing SLR1-SLR0 : 4 - 0.03%

[SW-FPGA] - INFO: GP/DP placements check: SLL results
   |- relevant files are not found
 
[SW-FPGA] - INFO: Generating report_design_analysis command for congestion

[SW-FPGA] - INFO: zVivado_get_Congestion_FromTile reports
      |- North : congestionLevel= 3
      |- South : congestionLevel= 3
      |- east  : congestionlevel= 3
      |- west  : congestionlevel= 3
      |- vertical  : congestionlevel = 101
      |- horizontal: congestionlevel = 101

[SW-FPGA] - INFO: Generating Intermediate Timing Status

[SW_FPGA] - INFO : *****************************************
[SW_FPGA] - INFO : *****   REPORT_TIMING ANALYSIS HOLD *****
[SW_FPGA] - INFO : *****************************************
[SW_FPGA] - INFO :     - Timing slack: -0.118
[SW_FPGA] - INFO :     - Path Type   : Hold
[SW_FPGA] - INFO :     - Clock       : CLK_sys_idel_clk_dv4 -> CLK_sys_idel_clk_dv4
[SW_FPGA] - INFO :     - Source      : wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_1/C
[SW_FPGA] - INFO :     - Destination : wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[1]
[SW_FPGA] - INFO : *****************************************

[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO : *****   REPORT_TIMING ANALYSIS SETUP  *****
[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO :     - Timing slack: 1.635
[SW_FPGA] - INFO :     - Path Type   : Setup
[SW_FPGA] - INFO :     - Clock       : CLK_fib_clk -> CLK_fib_clk
[SW_FPGA] - INFO :     - Source      : design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_1/C
[SW_FPGA] - INFO :     - Destination : design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/WEA[1]
[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_timing_SH 1 mins


  

       #################################################################################
       ##                    VIVADO : STEP POST_PLACE_PHYS_OPT_DESIGN                 ##
       #################################################################################
##  phase:phys_opt_place  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 174 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.32|2.29|1.23 / 40  MemAvail: 178 GB

[SW_FPGA] - INFO : start post_place_phys phase
post_place_phys start time: 1681884831
post_place_phys start date: Wed Apr 19 01:13:51 CDT 2023

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_slack 1 mins
[SW_FPGA] - WNS after placement is 1.635
[SW_FPGA] - TNS after placement is 0.000
[SW_FPGA] - WHS after placement is -0.118
[SW_FPGA] - THS after placement is -1.571
[SW_FPGA] - INFO : THS -1.571 is better than -10000 , phys_opt_design will not be running for Hold-Fix
[SW_FPGA] - INFO : WNS 1.635 is better than -0.5 , phys_opt_design for setup is bypassed
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_post_place_phys_opt_design 1 mins



[SW-FPGA] - REPORTS : CLB Utilization by die
   - CNT% USE  : number of primitives in the SLICE / USED (slice)
   - CNT% TOT  : number of primitives in the SLICE / TOTAL (slr slice)
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+
| SLR index | SLICEs | % SLICEs | CNT/USED | CNT%/TOT | LUTs   | LUTs % |  REGs  | REGs % |  FWCs  | FWCs % | QIWCs  | QIWCs %|
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+
| SLR3      | 2      | 0.0      | 15.62    | 0.0      | 2      | 0.0    | 3      | 0.0    | 0      | 0.0    | 0      | 0      |
| SLR2      | 2628   | 3.44     | 21.32    | 0.73     | 3743   | 0.3    | 4157   | 0.17   | 0      | 0.0    | 0      | 0      |
| SLR1      | 2      | 0.0      | 9.37     | 0.0      | 2      | 0.0    | 1      | 0.0    | 0      | 0.0    | 0      | 0      |
| SLR0      | 3      | 0.0      | 6.25     | 0.0      | 3      | 0.0    | 0      | 0.0    | 0      | 0.0    | 0      | 0      |
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+

[SW-FPGA] : INFO : Post Placement zTime Analysis [disabled]. To enable, please use utf command or set ZEBU_FORCE_REPORT_TIMING=1

[SW-FPGA] : INFO : Post Optimization on Fitler paths [disabled]. To enable, please use utf command or set ZEBU_POST_OPT_FILTER=1


[SW-FPGA] : INFO : Post Optimization on Data paths [disabled]. To enable, please use utf command or set ZEBU_POST_OPT_DATA=1

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_Get_PreRoute_WNS 1 mins


  

#################################################################################
##                             VIVADO : STEP ROUTE_DESIGN                      ##
#################################################################################
##  phase:route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 174 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.30|2.28|1.23 / 40  MemAvail: 178 GB

[SW_FPGA] - INFO : start route_design phase
route_design start time: 1681884840
route_design start date: Wed Apr 19 01:14:00 CDT 2023

[SW_FPGA] - INFO : Vivado route_design_options []

Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ffc2265d ConstDB: 0 ShapeSum: 1ccc6b1b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1082e6e33

Time (s): cpu = 00:03:40 ; elapsed = 00:02:17 . Memory (MB): peak = 5207.957 ; gain = 659.695 ; free physical = 182119 ; free virtual = 190973
Post Restoration Checksum: NetGraph: 269a5e01 NumContArr: e1941032 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1082e6e33

Time (s): cpu = 00:03:40 ; elapsed = 00:02:17 . Memory (MB): peak = 5207.957 ; gain = 659.695 ; free physical = 182119 ; free virtual = 190973

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1082e6e33

Time (s): cpu = 00:03:41 ; elapsed = 00:02:17 . Memory (MB): peak = 5225.207 ; gain = 676.945 ; free physical = 182063 ; free virtual = 190917

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1082e6e33

Time (s): cpu = 00:03:41 ; elapsed = 00:02:17 . Memory (MB): peak = 5225.207 ; gain = 676.945 ; free physical = 182063 ; free virtual = 190917
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116c870ef

Time (s): cpu = 00:03:58 ; elapsed = 00:02:34 . Memory (MB): peak = 5565.363 ; gain = 1017.102 ; free physical = 182039 ; free virtual = 190893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.627  | TNS=0.000  | WHS=-0.304 | THS=-69.936|

Phase 2 Router Initialization | Checksum: 1bba7c650

Time (s): cpu = 00:04:00 ; elapsed = 00:02:35 . Memory (MB): peak = 5565.363 ; gain = 1017.102 ; free physical = 182026 ; free virtual = 190880

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7703
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7702
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 199b210d7

Time (s): cpu = 00:04:08 ; elapsed = 00:02:39 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181999 ; free virtual = 190854

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e10457ef

Time (s): cpu = 00:04:14 ; elapsed = 00:02:43 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190854
Phase 4 Rip-up And Reroute | Checksum: e10457ef

Time (s): cpu = 00:04:14 ; elapsed = 00:02:43 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190854

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 127d1ccbe

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 127d1ccbe

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190855

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 127d1ccbe

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190855
Phase 5 Delay and Skew Optimization | Checksum: 127d1ccbe

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190855

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f004b4c5

Time (s): cpu = 00:04:16 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182000 ; free virtual = 190855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.316  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 128f1ca83

Time (s): cpu = 00:04:16 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181999 ; free virtual = 190854
Phase 6 Post Hold Fix | Checksum: 128f1ca83

Time (s): cpu = 00:04:16 ; elapsed = 00:02:44 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181999 ; free virtual = 190854

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.119393 %
  Global Horizontal Routing Utilization  = 0.273234 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5995603f

Time (s): cpu = 00:04:17 ; elapsed = 00:02:45 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181989 ; free virtual = 190844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5995603f

Time (s): cpu = 00:04:17 ; elapsed = 00:02:45 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181989 ; free virtual = 190844

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 52de82e2

Time (s): cpu = 00:04:18 ; elapsed = 00:02:45 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181991 ; free virtual = 190845

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.316  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 52de82e2

Time (s): cpu = 00:04:18 ; elapsed = 00:02:45 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 181999 ; free virtual = 190854
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:18 ; elapsed = 00:02:45 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182111 ; free virtual = 190966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156796 Infos, 1191 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:02:50 . Memory (MB): peak = 5566.367 ; gain = 1018.105 ; free physical = 182112 ; free virtual = 190966
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_route_design 3 mins

[SW_FPGA] - INFO : Checking router status
   |- Routed wirelength Vertical  : NA
   |- Routed wirelength Horizontal: NA
   |- Global routing Vertical     : 0.119393
   |- Global routing Horizontal   : 0.273234
   |- 7729 routable nets / 81183 Total nets
   |- 0 nets in errors
[SW_FPGA] - INFO : Router successful. No unroutes/partial routes found

[SW-FPGA] - PROC : called zVreports_CLB_congestioned_routed. rc=1


  

#################################################################################
##                    VIVADO : STEP POST_ROUTE_PHYS_OPT_DESIGN                 ##
#################################################################################
##  phase:phys_opt_route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 177 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.15|1.92|1.29 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start post_route_physopt phase
post_route_physopt start time: 1681885012
post_route_physopt start date: Wed Apr 19 01:16:52 CDT 2023

[SW_FPGA] - INFO : Slack 2.320 is better than/equal to  0 , so no need to run phys_opt_design  for fixing setup
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route 1 mins


  

#################################################################################
##                        VIVADO : STEP ROUTE_DESIGN_HOLD                      ##
#################################################################################
##  phase:hold_WA_route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 177 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.15|1.92|1.29 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : Hold time is met: No need to run router again
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route_Hold 1 mins



  

#################################################################################
##                            VIVADO : STEP TIMING                             ##
#################################################################################
##  phase:timing  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 177 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.15|1.92|1.29 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start report_timing phase
report_timing start time: 1681885015
report_timing start date: Wed Apr 19 01:16:55 CDT 2023


[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : timing_report skipped. No error detected
[SW_FPGA] - INFO : ***********************************



  

#################################################################################
##                            VIVADO : STEP DRC_BITSTREAM_CHECK                ##
#################################################################################
##  phase:bitstream  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 177 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.98|1.86|1.28 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start write_bitstream phase
write_bitstream start time: 1681885026
write_bitstream start date: Wed Apr 19 01:17:06 CDT 2023

[SW_FPGA] - INFO : bitgen extracting option [x32 ] 
[SW_FPGA] - INFO : bitgen extracting option [Enable] 
[SW_FPGA] - INFO : bitgen extracting option [CCLK ] 

Command: write_bitstream -force design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:pcie_pipe_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie_pipe_debug_v1_0/pcie_pipe_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:pcie_pipe_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie_pipe_debug_v1_0/pcie_pipe_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:lbus_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:gt_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:drp_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:otn_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:statistics_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ctrl_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_fab_to_ip_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ip_to_pins.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_bidir.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_fab_to_ip.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_tx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ip_to_pins_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_tx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_rx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_rx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ctrl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_bidir_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ctrl_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_fab_to_ip_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ip_to_pins.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_bidir.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_fab_to_ip.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_tx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ip_to_pins_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_tx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_rx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_rx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ctrl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_bidir_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:dsc_bypass:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_cfg_control.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:xdma_debug_ports_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:int_shared_logic_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:int_shared_logic:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_cfg_control_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_cfg_control_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:dsc_bypass_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_pcie_id.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie3_us_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:xdma_status_ports:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:xdma_status_ports_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_pcie_id_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_pcie_id_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:xdma_debug_ports:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/drp_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/shared_logic_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/lbus_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/an_lt_ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/rs_fec_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/an_lt_ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/gt_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/statistics_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ieee_1588_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/otn_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:lbus_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/lbus_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/flowctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/shared_logic_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:gt_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/gt_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/flowctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:drp_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/drp_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ieee_1588_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:otn_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/otn_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/rs_fec_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:statistics_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/statistics_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ctrl_ports.xml
INFO: [Common 17-14] Message 'IP_Flow 19-1694' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: MDRV-1
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_fx_macro_slr overlaps with pblock_fxmacro : 32.17% .
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
156808 Infos, 1301 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:50 ; elapsed = 00:01:43 . Memory (MB): peak = 6690.656 ; gain = 1124.289 ; free physical = 181788 ; free virtual = 190696

[SW_FPGA] - INFO : Generating post bitstream checkpoint: disabled
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_write_bitstream 2 mins



  

#################################################################################
##                            VIVADO : STEP ZTIME_ANALYSE_ROUTE                ##
#################################################################################
##  phase:extra_timing  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 177 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.05|1.62|1.25 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start zTime_analyse_Route phase
zTime_analyse_Route start time: 1681885130
zTime_analyse_Route start date: Wed Apr 19 01:18:50 CDT 2023

[SW-FPGA] : INFO : Generate SDF or post FPGA timing report for system timing
[SW_FPGA] - Write_sdf is enabled
[SW_FPGA] - Write_sdf is attempted at /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original 
[SW_FPGA] - genSdfMap is not enabled
[SW-FPGA] : INFO : writing SDF. Post FPGA zTime analysis is skipped because ZEBU_SDF_ANALYSIS =1



  

#################################################################################
##                            VIVADO : STEP LOCATION_BUILDING                  ##
#################################################################################
[SW_FPGA] - INFO : start location_building phase
location_building start time: 1681885133
location_building start date: Wed Apr 19 01:18:53 CDT 2023

[SW_FPGA] - INFO : Start of Cells Location Builing
[SW_FPGA] - INFO : End of  Cells Location Builing
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_build_design_location 1 mins


/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/U0/M0/F00.Original

INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 01:18:55 2023...
