(self.webpackChunkwi_znet_documentation=self.webpackChunkwi_znet_documentation||[]).push([[16860],{3905:function(e,t,r){"use strict";r.d(t,{Zo:function(){return p},kt:function(){return m}});var n=r(67294);function a(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function i(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?i(Object(r),!0).forEach((function(t){a(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):i(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function l(e,t){if(null==e)return{};var r,n,a=function(e,t){if(null==e)return{};var r,n,a={},i=Object.keys(e);for(n=0;n<i.length;n++)r=i[n],t.indexOf(r)>=0||(a[r]=e[r]);return a}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(n=0;n<i.length;n++)r=i[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(a[r]=e[r])}return a}var u=n.createContext({}),c=function(e){var t=n.useContext(u),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},p=function(e){var t=c(e.components);return n.createElement(u.Provider,{value:t},e.children)},s={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},d=n.forwardRef((function(e,t){var r=e.components,a=e.mdxType,i=e.originalType,u=e.parentName,p=l(e,["components","mdxType","originalType","parentName"]),d=c(r),m=a,k=d["".concat(u,".").concat(m)]||d[m]||s[m]||i;return r?n.createElement(k,o(o({ref:t},p),{},{components:r})):n.createElement(k,o({ref:t},p))}));function m(e,t){var r=arguments,a=t&&t.mdxType;if("string"==typeof e||a){var i=r.length,o=new Array(i);o[0]=d;var l={};for(var u in t)hasOwnProperty.call(t,u)&&(l[u]=t[u]);l.originalType=e,l.mdxType="string"==typeof e?e:a,o[1]=l;for(var c=2;c<i;c++)o[c]=r[c];return n.createElement.apply(null,o)}return n.createElement.apply(null,r)}d.displayName="MDXCreateElement"},99308:function(e,t,r){"use strict";r.r(t),r.d(t,{frontMatter:function(){return l},contentTitle:function(){return u},metadata:function(){return c},toc:function(){return p},default:function(){return d}});var n=r(22122),a=r(19756),i=(r(67294),r(3905)),o=["components"],l={id:"w7100a",title:"W7100A",date:new Date("2021-07-26T00:00:00.000Z")},u=void 0,c={unversionedId:"Product/iMCU/W7100/w7100a",id:"Product/iMCU/W7100/w7100a",isDocsHomePage:!1,title:"W7100A",description:"Overview",source:"@site/docs/Product/iMCU/W7100/W7100A.md",sourceDirName:"Product/iMCU/W7100",slug:"/Product/iMCU/W7100/w7100a",permalink:"/Product/iMCU/W7100/w7100a",editUrl:"https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7100/W7100A.md",version:"current",frontMatter:{id:"w7100a",title:"W7100A",date:"2021-07-26T00:00:00.000Z"},sidebar:"docs",previous:{title:"Library and Peripheral Example",permalink:"/Product/iMCU/W7500P/libraries_examples"},next:{title:"iMCU7100-EVB",permalink:"/Product/iMCU/W7100/imcu7100-evb"}},p=[{value:"Overview",id:"overview",children:[]},{value:"Features",id:"features",children:[]},{value:"Block Diagram",id:"block-diagram",children:[]},{value:"Download",id:"download",children:[{value:"Documents",id:"documents",children:[]},{value:"Drivers",id:"drivers",children:[]},{value:"Utilities",id:"utilities",children:[]}]}],s={toc:p};function d(e){var t=e.components,l=(0,a.Z)(e,o);return(0,i.kt)("wrapper",(0,n.Z)({},s,l,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("p",null,(0,i.kt)("img",{src:r(98426).Z})),(0,i.kt)("h2",{id:"overview"},"Overview"),(0,i.kt)("p",null,"iMCU W7100A is the one-chip solution which integrates an 8051 compatible microcontroller, 64KB SRAM and hardwired TCP/IP Core for high performance and easy development. The TCP/IP core is a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC & PHY. The Hardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE which has been used in various applications for years."),(0,i.kt)("h2",{id:"features"},"Features"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Fully software compatible with industrial standard 8051"),(0,i.kt)("li",{parentName:"ul"},"Pipelined architecture which enables execution of instructions 4~5 times faster than a standard 8051"),(0,i.kt)("li",{parentName:"ul"},"10BaseT/100BaseTX Ethernet PHY embedded"),(0,i.kt)("li",{parentName:"ul"},"Power down mode supported for saving power consumption"),(0,i.kt)("li",{parentName:"ul"},"Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE, Ethernet"),(0,i.kt)("li",{parentName:"ul"},"Auto Negotiation (Full-duplex and half duplex), Auto MDI/MDIX"),(0,i.kt)("li",{parentName:"ul"},"ADSL connection with PPPoE Protocol with PAP/CHAP Authentication mode support"),(0,i.kt)("li",{parentName:"ul"},"independent sockets which are running simultaneously"),(0,i.kt)("li",{parentName:"ul"},"32Kbytes Data buffer for the Network"),(0,i.kt)("li",{parentName:"ul"},"Network status LED outputs (TX, RX, Full/Half duplex, Collision, Link, and Speed)"),(0,i.kt)("li",{parentName:"ul"},"Not supports IP fragmentation (driver function)"),(0,i.kt)("li",{parentName:"ul"},"2 Data Pointers (DPTRs) for fast memory blocks processing"),(0,i.kt)("li",{parentName:"ul"},"Advanced INC & DEC modes"),(0,i.kt)("li",{parentName:"ul"},"Auto-switch of current DPTR"),(0,i.kt)("li",{parentName:"ul"},"64KBytes Data Memory (RAM)"),(0,i.kt)("li",{parentName:"ul"},"255Bytes data FLASH"),(0,i.kt)("li",{parentName:"ul"},"64KBytes Code Memory"),(0,i.kt)("li",{parentName:"ul"},"2KBytes Boot Code Memory"),(0,i.kt)("li",{parentName:"ul"},"Up to 16M bytes of external (off-chip) data memory (100pin version)"),(0,i.kt)("li",{parentName:"ul"},"Interrupt controller"),(0,i.kt)("li",{parentName:"ul"},"2 priority levels"),(0,i.kt)("li",{parentName:"ul"},"4 external interrupt sources"),(0,i.kt)("li",{parentName:"ul"},"Watchdog interrupt"),(0,i.kt)("li",{parentName:"ul"},"Four 8-bit I/O Ports"),(0,i.kt)("li",{parentName:"ul"},"Three timers/counters"),(0,i.kt)("li",{parentName:"ul"},"Full-duplex UART (max. 230kBaud)"),(0,i.kt)("li",{parentName:"ul"},"Programmable Watchdog Timer"),(0,i.kt)("li",{parentName:"ul"},"DoCD\u2122 compatible debugger"),(0,i.kt)("li",{parentName:"ul"},"High Product Endurance"),(0,i.kt)("li",{parentName:"ul"},"Minimum 100,000 program/erase cycles (FLASH)"),(0,i.kt)("li",{parentName:"ul"},"Minimum 10 years data retention")),(0,i.kt)("h2",{id:"block-diagram"},"Block Diagram"),(0,i.kt)("p",null,(0,i.kt)("img",{src:r(75570).Z})),(0,i.kt)("h2",{id:"download"},"Download"),(0,i.kt)("h3",{id:"documents"},"Documents"),(0,i.kt)("h4",{id:"datasheet"},"Datasheet"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_DS_V124E.pdf",target:"_blank"},"W7100A Datasheet V1.2.5"),(0,i.kt)("p",null,"Last Update: 2016.08.25"),(0,i.kt)("h4",{id:"erratasheet"},"Erratasheet"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_ES_v110E.pdf",target:"_blank"},"W7100A Chip Erratasheet v1.1.0"),(0,i.kt)("p",null,"Last Update: 2012.09.18"),(0,i.kt)("h4",{id:"limitation-note"},"Limitation Note"),(0,i.kt)("a",{href:"/img/products/w7100a/limitation_note_-_arp_problem_in_the_nlb_environment_-_english_0312_.pdf",target:"_blank"},"Limitation Note \u2013 ARP problem in the NLB environment"),(0,i.kt)("p",null,"Last Update: 2018.03.12"),(0,i.kt)("h4",{id:"comparison-sheet"},"Comparison Sheet"),(0,i.kt)("a",{href:"/img/products/w7100a/Differences_between_W7100A_and_W7100_v1.1_En.pdf",target:"_blank"},"Comparison Sheet of W7100 & W7100A"),(0,i.kt)("p",null,"Differences between W7100A and W7100_v1.1"),(0,i.kt)("h4",{id:"application-note"},"Application Note"),(0,i.kt)("a",{href:"/img/products/w7100a/w7100a-app_note.zip",target:"_blank"},"W7100A Application Note (Docs & Sample Codes)"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"TCP, UDP, DHCP, DNS_Client, DDNS, HTTP_Server, HTTP_Client, Telnet, Serial to Ethernet, IPRAW, MACRAW, UART, Timer, LCD, I2C, Code Flash Programming, Data Flash Programming, External Memory, WDTimer"),(0,i.kt)("li",{parentName:"ul"},"KEIL uVision 3 and 4 IDE Project")),(0,i.kt)("h3",{id:"drivers"},"Drivers"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_Driver_v1.92.zip",target:"_blank"},"W7100A Driver"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"W7100A/ W7100 Integrated Driver (updated on 2013.04.16)"),(0,i.kt)("li",{parentName:"ul"},"Produced by KEIL uVision 4 IDE")),(0,i.kt)("h3",{id:"utilities"},"Utilities"),(0,i.kt)("a",{href:"/img/products/w7100a/WizISP_Program2.1.1_and_Guide1.0.zip",target:"_blank"},"WIZISP & Programming Guide"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Last Update: 2012.11.26"),(0,i.kt)("li",{parentName:"ul"},"Version : 2.1.")))}d.isMDXComponent=!0},98426:function(e,t,r){"use strict";t.Z=r.p+"assets/images/100_64-c2ace4137b4ecea1206bbeae774c079d.jpg"},75570:function(e,t,r){"use strict";t.Z=r.p+"assets/images/blcok-1-9a2d401829fb6ea401d0324874a98c9c.jpg"}}]);