
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grops_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c0 <.init>:
  4019c0:	stp	x29, x30, [sp, #-16]!
  4019c4:	mov	x29, sp
  4019c8:	bl	4021c0 <sqrt@plt+0x310>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret

Disassembly of section .plt:

00000000004019e0 <_Znam@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 429000 <_ZdlPvm@@Base+0x17248>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <_Znam@plt>:
  401a00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <memcpy@plt>:
  401a20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <ungetc@plt>:
  401a30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <_ZSt9terminatev@plt>:
  401a40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <isalnum@plt>:
  401a50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <strlen@plt>:
  401a60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <fprintf@plt>:
  401a70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <__cxa_begin_catch@plt>:
  401a80:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <ctime@plt>:
  401a90:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <putc@plt>:
  401aa0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <islower@plt>:
  401ab0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <fclose@plt>:
  401ac0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <isspace@plt>:
  401ad0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <memcmp@plt>:
  401ae0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <strtol@plt>:
  401af0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <memset@plt>:
  401b10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <strchr@plt>:
  401b20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <putenv@plt>:
  401b30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <_exit@plt>:
  401b40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <strerror@plt>:
  401b50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <strcpy@plt>:
  401b60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <strtok@plt>:
  401b70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <sprintf@plt>:
  401b80:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <isxdigit@plt>:
  401b90:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <unlink@plt>:
  401ba0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <putchar@plt>:
  401bb0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <atan2@plt>:
  401bc0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <atoi@plt>:
  401bd0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <__libc_start_main@plt>:
  401be0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <memchr@plt>:
  401bf0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <mkstemp@plt>:
  401c00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <isgraph@plt>:
  401c10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <getc@plt>:
  401c30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <strncmp@plt>:
  401c40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <isprint@plt>:
  401c50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <strncpy@plt>:
  401c60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <isupper@plt>:
  401c70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <fputc@plt>:
  401c80:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <fgets_unlocked@plt>:
  401c90:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <__isoc99_sscanf@plt>:
  401ca0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <__cxa_atexit@plt>:
  401cb0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <fflush@plt>:
  401cc0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <pathconf@plt>:
  401cd0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <isalpha@plt>:
  401ce0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <time@plt>:
  401cf0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <_ZdaPv@plt>:
  401d00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <__errno_location@plt>:
  401d10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <wcwidth@plt>:
  401d20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <fopen@plt>:
  401d30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <strcmp@plt>:
  401d40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <fgets@plt>:
  401d50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <write@plt>:
  401d60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <malloc@plt>:
  401d70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <ispunct@plt>:
  401d80:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <iscntrl@plt>:
  401d90:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <abort@plt>:
  401da0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <getenv@plt>:
  401db0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <strcasecmp@plt>:
  401dc0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <__gxx_personality_v0@plt>:
  401dd0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <tan@plt>:
  401de0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <exit@plt>:
  401df0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <_Unwind_Resume@plt>:
  401e00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <ferror@plt>:
  401e10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <fdopen@plt>:
  401e20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <strncasecmp@plt>:
  401e30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__gmon_start__@plt>:
  401e40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <__cxa_pure_virtual@plt>:
  401e50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <setbuf@plt>:
  401e60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <bcmp@plt>:
  401e70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <strcat@plt>:
  401e80:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <fseek@plt>:
  401e90:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <printf@plt>:
  401ea0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

0000000000401eb0 <sqrt@plt>:
  401eb0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401eb4:	ldr	x17, [x16, #600]
  401eb8:	add	x16, x16, #0x258
  401ebc:	br	x17

Disassembly of section .text:

0000000000401ec0 <_Znwm@@Base-0xfe48>:
  401ec0:	stp	x29, x30, [sp, #-32]!
  401ec4:	str	x19, [sp, #16]
  401ec8:	mov	x29, sp
  401ecc:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ed0:	add	x0, x0, #0x48
  401ed4:	bl	40c330 <sqrt@plt+0xa480>
  401ed8:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401edc:	add	x0, x0, #0x49
  401ee0:	bl	411dc4 <_ZdlPvm@@Base+0xc>
  401ee4:	adrp	x19, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ee8:	add	x19, x19, #0x50
  401eec:	mov	w4, #0x1                   	// #1
  401ef0:	mov	x0, x19
  401ef4:	mov	x1, xzr
  401ef8:	mov	x2, xzr
  401efc:	mov	w3, wzr
  401f00:	bl	412130 <_ZdlPvm@@Base+0x378>
  401f04:	mov	x1, x19
  401f08:	ldr	x19, [sp, #16]
  401f0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x248>
  401f10:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  401f14:	add	x0, x0, #0x2dc
  401f18:	add	x2, x2, #0x268
  401f1c:	ldp	x29, x30, [sp], #32
  401f20:	b	401cb0 <__cxa_atexit@plt>
  401f24:	stp	x29, x30, [sp, #-32]!
  401f28:	str	x19, [sp, #16]
  401f2c:	mov	x29, sp
  401f30:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401f34:	add	x0, x0, #0xa8
  401f38:	bl	40c330 <sqrt@plt+0xa480>
  401f3c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401f40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  401f44:	add	x0, x0, #0xa9
  401f48:	add	x1, x1, #0xa40
  401f4c:	bl	40c270 <sqrt@plt+0xa3c0>
  401f50:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401f54:	add	x19, x19, #0x1b0
  401f58:	mov	x0, x19
  401f5c:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  401f60:	mov	x1, x19
  401f64:	ldr	x19, [sp, #16]
  401f68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x248>
  401f6c:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  401f70:	add	x0, x0, #0x960
  401f74:	add	x2, x2, #0x268
  401f78:	ldp	x29, x30, [sp], #32
  401f7c:	b	401cb0 <__cxa_atexit@plt>
  401f80:	stp	x29, x30, [sp, #-16]!
  401f84:	mov	x29, sp
  401f88:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401f8c:	add	x0, x0, #0x200
  401f90:	bl	40c330 <sqrt@plt+0xa480>
  401f94:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  401f98:	ldr	x8, [x8, #672]
  401f9c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401fa0:	add	x9, x9, #0x208
  401fa4:	str	wzr, [x9]
  401fa8:	str	x8, [x9, #32]
  401fac:	ldp	x29, x30, [sp], #16
  401fb0:	ret
  401fb4:	b	40c330 <sqrt@plt+0xa480>
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401fc4:	add	x0, x0, #0xd48
  401fc8:	bl	40c330 <sqrt@plt+0xa480>
  401fcc:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401fd0:	add	x0, x0, #0xd49
  401fd4:	ldp	x29, x30, [sp], #16
  401fd8:	b	411dc4 <_ZdlPvm@@Base+0xc>
  401fdc:	stp	x29, x30, [sp, #-32]!
  401fe0:	str	x19, [sp, #16]
  401fe4:	mov	x29, sp
  401fe8:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  401fec:	add	x19, x19, #0xd50
  401ff0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  401ff4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  401ff8:	add	x1, x1, #0xf30
  401ffc:	add	x2, x2, #0xf40
  402000:	mov	x0, x19
  402004:	mov	w3, wzr
  402008:	mov	w4, wzr
  40200c:	bl	412130 <_ZdlPvm@@Base+0x378>
  402010:	mov	x1, x19
  402014:	ldr	x19, [sp, #16]
  402018:	adrp	x0, 412000 <_ZdlPvm@@Base+0x248>
  40201c:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  402020:	add	x0, x0, #0x2dc
  402024:	add	x2, x2, #0x268
  402028:	ldp	x29, x30, [sp], #32
  40202c:	b	401cb0 <__cxa_atexit@plt>
  402030:	stp	x29, x30, [sp, #-32]!
  402034:	stp	x20, x19, [sp, #16]
  402038:	mov	x29, sp
  40203c:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  402040:	add	x19, x19, #0xe00
  402044:	mov	w8, #0x11                  	// #17
  402048:	mov	w0, #0x110                 	// #272
  40204c:	str	w8, [x19, #8]
  402050:	bl	401a00 <_Znam@plt>
  402054:	mov	w2, #0x110                 	// #272
  402058:	mov	w1, wzr
  40205c:	mov	x20, x0
  402060:	bl	401b10 <memset@plt>
  402064:	adrp	x0, 410000 <sqrt@plt+0xe150>
  402068:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  40206c:	add	x0, x0, #0xa18
  402070:	add	x2, x2, #0x268
  402074:	mov	x1, x19
  402078:	str	x20, [x19]
  40207c:	str	wzr, [x19, #12]
  402080:	bl	401cb0 <__cxa_atexit@plt>
  402084:	ldp	x20, x19, [sp, #16]
  402088:	ldp	x29, x30, [sp], #32
  40208c:	b	410e68 <sqrt@plt+0xefb8>
  402090:	stp	x29, x30, [sp, #-32]!
  402094:	str	x19, [sp, #16]
  402098:	mov	x29, sp
  40209c:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4020a0:	add	x19, x19, #0xe50
  4020a4:	mov	x0, x19
  4020a8:	bl	411964 <sqrt@plt+0xfab4>
  4020ac:	mov	x1, x19
  4020b0:	ldr	x19, [sp, #16]
  4020b4:	adrp	x0, 411000 <sqrt@plt+0xf150>
  4020b8:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  4020bc:	add	x0, x0, #0xa20
  4020c0:	add	x2, x2, #0x268
  4020c4:	ldp	x29, x30, [sp], #32
  4020c8:	b	401cb0 <__cxa_atexit@plt>
  4020cc:	b	411dc4 <_ZdlPvm@@Base+0xc>
  4020d0:	stp	x29, x30, [sp, #-16]!
  4020d4:	mov	x29, sp
  4020d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4020dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4020e0:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4020e4:	add	x0, x0, #0x298
  4020e8:	add	x1, x1, #0xf0b
  4020ec:	mov	w2, wzr
  4020f0:	str	xzr, [x8, #656]
  4020f4:	bl	4132a4 <_ZdlPvm@@Base+0x14ec>
  4020f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4020fc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  402100:	add	x0, x0, #0x2a0
  402104:	add	x1, x1, #0xf19
  402108:	mov	w2, wzr
  40210c:	ldp	x29, x30, [sp], #16
  402110:	b	4132a4 <_ZdlPvm@@Base+0x14ec>
  402114:	stp	x29, x30, [sp, #-32]!
  402118:	str	x19, [sp, #16]
  40211c:	mov	x29, sp
  402120:	bl	41363c <_ZdlPvm@@Base+0x1884>
  402124:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  402128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  40212c:	adrp	x1, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  402130:	add	x19, x19, #0x268
  402134:	add	x0, x0, #0x75c
  402138:	add	x1, x1, #0x2bc
  40213c:	mov	x2, x19
  402140:	bl	401cb0 <__cxa_atexit@plt>
  402144:	mov	x2, x19
  402148:	ldr	x19, [sp, #16]
  40214c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  402150:	adrp	x1, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  402154:	add	x0, x0, #0x818
  402158:	add	x1, x1, #0x2c8
  40215c:	ldp	x29, x30, [sp], #32
  402160:	b	401cb0 <__cxa_atexit@plt>
  402164:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  402168:	add	x0, x0, #0x2c9
  40216c:	b	40c330 <sqrt@plt+0xa480>
  402170:	mov	x29, #0x0                   	// #0
  402174:	mov	x30, #0x0                   	// #0
  402178:	mov	x5, x0
  40217c:	ldr	x1, [sp]
  402180:	add	x2, sp, #0x8
  402184:	mov	x6, sp
  402188:	movz	x0, #0x0, lsl #48
  40218c:	movk	x0, #0x0, lsl #32
  402190:	movk	x0, #0x40, lsl #16
  402194:	movk	x0, #0x6074
  402198:	movz	x3, #0x0, lsl #48
  40219c:	movk	x3, #0x0, lsl #32
  4021a0:	movk	x3, #0x41, lsl #16
  4021a4:	movk	x3, #0x3ad0
  4021a8:	movz	x4, #0x0, lsl #48
  4021ac:	movk	x4, #0x0, lsl #32
  4021b0:	movk	x4, #0x41, lsl #16
  4021b4:	movk	x4, #0x3b50
  4021b8:	bl	401be0 <__libc_start_main@plt>
  4021bc:	bl	401da0 <abort@plt>
  4021c0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x17248>
  4021c4:	ldr	x0, [x0, #4064]
  4021c8:	cbz	x0, 4021d0 <sqrt@plt+0x320>
  4021cc:	b	401e40 <__gmon_start__@plt>
  4021d0:	ret
  4021d4:	nop
  4021d8:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021dc:	add	x0, x0, #0x28
  4021e0:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021e4:	add	x1, x1, #0x28
  4021e8:	cmp	x1, x0
  4021ec:	b.eq	402204 <sqrt@plt+0x354>  // b.none
  4021f0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4021f4:	ldr	x1, [x1, #2936]
  4021f8:	cbz	x1, 402204 <sqrt@plt+0x354>
  4021fc:	mov	x16, x1
  402200:	br	x16
  402204:	ret
  402208:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40220c:	add	x0, x0, #0x28
  402210:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402214:	add	x1, x1, #0x28
  402218:	sub	x1, x1, x0
  40221c:	lsr	x2, x1, #63
  402220:	add	x1, x2, x1, asr #3
  402224:	cmp	xzr, x1, asr #1
  402228:	asr	x1, x1, #1
  40222c:	b.eq	402244 <sqrt@plt+0x394>  // b.none
  402230:	adrp	x2, 413000 <_ZdlPvm@@Base+0x1248>
  402234:	ldr	x2, [x2, #2944]
  402238:	cbz	x2, 402244 <sqrt@plt+0x394>
  40223c:	mov	x16, x2
  402240:	br	x16
  402244:	ret
  402248:	stp	x29, x30, [sp, #-32]!
  40224c:	mov	x29, sp
  402250:	str	x19, [sp, #16]
  402254:	adrp	x19, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402258:	ldrb	w0, [x19, #64]
  40225c:	cbnz	w0, 40226c <sqrt@plt+0x3bc>
  402260:	bl	4021d8 <sqrt@plt+0x328>
  402264:	mov	w0, #0x1                   	// #1
  402268:	strb	w0, [x19, #64]
  40226c:	ldr	x19, [sp, #16]
  402270:	ldp	x29, x30, [sp], #32
  402274:	ret
  402278:	b	402208 <sqrt@plt+0x358>
  40227c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402280:	ldr	d1, [x8, #2952]
  402284:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402288:	ldr	d2, [x8, #2960]
  40228c:	fmul	d0, d0, d1
  402290:	fdiv	d0, d0, d2
  402294:	ret
  402298:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40229c:	ldr	d1, [x8, #2960]
  4022a0:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  4022a4:	ldr	d2, [x8, #2952]
  4022a8:	fmul	d0, d0, d1
  4022ac:	fdiv	d0, d0, d2
  4022b0:	ret
  4022b4:	str	x1, [x0]
  4022b8:	stp	wzr, w2, [x0, #8]
  4022bc:	str	xzr, [x0, #16]
  4022c0:	ret
  4022c4:	str	x1, [x0]
  4022c8:	str	wzr, [x0, #8]
  4022cc:	ret
  4022d0:	stp	x29, x30, [sp, #-32]!
  4022d4:	stp	x20, x19, [sp, #16]
  4022d8:	mov	x29, sp
  4022dc:	mov	x20, x1
  4022e0:	mov	x19, x0
  4022e4:	mov	x0, x1
  4022e8:	bl	401c30 <getc@plt>
  4022ec:	cmn	w0, #0x1
  4022f0:	b.eq	402304 <sqrt@plt+0x454>  // b.none
  4022f4:	ldr	x1, [x19]
  4022f8:	bl	401aa0 <putc@plt>
  4022fc:	mov	x0, x20
  402300:	b	4022e8 <sqrt@plt+0x438>
  402304:	mov	x0, x19
  402308:	ldp	x20, x19, [sp, #16]
  40230c:	ldp	x29, x30, [sp], #32
  402310:	ret
  402314:	stp	x29, x30, [sp, #-32]!
  402318:	ldr	w8, [x0, #8]
  40231c:	str	x19, [sp, #16]
  402320:	mov	x19, x0
  402324:	mov	x29, sp
  402328:	cbz	w8, 402340 <sqrt@plt+0x490>
  40232c:	ldr	x1, [x19]
  402330:	mov	w0, #0xa                   	// #10
  402334:	bl	401aa0 <putc@plt>
  402338:	str	wzr, [x19, #8]
  40233c:	str	wzr, [x19, #16]
  402340:	mov	x0, x19
  402344:	ldr	x19, [sp, #16]
  402348:	ldp	x29, x30, [sp], #32
  40234c:	ret
  402350:	stp	x29, x30, [sp, #-32]!
  402354:	stp	x20, x19, [sp, #16]
  402358:	mov	x19, x0
  40235c:	mov	x29, sp
  402360:	cbz	x1, 4023bc <sqrt@plt+0x50c>
  402364:	ldrb	w8, [x1]
  402368:	mov	x20, x1
  40236c:	cbz	w8, 4023bc <sqrt@plt+0x50c>
  402370:	ldr	w8, [x19, #8]
  402374:	cbz	w8, 402388 <sqrt@plt+0x4d8>
  402378:	ldr	x1, [x19]
  40237c:	mov	w0, #0xa                   	// #10
  402380:	bl	401aa0 <putc@plt>
  402384:	str	wzr, [x19, #8]
  402388:	ldr	x1, [x19]
  40238c:	mov	x0, x20
  402390:	bl	401a10 <fputs@plt>
  402394:	mov	x0, x20
  402398:	bl	401a60 <strlen@plt>
  40239c:	add	x8, x20, x0
  4023a0:	ldurb	w8, [x8, #-1]
  4023a4:	cmp	w8, #0xa
  4023a8:	b.eq	4023b8 <sqrt@plt+0x508>  // b.none
  4023ac:	ldr	x1, [x19]
  4023b0:	mov	w0, #0xa                   	// #10
  4023b4:	bl	401aa0 <putc@plt>
  4023b8:	str	wzr, [x19, #16]
  4023bc:	mov	x0, x19
  4023c0:	ldp	x20, x19, [sp, #16]
  4023c4:	ldp	x29, x30, [sp], #32
  4023c8:	ret
  4023cc:	stp	x29, x30, [sp, #-32]!
  4023d0:	stp	x20, x19, [sp, #16]
  4023d4:	ldr	w8, [x0, #8]
  4023d8:	mov	x19, x0
  4023dc:	mov	x20, x1
  4023e0:	mov	x29, sp
  4023e4:	cbz	w8, 4023f4 <sqrt@plt+0x544>
  4023e8:	ldr	x1, [x19]
  4023ec:	mov	w0, #0xa                   	// #10
  4023f0:	bl	401aa0 <putc@plt>
  4023f4:	ldr	x1, [x19]
  4023f8:	mov	w0, #0x25                  	// #37
  4023fc:	bl	401aa0 <putc@plt>
  402400:	ldr	x1, [x19]
  402404:	mov	w0, #0x25                  	// #37
  402408:	bl	401aa0 <putc@plt>
  40240c:	ldr	x1, [x19]
  402410:	mov	x0, x20
  402414:	bl	401a10 <fputs@plt>
  402418:	ldr	x1, [x19]
  40241c:	mov	w0, #0xa                   	// #10
  402420:	bl	401aa0 <putc@plt>
  402424:	str	wzr, [x19, #8]
  402428:	str	wzr, [x19, #16]
  40242c:	mov	x0, x19
  402430:	ldp	x20, x19, [sp, #16]
  402434:	ldp	x29, x30, [sp], #32
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-32]!
  402440:	stp	x20, x19, [sp, #16]
  402444:	ldr	w8, [x0, #8]
  402448:	mov	x19, x0
  40244c:	mov	x20, x1
  402450:	mov	x29, sp
  402454:	cbz	w8, 402464 <sqrt@plt+0x5b4>
  402458:	ldr	x1, [x19]
  40245c:	mov	w0, #0xa                   	// #10
  402460:	bl	401aa0 <putc@plt>
  402464:	ldr	x1, [x19]
  402468:	mov	w0, #0x25                  	// #37
  40246c:	bl	401aa0 <putc@plt>
  402470:	ldr	x1, [x19]
  402474:	mov	w0, #0x25                  	// #37
  402478:	bl	401aa0 <putc@plt>
  40247c:	ldr	x1, [x19]
  402480:	mov	x0, x20
  402484:	bl	401a10 <fputs@plt>
  402488:	mov	x0, x20
  40248c:	bl	401a60 <strlen@plt>
  402490:	add	w8, w0, #0x2
  402494:	str	w8, [x19, #8]
  402498:	mov	x0, x19
  40249c:	ldp	x20, x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #32
  4024a4:	ret
  4024a8:	stp	x29, x30, [sp, #-32]!
  4024ac:	ldr	w8, [x0, #8]
  4024b0:	str	x19, [sp, #16]
  4024b4:	mov	x19, x0
  4024b8:	mov	x29, sp
  4024bc:	cbz	w8, 4024d0 <sqrt@plt+0x620>
  4024c0:	ldr	x1, [x19]
  4024c4:	mov	w0, #0xa                   	// #10
  4024c8:	bl	401aa0 <putc@plt>
  4024cc:	str	wzr, [x19, #8]
  4024d0:	str	wzr, [x19, #16]
  4024d4:	mov	x0, x19
  4024d8:	ldr	x19, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #32
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-48]!
  4024e8:	stp	x20, x19, [sp, #32]
  4024ec:	mov	x19, x0
  4024f0:	mov	x0, x1
  4024f4:	str	x21, [sp, #16]
  4024f8:	mov	x29, sp
  4024fc:	mov	x20, x1
  402500:	bl	401a60 <strlen@plt>
  402504:	ldp	w8, w9, [x19, #8]
  402508:	mov	x21, x0
  40250c:	add	w8, w8, w21
  402510:	cmp	w8, w9
  402514:	b.lt	40253c <sqrt@plt+0x68c>  // b.tstop
  402518:	ldr	x1, [x19]
  40251c:	mov	w0, #0xa                   	// #10
  402520:	bl	401aa0 <putc@plt>
  402524:	ldr	x1, [x19]
  402528:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  40252c:	add	x0, x0, #0xdf0
  402530:	bl	401a10 <fputs@plt>
  402534:	mov	w8, #0x3                   	// #3
  402538:	str	w8, [x19, #8]
  40253c:	ldr	x1, [x19]
  402540:	mov	w0, #0x20                  	// #32
  402544:	bl	401aa0 <putc@plt>
  402548:	ldr	x1, [x19]
  40254c:	mov	x0, x20
  402550:	bl	401a10 <fputs@plt>
  402554:	ldr	w8, [x19, #8]
  402558:	mov	x0, x19
  40255c:	add	w8, w21, w8
  402560:	add	w8, w8, #0x1
  402564:	str	w8, [x19, #8]
  402568:	ldp	x20, x19, [sp, #32]
  40256c:	ldr	x21, [sp, #16]
  402570:	ldp	x29, x30, [sp], #48
  402574:	ret
  402578:	stp	x29, x30, [sp, #-32]!
  40257c:	stp	x20, x19, [sp, #16]
  402580:	mov	x29, sp
  402584:	mov	w19, w1
  402588:	cmp	w1, #0xb
  40258c:	mov	x20, x0
  402590:	b.cc	4025a4 <sqrt@plt+0x6f4>  // b.lo, b.ul, b.last
  402594:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  402598:	add	x1, x1, #0xdf4
  40259c:	mov	w0, #0xba                  	// #186
  4025a0:	bl	40b8ec <sqrt@plt+0x9a3c>
  4025a4:	str	w19, [x20, #20]
  4025a8:	mov	x0, x20
  4025ac:	ldp	x20, x19, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #32
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-32]!
  4025bc:	stp	x20, x19, [sp, #16]
  4025c0:	ldp	w8, w9, [x0, #8]
  4025c4:	mov	x19, x0
  4025c8:	mov	w20, w1
  4025cc:	mov	x29, sp
  4025d0:	cmp	w8, w9
  4025d4:	b.lt	4025e8 <sqrt@plt+0x738>  // b.tstop
  4025d8:	ldr	x1, [x19]
  4025dc:	mov	w0, #0xa                   	// #10
  4025e0:	bl	401aa0 <putc@plt>
  4025e4:	str	wzr, [x19, #8]
  4025e8:	ldr	x1, [x19]
  4025ec:	and	w0, w20, #0xff
  4025f0:	bl	401aa0 <putc@plt>
  4025f4:	ldr	w8, [x19, #8]
  4025f8:	str	wzr, [x19, #16]
  4025fc:	mov	x0, x19
  402600:	add	w8, w8, #0x1
  402604:	str	w8, [x19, #8]
  402608:	ldp	x20, x19, [sp, #16]
  40260c:	ldp	x29, x30, [sp], #32
  402610:	ret
  402614:	stp	x29, x30, [sp, #-96]!
  402618:	stp	x28, x27, [sp, #16]
  40261c:	stp	x26, x25, [sp, #32]
  402620:	stp	x24, x23, [sp, #48]
  402624:	stp	x22, x21, [sp, #64]
  402628:	stp	x20, x19, [sp, #80]
  40262c:	mov	x29, sp
  402630:	mov	w21, w2
  402634:	mov	x20, x1
  402638:	cmp	w2, #0x1
  40263c:	mov	x19, x0
  402640:	mov	w8, wzr
  402644:	b.lt	4026b8 <sqrt@plt+0x808>  // b.tstop
  402648:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40264c:	mov	x12, #0x3                   	// #3
  402650:	mov	w9, w21
  402654:	add	x10, x10, #0xa30
  402658:	mov	w11, #0x1                   	// #1
  40265c:	movk	x12, #0x10, lsl #48
  402660:	mov	x13, x20
  402664:	ldrsb	w14, [x13]
  402668:	tbnz	w14, #31, 402698 <sqrt@plt+0x7e8>
  40266c:	and	x14, x14, #0xff
  402670:	ldrb	w15, [x10, x14]
  402674:	cbz	w15, 402698 <sqrt@plt+0x7e8>
  402678:	sub	w14, w14, #0x28
  40267c:	cmp	w14, #0x34
  402680:	b.hi	4026b0 <sqrt@plt+0x800>  // b.pmore
  402684:	lsl	x14, x11, x14
  402688:	tst	x14, x12
  40268c:	b.eq	4026b0 <sqrt@plt+0x800>  // b.none
  402690:	mov	w14, #0x2                   	// #2
  402694:	b	40269c <sqrt@plt+0x7ec>
  402698:	mov	w14, #0x4                   	// #4
  40269c:	add	w8, w8, w14
  4026a0:	subs	x9, x9, #0x1
  4026a4:	add	x13, x13, #0x1
  4026a8:	b.ne	402664 <sqrt@plt+0x7b4>  // b.any
  4026ac:	b	4026b8 <sqrt@plt+0x808>
  4026b0:	mov	w14, #0x1                   	// #1
  4026b4:	b	40269c <sqrt@plt+0x7ec>
  4026b8:	ldr	w9, [x19, #8]
  4026bc:	cmp	w8, w21, lsl #1
  4026c0:	b.le	40278c <sqrt@plt+0x8dc>
  4026c4:	ldr	w8, [x19, #12]
  4026c8:	lsl	w10, w21, #1
  4026cc:	add	w10, w10, #0x2
  4026d0:	add	w11, w10, w9
  4026d4:	cmp	w11, w8
  4026d8:	b.le	4026fc <sqrt@plt+0x84c>
  4026dc:	cmp	w10, w8
  4026e0:	b.gt	4026fc <sqrt@plt+0x84c>
  4026e4:	ldr	x1, [x19]
  4026e8:	mov	w0, #0xa                   	// #10
  4026ec:	bl	401aa0 <putc@plt>
  4026f0:	ldr	w8, [x19, #12]
  4026f4:	mov	w9, wzr
  4026f8:	str	wzr, [x19, #8]
  4026fc:	cmp	w9, w8
  402700:	b.lt	402714 <sqrt@plt+0x864>  // b.tstop
  402704:	ldr	x1, [x19]
  402708:	mov	w0, #0xa                   	// #10
  40270c:	bl	401aa0 <putc@plt>
  402710:	str	wzr, [x19, #8]
  402714:	ldr	x1, [x19]
  402718:	mov	w0, #0x3c                  	// #60
  40271c:	bl	401aa0 <putc@plt>
  402720:	ldr	w8, [x19, #8]
  402724:	cmp	w21, #0x1
  402728:	add	w8, w8, #0x1
  40272c:	str	w8, [x19, #8]
  402730:	b.lt	402784 <sqrt@plt+0x8d4>  // b.tstop
  402734:	mov	w22, w21
  402738:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1248>
  40273c:	add	x21, x21, #0xe0d
  402740:	ldr	w9, [x19, #12]
  402744:	add	w8, w8, #0x2
  402748:	cmp	w8, w9
  40274c:	b.le	402760 <sqrt@plt+0x8b0>
  402750:	ldr	x1, [x19]
  402754:	mov	w0, #0xa                   	// #10
  402758:	bl	401aa0 <putc@plt>
  40275c:	str	wzr, [x19, #8]
  402760:	ldr	x0, [x19]
  402764:	ldrb	w2, [x20], #1
  402768:	mov	x1, x21
  40276c:	bl	401a70 <fprintf@plt>
  402770:	ldr	w8, [x19, #8]
  402774:	subs	x22, x22, #0x1
  402778:	add	w8, w8, #0x2
  40277c:	str	w8, [x19, #8]
  402780:	b.ne	402740 <sqrt@plt+0x890>  // b.any
  402784:	mov	w0, #0x3e                  	// #62
  402788:	b	402908 <sqrt@plt+0xa58>
  40278c:	ldr	w10, [x19, #12]
  402790:	add	w8, w8, #0x2
  402794:	add	w11, w8, w9
  402798:	cmp	w11, w10
  40279c:	b.le	4027c0 <sqrt@plt+0x910>
  4027a0:	cmp	w8, w10
  4027a4:	b.gt	4027c0 <sqrt@plt+0x910>
  4027a8:	ldr	x1, [x19]
  4027ac:	mov	w0, #0xa                   	// #10
  4027b0:	bl	401aa0 <putc@plt>
  4027b4:	ldr	w10, [x19, #12]
  4027b8:	mov	w9, wzr
  4027bc:	str	wzr, [x19, #8]
  4027c0:	add	w8, w9, #0x2
  4027c4:	cmp	w8, w10
  4027c8:	b.le	4027dc <sqrt@plt+0x92c>
  4027cc:	ldr	x1, [x19]
  4027d0:	mov	w0, #0xa                   	// #10
  4027d4:	bl	401aa0 <putc@plt>
  4027d8:	str	wzr, [x19, #8]
  4027dc:	ldr	x1, [x19]
  4027e0:	mov	w0, #0x28                  	// #40
  4027e4:	bl	401aa0 <putc@plt>
  4027e8:	ldr	w8, [x19, #8]
  4027ec:	cmp	w21, #0x1
  4027f0:	add	w8, w8, #0x1
  4027f4:	str	w8, [x19, #8]
  4027f8:	b.lt	402904 <sqrt@plt+0xa54>  // b.tstop
  4027fc:	mov	w24, w21
  402800:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1248>
  402804:	adrp	x22, 413000 <_ZdlPvm@@Base+0x1248>
  402808:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40280c:	mov	x27, #0x3                   	// #3
  402810:	add	x21, x21, #0xe12
  402814:	add	x22, x22, #0xdf4
  402818:	add	x25, x25, #0xa30
  40281c:	mov	w26, #0x1                   	// #1
  402820:	movk	x27, #0x10, lsl #48
  402824:	ldrsb	w23, [x20]
  402828:	tbnz	w23, #31, 402858 <sqrt@plt+0x9a8>
  40282c:	and	x9, x23, #0xff
  402830:	ldrb	w10, [x25, x9]
  402834:	cbz	w10, 402858 <sqrt@plt+0x9a8>
  402838:	sub	w9, w9, #0x28
  40283c:	cmp	w9, #0x34
  402840:	b.hi	4028fc <sqrt@plt+0xa4c>  // b.pmore
  402844:	lsl	x9, x26, x9
  402848:	tst	x9, x27
  40284c:	b.eq	4028fc <sqrt@plt+0xa4c>  // b.none
  402850:	mov	w28, #0x2                   	// #2
  402854:	b	40285c <sqrt@plt+0x9ac>
  402858:	mov	w28, #0x4                   	// #4
  40285c:	ldr	w9, [x19, #12]
  402860:	add	w8, w8, w28
  402864:	cmp	w8, w9
  402868:	b.lt	402888 <sqrt@plt+0x9d8>  // b.tstop
  40286c:	ldr	x1, [x19]
  402870:	mov	w0, #0x5c                  	// #92
  402874:	bl	401aa0 <putc@plt>
  402878:	ldr	x1, [x19]
  40287c:	mov	w0, #0xa                   	// #10
  402880:	bl	401aa0 <putc@plt>
  402884:	str	wzr, [x19, #8]
  402888:	cmp	w28, #0x4
  40288c:	and	w23, w23, #0xff
  402890:	b.eq	4028b4 <sqrt@plt+0xa04>  // b.none
  402894:	cmp	w28, #0x2
  402898:	b.eq	4028c8 <sqrt@plt+0xa18>  // b.none
  40289c:	cmp	w28, #0x1
  4028a0:	b.eq	4028d4 <sqrt@plt+0xa24>  // b.none
  4028a4:	mov	w0, #0x116                 	// #278
  4028a8:	mov	x1, x22
  4028ac:	bl	40b8ec <sqrt@plt+0x9a3c>
  4028b0:	b	4028e0 <sqrt@plt+0xa30>
  4028b4:	ldr	x0, [x19]
  4028b8:	mov	x1, x21
  4028bc:	mov	w2, w23
  4028c0:	bl	401a70 <fprintf@plt>
  4028c4:	b	4028e0 <sqrt@plt+0xa30>
  4028c8:	ldr	x1, [x19]
  4028cc:	mov	w0, #0x5c                  	// #92
  4028d0:	bl	401aa0 <putc@plt>
  4028d4:	ldr	x1, [x19]
  4028d8:	mov	w0, w23
  4028dc:	bl	401aa0 <putc@plt>
  4028e0:	ldr	w8, [x19, #8]
  4028e4:	subs	x24, x24, #0x1
  4028e8:	add	x20, x20, #0x1
  4028ec:	add	w8, w8, w28
  4028f0:	str	w8, [x19, #8]
  4028f4:	b.ne	402824 <sqrt@plt+0x974>  // b.any
  4028f8:	b	402904 <sqrt@plt+0xa54>
  4028fc:	mov	w28, #0x1                   	// #1
  402900:	b	40285c <sqrt@plt+0x9ac>
  402904:	mov	w0, #0x29                  	// #41
  402908:	ldr	x1, [x19]
  40290c:	bl	401aa0 <putc@plt>
  402910:	ldr	w8, [x19, #8]
  402914:	str	wzr, [x19, #16]
  402918:	mov	x0, x19
  40291c:	add	w8, w8, #0x1
  402920:	str	w8, [x19, #8]
  402924:	ldp	x20, x19, [sp, #80]
  402928:	ldp	x22, x21, [sp, #64]
  40292c:	ldp	x24, x23, [sp, #48]
  402930:	ldp	x26, x25, [sp, #32]
  402934:	ldp	x28, x27, [sp, #16]
  402938:	ldp	x29, x30, [sp], #96
  40293c:	ret
  402940:	sub	sp, sp, #0x30
  402944:	mov	w2, w1
  402948:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40294c:	stp	x20, x19, [sp, #32]
  402950:	mov	x19, x0
  402954:	add	x1, x1, #0xa3c
  402958:	add	x0, sp, #0x4
  40295c:	stp	x29, x30, [sp, #16]
  402960:	add	x29, sp, #0x10
  402964:	bl	401b80 <sprintf@plt>
  402968:	add	x0, sp, #0x4
  40296c:	bl	401a60 <strlen@plt>
  402970:	ldr	w9, [x19, #8]
  402974:	mov	x20, x0
  402978:	cmp	w9, #0x0
  40297c:	b.le	4029ac <sqrt@plt+0xafc>
  402980:	ldp	w10, w8, [x19, #12]
  402984:	add	w9, w9, w20
  402988:	add	w9, w9, w8
  40298c:	cmp	w9, w10
  402990:	b.le	4029b0 <sqrt@plt+0xb00>
  402994:	ldr	x1, [x19]
  402998:	mov	w0, #0xa                   	// #10
  40299c:	bl	401aa0 <putc@plt>
  4029a0:	str	wzr, [x19, #8]
  4029a4:	str	wzr, [x19, #16]
  4029a8:	b	4029cc <sqrt@plt+0xb1c>
  4029ac:	ldr	w8, [x19, #16]
  4029b0:	cbz	w8, 4029cc <sqrt@plt+0xb1c>
  4029b4:	ldr	x1, [x19]
  4029b8:	mov	w0, #0x20                  	// #32
  4029bc:	bl	401aa0 <putc@plt>
  4029c0:	ldr	w8, [x19, #8]
  4029c4:	add	w8, w8, #0x1
  4029c8:	str	w8, [x19, #8]
  4029cc:	ldr	x1, [x19]
  4029d0:	add	x0, sp, #0x4
  4029d4:	bl	401a10 <fputs@plt>
  4029d8:	ldr	w8, [x19, #8]
  4029dc:	mov	w9, #0x1                   	// #1
  4029e0:	str	w9, [x19, #16]
  4029e4:	mov	x0, x19
  4029e8:	add	w8, w8, w20
  4029ec:	str	w8, [x19, #8]
  4029f0:	ldp	x20, x19, [sp, #32]
  4029f4:	ldp	x29, x30, [sp, #16]
  4029f8:	add	sp, sp, #0x30
  4029fc:	ret
  402a00:	stp	x29, x30, [sp, #-48]!
  402a04:	str	x21, [sp, #16]
  402a08:	stp	x20, x19, [sp, #32]
  402a0c:	mov	x29, sp
  402a10:	ldr	w8, [x0, #20]
  402a14:	mov	x19, x0
  402a18:	mov	w0, w1
  402a1c:	mov	w1, w8
  402a20:	bl	410ef0 <sqrt@plt+0xf040>
  402a24:	mov	x20, x0
  402a28:	bl	401a60 <strlen@plt>
  402a2c:	ldr	w9, [x19, #8]
  402a30:	mov	x21, x0
  402a34:	cmp	w9, #0x0
  402a38:	b.le	402a68 <sqrt@plt+0xbb8>
  402a3c:	ldp	w10, w8, [x19, #12]
  402a40:	add	w9, w9, w21
  402a44:	add	w9, w9, w8
  402a48:	cmp	w9, w10
  402a4c:	b.le	402a6c <sqrt@plt+0xbbc>
  402a50:	ldr	x1, [x19]
  402a54:	mov	w0, #0xa                   	// #10
  402a58:	bl	401aa0 <putc@plt>
  402a5c:	str	wzr, [x19, #8]
  402a60:	str	wzr, [x19, #16]
  402a64:	b	402a88 <sqrt@plt+0xbd8>
  402a68:	ldr	w8, [x19, #16]
  402a6c:	cbz	w8, 402a88 <sqrt@plt+0xbd8>
  402a70:	ldr	x1, [x19]
  402a74:	mov	w0, #0x20                  	// #32
  402a78:	bl	401aa0 <putc@plt>
  402a7c:	ldr	w8, [x19, #8]
  402a80:	add	w8, w8, #0x1
  402a84:	str	w8, [x19, #8]
  402a88:	ldr	x1, [x19]
  402a8c:	mov	x0, x20
  402a90:	bl	401a10 <fputs@plt>
  402a94:	ldr	w8, [x19, #8]
  402a98:	mov	w9, #0x1                   	// #1
  402a9c:	str	w9, [x19, #16]
  402aa0:	mov	x0, x19
  402aa4:	add	w8, w8, w21
  402aa8:	str	w8, [x19, #8]
  402aac:	ldp	x20, x19, [sp, #32]
  402ab0:	ldr	x21, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #48
  402ab8:	ret
  402abc:	sub	sp, sp, #0xa0
  402ac0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  402ac4:	stp	x20, x19, [sp, #144]
  402ac8:	mov	x19, x0
  402acc:	add	x1, x1, #0xe18
  402ad0:	mov	x0, sp
  402ad4:	stp	x29, x30, [sp, #128]
  402ad8:	add	x29, sp, #0x80
  402adc:	mov	x20, sp
  402ae0:	bl	401b80 <sprintf@plt>
  402ae4:	mov	x0, sp
  402ae8:	bl	401a60 <strlen@plt>
  402aec:	sub	w0, w0, #0x1
  402af0:	ldrb	w8, [x20, w0, sxtw]
  402af4:	cmp	w8, #0x30
  402af8:	b.eq	402aec <sqrt@plt+0xc3c>  // b.none
  402afc:	cmp	w8, #0x2e
  402b00:	b.ne	402b08 <sqrt@plt+0xc58>  // b.any
  402b04:	sub	w0, w0, #0x1
  402b08:	sxtw	x8, w0
  402b0c:	add	x20, x8, #0x1
  402b10:	mov	x8, sp
  402b14:	strb	wzr, [x8, x20]
  402b18:	ldr	w9, [x19, #8]
  402b1c:	cmp	w9, #0x0
  402b20:	b.le	402b50 <sqrt@plt+0xca0>
  402b24:	ldp	w10, w8, [x19, #12]
  402b28:	add	w9, w9, w20
  402b2c:	add	w9, w9, w8
  402b30:	cmp	w9, w10
  402b34:	b.le	402b54 <sqrt@plt+0xca4>
  402b38:	ldr	x1, [x19]
  402b3c:	mov	w0, #0xa                   	// #10
  402b40:	bl	401aa0 <putc@plt>
  402b44:	str	wzr, [x19, #8]
  402b48:	str	wzr, [x19, #16]
  402b4c:	b	402b70 <sqrt@plt+0xcc0>
  402b50:	ldr	w8, [x19, #16]
  402b54:	cbz	w8, 402b70 <sqrt@plt+0xcc0>
  402b58:	ldr	x1, [x19]
  402b5c:	mov	w0, #0x20                  	// #32
  402b60:	bl	401aa0 <putc@plt>
  402b64:	ldr	w8, [x19, #8]
  402b68:	add	w8, w8, #0x1
  402b6c:	str	w8, [x19, #8]
  402b70:	ldr	x1, [x19]
  402b74:	mov	x0, sp
  402b78:	bl	401a10 <fputs@plt>
  402b7c:	ldr	w8, [x19, #8]
  402b80:	mov	w9, #0x1                   	// #1
  402b84:	str	w9, [x19, #16]
  402b88:	mov	x0, x19
  402b8c:	add	w8, w8, w20
  402b90:	str	w8, [x19, #8]
  402b94:	ldp	x20, x19, [sp, #144]
  402b98:	ldp	x29, x30, [sp, #128]
  402b9c:	add	sp, sp, #0xa0
  402ba0:	ret
  402ba4:	stp	x29, x30, [sp, #-48]!
  402ba8:	stp	x20, x19, [sp, #32]
  402bac:	mov	x19, x0
  402bb0:	mov	x0, x1
  402bb4:	str	x21, [sp, #16]
  402bb8:	mov	x29, sp
  402bbc:	mov	x20, x1
  402bc0:	bl	401a60 <strlen@plt>
  402bc4:	ldr	w9, [x19, #8]
  402bc8:	mov	x21, x0
  402bcc:	cmp	w9, #0x0
  402bd0:	b.le	402c00 <sqrt@plt+0xd50>
  402bd4:	ldp	w10, w8, [x19, #12]
  402bd8:	add	w9, w9, w21
  402bdc:	add	w9, w9, w8
  402be0:	cmp	w9, w10
  402be4:	b.le	402c04 <sqrt@plt+0xd54>
  402be8:	ldr	x1, [x19]
  402bec:	mov	w0, #0xa                   	// #10
  402bf0:	bl	401aa0 <putc@plt>
  402bf4:	str	wzr, [x19, #8]
  402bf8:	str	wzr, [x19, #16]
  402bfc:	b	402c20 <sqrt@plt+0xd70>
  402c00:	ldr	w8, [x19, #16]
  402c04:	cbz	w8, 402c20 <sqrt@plt+0xd70>
  402c08:	ldr	x1, [x19]
  402c0c:	mov	w0, #0x20                  	// #32
  402c10:	bl	401aa0 <putc@plt>
  402c14:	ldr	w8, [x19, #8]
  402c18:	add	w8, w8, #0x1
  402c1c:	str	w8, [x19, #8]
  402c20:	ldr	x1, [x19]
  402c24:	mov	x0, x20
  402c28:	bl	401a10 <fputs@plt>
  402c2c:	ldr	w8, [x19, #8]
  402c30:	mov	w9, #0x1                   	// #1
  402c34:	str	w9, [x19, #16]
  402c38:	mov	x0, x19
  402c3c:	add	w8, w8, w21
  402c40:	str	w8, [x19, #8]
  402c44:	ldp	x20, x19, [sp, #32]
  402c48:	ldr	x21, [sp, #16]
  402c4c:	ldp	x29, x30, [sp], #48
  402c50:	ret
  402c54:	sub	sp, sp, #0xa0
  402c58:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402c5c:	ldr	d0, [x8, #2968]
  402c60:	ucvtf	d1, w1
  402c64:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  402c68:	stp	x20, x19, [sp, #144]
  402c6c:	mov	x19, x0
  402c70:	fdiv	d0, d1, d0
  402c74:	add	x1, x1, #0xe1d
  402c78:	mov	x0, sp
  402c7c:	stp	x29, x30, [sp, #128]
  402c80:	add	x29, sp, #0x80
  402c84:	bl	401b80 <sprintf@plt>
  402c88:	mov	x0, sp
  402c8c:	bl	401a60 <strlen@plt>
  402c90:	ldr	w9, [x19, #8]
  402c94:	mov	x20, x0
  402c98:	cmp	w9, #0x0
  402c9c:	b.le	402ccc <sqrt@plt+0xe1c>
  402ca0:	ldp	w10, w8, [x19, #12]
  402ca4:	add	w9, w9, w20
  402ca8:	add	w9, w9, w8
  402cac:	cmp	w9, w10
  402cb0:	b.le	402cd0 <sqrt@plt+0xe20>
  402cb4:	ldr	x1, [x19]
  402cb8:	mov	w0, #0xa                   	// #10
  402cbc:	bl	401aa0 <putc@plt>
  402cc0:	str	wzr, [x19, #8]
  402cc4:	str	wzr, [x19, #16]
  402cc8:	b	402cec <sqrt@plt+0xe3c>
  402ccc:	ldr	w8, [x19, #16]
  402cd0:	cbz	w8, 402cec <sqrt@plt+0xe3c>
  402cd4:	ldr	x1, [x19]
  402cd8:	mov	w0, #0x20                  	// #32
  402cdc:	bl	401aa0 <putc@plt>
  402ce0:	ldr	w8, [x19, #8]
  402ce4:	add	w8, w8, #0x1
  402ce8:	str	w8, [x19, #8]
  402cec:	ldr	x1, [x19]
  402cf0:	mov	x0, sp
  402cf4:	bl	401a10 <fputs@plt>
  402cf8:	ldr	w8, [x19, #8]
  402cfc:	mov	w9, #0x1                   	// #1
  402d00:	str	w9, [x19, #16]
  402d04:	mov	x0, x19
  402d08:	add	w8, w8, w20
  402d0c:	str	w8, [x19, #8]
  402d10:	ldp	x20, x19, [sp, #144]
  402d14:	ldp	x29, x30, [sp, #128]
  402d18:	add	sp, sp, #0xa0
  402d1c:	ret
  402d20:	stp	x29, x30, [sp, #-48]!
  402d24:	stp	x20, x19, [sp, #32]
  402d28:	mov	x19, x0
  402d2c:	mov	x0, x1
  402d30:	str	x21, [sp, #16]
  402d34:	mov	x29, sp
  402d38:	mov	x20, x1
  402d3c:	bl	401a60 <strlen@plt>
  402d40:	ldr	w8, [x19, #8]
  402d44:	mov	x21, x0
  402d48:	cmp	w8, #0x1
  402d4c:	b.lt	402d70 <sqrt@plt+0xec0>  // b.tstop
  402d50:	ldr	w9, [x19, #12]
  402d54:	add	w8, w8, w21
  402d58:	cmp	w8, w9
  402d5c:	b.lt	402d70 <sqrt@plt+0xec0>  // b.tstop
  402d60:	ldr	x1, [x19]
  402d64:	mov	w0, #0xa                   	// #10
  402d68:	bl	401aa0 <putc@plt>
  402d6c:	str	wzr, [x19, #8]
  402d70:	ldr	x1, [x19]
  402d74:	mov	w0, #0x2f                  	// #47
  402d78:	bl	401aa0 <putc@plt>
  402d7c:	ldr	x1, [x19]
  402d80:	mov	x0, x20
  402d84:	bl	401a10 <fputs@plt>
  402d88:	ldr	w8, [x19, #8]
  402d8c:	mov	w9, #0x1                   	// #1
  402d90:	str	w9, [x19, #16]
  402d94:	mov	x0, x19
  402d98:	add	w8, w21, w8
  402d9c:	add	w8, w8, #0x1
  402da0:	str	w8, [x19, #8]
  402da4:	ldp	x20, x19, [sp, #32]
  402da8:	ldr	x21, [sp, #16]
  402dac:	ldp	x29, x30, [sp], #48
  402db0:	ret
  402db4:	stp	x29, x30, [sp, #-32]!
  402db8:	stp	x20, x19, [sp, #16]
  402dbc:	mov	x29, sp
  402dc0:	mov	x20, x0
  402dc4:	mov	w0, #0x80                  	// #128
  402dc8:	bl	411d08 <_Znwm@@Base>
  402dcc:	mov	x19, x0
  402dd0:	mov	x1, x20
  402dd4:	bl	40ce7c <sqrt@plt+0xafcc>
  402dd8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402ddc:	add	x8, x8, #0xbf0
  402de0:	mov	w9, #0xffffffff            	// #-1
  402de4:	mov	x0, x19
  402de8:	mov	x1, xzr
  402dec:	mov	w2, wzr
  402df0:	str	x8, [x19]
  402df4:	str	w9, [x19, #104]
  402df8:	stp	xzr, xzr, [x19, #112]
  402dfc:	bl	40e040 <sqrt@plt+0xc190>
  402e00:	cbnz	w0, 402e18 <sqrt@plt+0xf68>
  402e04:	ldr	x8, [x19]
  402e08:	mov	x0, x19
  402e0c:	ldr	x8, [x8, #8]
  402e10:	blr	x8
  402e14:	mov	x19, xzr
  402e18:	mov	x0, x19
  402e1c:	ldp	x20, x19, [sp, #16]
  402e20:	ldp	x29, x30, [sp], #32
  402e24:	ret
  402e28:	mov	x20, x0
  402e2c:	mov	x0, x19
  402e30:	bl	411dac <_ZdlPv@@Base>
  402e34:	mov	x0, x20
  402e38:	bl	401e00 <_Unwind_Resume@plt>
  402e3c:	stp	x29, x30, [sp, #-32]!
  402e40:	str	x19, [sp, #16]
  402e44:	mov	x29, sp
  402e48:	mov	x19, x0
  402e4c:	bl	40ce7c <sqrt@plt+0xafcc>
  402e50:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402e54:	add	x8, x8, #0xbf0
  402e58:	mov	w9, #0xffffffff            	// #-1
  402e5c:	stp	xzr, xzr, [x19, #112]
  402e60:	str	x8, [x19]
  402e64:	str	w9, [x19, #104]
  402e68:	ldr	x19, [sp, #16]
  402e6c:	ldp	x29, x30, [sp], #32
  402e70:	ret
  402e74:	stp	x29, x30, [sp, #-32]!
  402e78:	str	x19, [sp, #16]
  402e7c:	mov	x19, x0
  402e80:	ldr	x0, [x0, #112]
  402e84:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  402e88:	add	x8, x8, #0xbf0
  402e8c:	mov	x29, sp
  402e90:	str	x8, [x19]
  402e94:	bl	401b00 <free@plt>
  402e98:	ldr	x0, [x19, #120]
  402e9c:	cbz	x0, 402ea4 <sqrt@plt+0xff4>
  402ea0:	bl	401d00 <_ZdaPv@plt>
  402ea4:	mov	x0, x19
  402ea8:	ldr	x19, [sp, #16]
  402eac:	ldp	x29, x30, [sp], #32
  402eb0:	b	40cee4 <sqrt@plt+0xb034>
  402eb4:	stp	x29, x30, [sp, #-32]!
  402eb8:	str	x19, [sp, #16]
  402ebc:	mov	x29, sp
  402ec0:	mov	x19, x0
  402ec4:	bl	402e74 <sqrt@plt+0xfc4>
  402ec8:	mov	x0, x19
  402ecc:	ldr	x19, [sp, #16]
  402ed0:	ldp	x29, x30, [sp], #32
  402ed4:	b	411dac <_ZdlPv@@Base>
  402ed8:	stp	x29, x30, [sp, #-48]!
  402edc:	stp	x22, x21, [sp, #16]
  402ee0:	stp	x20, x19, [sp, #32]
  402ee4:	mov	x29, sp
  402ee8:	mov	x8, x1
  402eec:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  402ef0:	mov	x20, x0
  402ef4:	add	x1, x1, #0xe22
  402ef8:	mov	x0, x8
  402efc:	mov	w19, w4
  402f00:	mov	x21, x3
  402f04:	mov	x22, x2
  402f08:	bl	401d40 <strcmp@plt>
  402f0c:	cbnz	w0, 402f20 <sqrt@plt+0x1070>
  402f10:	cbz	x22, 402f30 <sqrt@plt+0x1080>
  402f14:	mov	x0, x22
  402f18:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  402f1c:	str	x0, [x20, #112]
  402f20:	ldp	x20, x19, [sp, #32]
  402f24:	ldp	x22, x21, [sp, #16]
  402f28:	ldp	x29, x30, [sp], #48
  402f2c:	ret
  402f30:	mov	x0, x21
  402f34:	mov	w1, w19
  402f38:	ldp	x20, x19, [sp, #32]
  402f3c:	ldp	x22, x21, [sp, #16]
  402f40:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  402f44:	adrp	x2, 413000 <_ZdlPvm@@Base+0x1248>
  402f48:	add	x3, x3, #0xd38
  402f4c:	add	x2, x2, #0xe2b
  402f50:	mov	x4, x3
  402f54:	mov	x5, x3
  402f58:	ldp	x29, x30, [sp], #48
  402f5c:	b	40c91c <sqrt@plt+0xaa6c>
  402f60:	stp	x29, x30, [sp, #-16]!
  402f64:	str	x1, [x0]
  402f68:	stp	w2, w3, [x0, #8]
  402f6c:	str	xzr, [x0, #16]
  402f70:	str	x4, [x0, #2072]
  402f74:	add	x0, x0, #0x18
  402f78:	mov	w2, #0x800                 	// #2048
  402f7c:	mov	w1, wzr
  402f80:	mov	x29, sp
  402f84:	bl	401b10 <memset@plt>
  402f88:	ldp	x29, x30, [sp], #16
  402f8c:	ret
  402f90:	ldr	x0, [x0, #16]
  402f94:	cbz	x0, 402f9c <sqrt@plt+0x10ec>
  402f98:	b	401d00 <_ZdaPv@plt>
  402f9c:	ret
  402fa0:	str	xzr, [x0]
  402fa4:	ret
  402fa8:	stp	x1, x2, [x0]
  402fac:	stp	w3, w4, [x0, #16]
  402fb0:	str	w5, [x0, #24]
  402fb4:	ret
  402fb8:	ldr	x8, [x0]
  402fbc:	ldr	x9, [x1]
  402fc0:	cmp	x8, x9
  402fc4:	b.ne	40300c <sqrt@plt+0x115c>  // b.any
  402fc8:	ldr	x8, [x0, #8]
  402fcc:	ldr	x9, [x1, #8]
  402fd0:	cmp	x8, x9
  402fd4:	b.ne	40300c <sqrt@plt+0x115c>  // b.any
  402fd8:	ldr	w8, [x0, #16]
  402fdc:	ldr	w9, [x1, #16]
  402fe0:	cmp	w8, w9
  402fe4:	b.ne	40300c <sqrt@plt+0x115c>  // b.any
  402fe8:	ldr	w8, [x0, #20]
  402fec:	ldr	w9, [x1, #20]
  402ff0:	cmp	w8, w9
  402ff4:	b.ne	40300c <sqrt@plt+0x115c>  // b.any
  402ff8:	ldr	w8, [x0, #24]
  402ffc:	ldr	w9, [x1, #24]
  403000:	cmp	w8, w9
  403004:	cset	w0, eq  // eq = none
  403008:	ret
  40300c:	mov	w0, wzr
  403010:	ret
  403014:	stp	x29, x30, [sp, #-16]!
  403018:	mov	x29, sp
  40301c:	bl	402fb8 <sqrt@plt+0x1108>
  403020:	cmp	w0, #0x0
  403024:	cset	w0, eq  // eq = none
  403028:	ldp	x29, x30, [sp], #16
  40302c:	ret
  403030:	str	d8, [sp, #-80]!
  403034:	stp	x29, x30, [sp, #16]
  403038:	stp	x24, x23, [sp, #32]
  40303c:	stp	x22, x21, [sp, #48]
  403040:	stp	x20, x19, [sp, #64]
  403044:	mov	x29, sp
  403048:	mov	v8.16b, v0.16b
  40304c:	mov	x19, x0
  403050:	bl	40b254 <sqrt@plt+0x93a4>
  403054:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1248>
  403058:	ldr	d0, [x10, #2976]
  40305c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1248>
  403060:	add	x9, x9, #0xc18
  403064:	str	xzr, [x19, #64]
  403068:	str	xzr, [x19, #80]
  40306c:	str	wzr, [x19, #104]
  403070:	str	wzr, [x19, #372]
  403074:	str	xzr, [x19, #408]
  403078:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  40307c:	str	x9, [x19]
  403080:	str	d0, [x19, #72]
  403084:	ldr	x10, [x10, #672]
  403088:	mov	w9, #0xffffffff            	// #-1
  40308c:	mov	x8, xzr
  403090:	str	w9, [x19, #532]
  403094:	add	x20, x19, #0x1b8
  403098:	movi	v0.2d, #0xffffffffffffffff
  40309c:	add	x9, x19, #0x220
  4030a0:	str	wzr, [x19, #440]
  4030a4:	str	xzr, [x19, #512]
  4030a8:	str	d0, [x19, #520]
  4030ac:	stp	x10, xzr, [x19, #472]
  4030b0:	str	xzr, [x9, x8]
  4030b4:	add	x8, x8, #0x20
  4030b8:	cmp	x8, #0x640
  4030bc:	b.ne	4030b0 <sqrt@plt+0x1200>  // b.any
  4030c0:	movi	v0.2d, #0x0
  4030c4:	add	x21, x19, #0x870
  4030c8:	str	wzr, [x19, #2152]
  4030cc:	str	d0, [x19, #2144]
  4030d0:	mov	x0, x21
  4030d4:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  4030d8:	add	x22, x19, #0x888
  4030dc:	str	wzr, [x19, #2176]
  4030e0:	mov	x0, x22
  4030e4:	bl	4068f0 <sqrt@plt+0x4a40>
  4030e8:	str	wzr, [x19, #2208]
  4030ec:	mov	w3, #0x1                   	// #1
  4030f0:	mov	x0, xzr
  4030f4:	mov	x1, xzr
  4030f8:	mov	x2, xzr
  4030fc:	bl	4138c4 <_ZdlPvm@@Base+0x1b0c>
  403100:	stp	x0, x0, [x19, #56]
  403104:	str	wzr, [x19, #72]
  403108:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40310c:	ldr	w9, [x8, #624]
  403110:	tbz	w9, #31, 40311c <sqrt@plt+0x126c>
  403114:	mov	w9, #0x28                  	// #40
  403118:	str	w9, [x8, #624]
  40311c:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  403120:	ldr	w8, [x8, #1016]
  403124:	cmp	w8, #0x1
  403128:	b.eq	403148 <sqrt@plt+0x1298>  // b.none
  40312c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403130:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  403134:	add	x1, x1, #0xd38
  403138:	add	x0, x0, #0xe53
  40313c:	mov	x2, x1
  403140:	mov	x3, x1
  403144:	bl	40c8e8 <sqrt@plt+0xaa38>
  403148:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40314c:	ldr	w8, [x8, #1020]
  403150:	cmp	w8, #0x1
  403154:	b.eq	403174 <sqrt@plt+0x12c4>  // b.none
  403158:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40315c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  403160:	add	x1, x1, #0xd38
  403164:	add	x0, x0, #0xe73
  403168:	mov	x2, x1
  40316c:	mov	x3, x1
  403170:	bl	40c8e8 <sqrt@plt+0xaa38>
  403174:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  403178:	ldr	w9, [x8, #1024]
  40317c:	adrp	x23, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403180:	ldr	w8, [x23, #3424]
  403184:	add	w9, w9, w9, lsl #3
  403188:	lsl	w9, w9, #3
  40318c:	sdiv	w10, w8, w9
  403190:	msub	w9, w10, w9, w8
  403194:	cbz	w9, 4031b8 <sqrt@plt+0x1308>
  403198:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40319c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  4031a0:	add	x1, x1, #0xd38
  4031a4:	add	x0, x0, #0xe91
  4031a8:	mov	x2, x1
  4031ac:	mov	x3, x1
  4031b0:	bl	40c8e8 <sqrt@plt+0xaa38>
  4031b4:	ldr	w8, [x23, #3424]
  4031b8:	mov	w9, #0xcccd                	// #52429
  4031bc:	mov	w10, #0x9998                	// #39320
  4031c0:	movk	w9, #0xcccc, lsl #16
  4031c4:	movk	w10, #0x1999, lsl #16
  4031c8:	madd	w11, w8, w9, w10
  4031cc:	ror	w11, w11, #1
  4031d0:	cmp	w11, w10
  4031d4:	b.ls	4031e4 <sqrt@plt+0x1334>  // b.plast
  4031d8:	mov	w24, wzr
  4031dc:	str	w8, [x19, #88]
  4031e0:	b	40323c <sqrt@plt+0x138c>
  4031e4:	mov	w12, #0x6667                	// #26215
  4031e8:	mov	w13, #0x9999                	// #39321
  4031ec:	mov	w11, #0xffffffff            	// #-1
  4031f0:	movk	w12, #0x6666, lsl #16
  4031f4:	movk	w13, #0x1999, lsl #16
  4031f8:	smull	x8, w8, w12
  4031fc:	lsr	x14, x8, #63
  403200:	asr	x8, x8, #34
  403204:	add	w8, w8, w14
  403208:	madd	w14, w8, w9, w10
  40320c:	ror	w14, w14, #1
  403210:	cmp	w14, w13
  403214:	add	w11, w11, #0x1
  403218:	b.cc	4031f8 <sqrt@plt+0x1348>  // b.lo, b.ul, b.last
  40321c:	cmp	w11, #0xa
  403220:	add	w24, w11, #0x1
  403224:	str	w8, [x19, #88]
  403228:	b.cc	40323c <sqrt@plt+0x138c>  // b.lo, b.ul, b.last
  40322c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  403230:	add	x1, x1, #0xdf4
  403234:	mov	w0, #0xba                  	// #186
  403238:	bl	40b8ec <sqrt@plt+0x9a3c>
  40323c:	str	w24, [x19, #84]
  403240:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  403244:	add	x0, x0, #0xeb8
  403248:	bl	411b98 <sqrt@plt+0xfce8>
  40324c:	fcmp	d8, #0.0
  403250:	str	x0, [x19, #96]
  403254:	b.ne	403264 <sqrt@plt+0x13b4>  // b.any
  403258:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40325c:	ldr	w8, [x8, #3436]
  403260:	b	40327c <sqrt@plt+0x13cc>
  403264:	ldr	w8, [x23, #3424]
  403268:	fmov	d1, #5.000000000000000000e-01
  40326c:	scvtf	d0, w8
  403270:	fmul	d0, d0, d8
  403274:	fadd	d0, d0, d1
  403278:	fcvtzs	w8, d0
  40327c:	str	w8, [x19, #108]
  403280:	ldr	w9, [x23, #3424]
  403284:	cbnz	w8, 403294 <sqrt@plt+0x13e4>
  403288:	mov	w8, #0xb                   	// #11
  40328c:	mul	w8, w9, w8
  403290:	str	w8, [x19, #108]
  403294:	mov	w8, #0x193f                	// #6463
  403298:	movk	w8, #0x1, lsl #16
  40329c:	cmp	w9, w8
  4032a0:	cset	w8, gt
  4032a4:	str	w8, [x19, #112]
  4032a8:	ldp	x20, x19, [sp, #64]
  4032ac:	ldp	x22, x21, [sp, #48]
  4032b0:	ldp	x24, x23, [sp, #32]
  4032b4:	ldp	x29, x30, [sp, #16]
  4032b8:	ldr	d8, [sp], #80
  4032bc:	ret
  4032c0:	mov	x23, x0
  4032c4:	b	4032e0 <sqrt@plt+0x1430>
  4032c8:	mov	x23, x0
  4032cc:	b	4032e8 <sqrt@plt+0x1438>
  4032d0:	b	4032d4 <sqrt@plt+0x1424>
  4032d4:	mov	x23, x0
  4032d8:	mov	x0, x22
  4032dc:	bl	406ccc <sqrt@plt+0x4e1c>
  4032e0:	mov	x0, x21
  4032e4:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4032e8:	mov	x0, x20
  4032ec:	bl	40b978 <sqrt@plt+0x9ac8>
  4032f0:	mov	x0, x19
  4032f4:	bl	40b26c <sqrt@plt+0x93bc>
  4032f8:	mov	x0, x23
  4032fc:	bl	401e00 <_Unwind_Resume@plt>
  403300:	stp	x29, x30, [sp, #-48]!
  403304:	stp	x22, x21, [sp, #16]
  403308:	stp	x20, x19, [sp, #32]
  40330c:	ldr	w21, [x1, #104]
  403310:	mov	x29, sp
  403314:	tbz	w21, #31, 403368 <sqrt@plt+0x14b8>
  403318:	ldr	x22, [x0, #8]
  40331c:	mov	x19, x1
  403320:	mov	x20, x0
  403324:	cbz	x22, 403358 <sqrt@plt+0x14a8>
  403328:	ldr	x8, [x22]
  40332c:	cmp	x8, x19
  403330:	b.eq	403350 <sqrt@plt+0x14a0>  // b.none
  403334:	ldr	x1, [x8, #112]
  403338:	cbz	x1, 403350 <sqrt@plt+0x14a0>
  40333c:	ldr	w21, [x8, #104]
  403340:	tbnz	w21, #31, 403350 <sqrt@plt+0x14a0>
  403344:	ldr	x0, [x19, #112]
  403348:	bl	401d40 <strcmp@plt>
  40334c:	cbz	w0, 403364 <sqrt@plt+0x14b4>
  403350:	ldr	x22, [x22, #8]
  403354:	cbnz	x22, 403328 <sqrt@plt+0x1478>
  403358:	ldr	w21, [x20, #2148]
  40335c:	add	w8, w21, #0x1
  403360:	str	w8, [x20, #2148]
  403364:	str	w21, [x19, #104]
  403368:	mov	w0, w21
  40336c:	ldp	x20, x19, [sp, #32]
  403370:	ldp	x22, x21, [sp, #16]
  403374:	ldp	x29, x30, [sp], #48
  403378:	ret
  40337c:	stp	x29, x30, [sp, #-80]!
  403380:	str	x25, [sp, #16]
  403384:	stp	x24, x23, [sp, #32]
  403388:	stp	x22, x21, [sp, #48]
  40338c:	stp	x20, x19, [sp, #64]
  403390:	mov	x29, sp
  403394:	mov	x21, x1
  403398:	mov	x22, x0
  40339c:	mov	x0, x1
  4033a0:	mov	x1, x2
  4033a4:	mov	x19, x3
  4033a8:	mov	x20, x2
  4033ac:	bl	40d584 <sqrt@plt+0xb6d4>
  4033b0:	lsr	w25, w0, #8
  4033b4:	strb	w0, [x19]
  4033b8:	cbz	w25, 403440 <sqrt@plt+0x1590>
  4033bc:	ldr	x24, [x22, #512]
  4033c0:	cbz	x24, 4033e8 <sqrt@plt+0x1538>
  4033c4:	mov	x23, x24
  4033c8:	ldr	x8, [x23]
  4033cc:	cmp	x8, x21
  4033d0:	b.ne	4033e0 <sqrt@plt+0x1530>  // b.any
  4033d4:	ldr	w8, [x23, #8]
  4033d8:	cmp	w8, w25
  4033dc:	b.eq	403424 <sqrt@plt+0x1574>  // b.none
  4033e0:	ldr	x23, [x23, #2072]
  4033e4:	cbnz	x23, 4033c8 <sqrt@plt+0x1518>
  4033e8:	mov	w0, #0x820                 	// #2080
  4033ec:	bl	411d08 <_Znwm@@Base>
  4033f0:	ldr	w8, [x22, #2152]
  4033f4:	mov	x23, x0
  4033f8:	mov	w2, #0x800                 	// #2048
  4033fc:	mov	w1, wzr
  403400:	add	w9, w8, #0x1
  403404:	str	w9, [x22, #2152]
  403408:	str	x21, [x0]
  40340c:	stp	w25, w8, [x0, #8]
  403410:	str	xzr, [x0, #16]
  403414:	str	x24, [x0, #2072]
  403418:	add	x0, x0, #0x18
  40341c:	bl	401b10 <memset@plt>
  403420:	str	x23, [x22, #512]
  403424:	mov	x0, x21
  403428:	mov	x1, x20
  40342c:	bl	40db7c <sqrt@plt+0xbccc>
  403430:	ldrb	w8, [x19]
  403434:	add	x8, x23, x8, lsl #3
  403438:	str	x0, [x8, #24]
  40343c:	b	403444 <sqrt@plt+0x1594>
  403440:	mov	x23, xzr
  403444:	mov	x0, x23
  403448:	ldp	x20, x19, [sp, #64]
  40344c:	ldp	x22, x21, [sp, #48]
  403450:	ldp	x24, x23, [sp, #32]
  403454:	ldr	x25, [sp, #16]
  403458:	ldp	x29, x30, [sp], #80
  40345c:	ret
  403460:	stp	x29, x30, [sp, #-48]!
  403464:	str	x21, [sp, #16]
  403468:	stp	x20, x19, [sp, #32]
  40346c:	mov	x29, sp
  403470:	mov	x20, x2
  403474:	mov	x19, x1
  403478:	cbnz	x1, 40348c <sqrt@plt+0x15dc>
  40347c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  403480:	add	x1, x1, #0xdf4
  403484:	mov	w0, #0x2a6                 	// #678
  403488:	bl	40b8ec <sqrt@plt+0x9a3c>
  40348c:	ldr	x21, [x19, #16]
  403490:	cbnz	x21, 4034c0 <sqrt@plt+0x1610>
  403494:	mov	x0, x20
  403498:	bl	401a60 <strlen@plt>
  40349c:	add	x0, x0, #0xd
  4034a0:	bl	401a00 <_Znam@plt>
  4034a4:	ldr	w3, [x19, #12]
  4034a8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4034ac:	add	x1, x1, #0xebe
  4034b0:	mov	x2, x20
  4034b4:	mov	x21, x0
  4034b8:	bl	401b80 <sprintf@plt>
  4034bc:	str	x21, [x19, #16]
  4034c0:	mov	x0, x21
  4034c4:	ldp	x20, x19, [sp, #32]
  4034c8:	ldr	x21, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #48
  4034d0:	ret
  4034d4:	sub	sp, sp, #0x70
  4034d8:	stp	x29, x30, [sp, #32]
  4034dc:	stp	x26, x25, [sp, #48]
  4034e0:	stp	x24, x23, [sp, #64]
  4034e4:	stp	x22, x21, [sp, #80]
  4034e8:	stp	x20, x19, [sp, #96]
  4034ec:	add	x29, sp, #0x20
  4034f0:	ldr	x9, [x0, #96]
  4034f4:	cmp	x9, x1
  4034f8:	b.eq	4036e0 <sqrt@plt+0x1830>  // b.none
  4034fc:	ldr	w9, [x0, #2208]
  403500:	mov	x19, x0
  403504:	cmp	w9, #0x0
  403508:	b.gt	4036e0 <sqrt@plt+0x1830>
  40350c:	mov	x8, x1
  403510:	mov	x21, x3
  403514:	mov	x22, x2
  403518:	sub	x3, x29, #0x4
  40351c:	mov	x0, x19
  403520:	mov	x1, x2
  403524:	mov	x2, x8
  403528:	mov	w20, w4
  40352c:	bl	40337c <sqrt@plt+0x14cc>
  403530:	ldp	w25, w24, [x21, #16]
  403534:	ldr	w26, [x21, #4]
  403538:	mov	x23, x0
  40353c:	cbz	w24, 403578 <sqrt@plt+0x16c8>
  403540:	add	w8, w24, #0x50
  403544:	cmp	w8, #0xa1
  403548:	b.cc	403578 <sqrt@plt+0x16c8>  // b.lo, b.ul, b.last
  40354c:	add	x0, sp, #0x8
  403550:	mov	w1, w24
  403554:	bl	40c658 <sqrt@plt+0xa7a8>
  403558:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40355c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  403560:	add	x2, x2, #0xd38
  403564:	add	x0, x0, #0xec5
  403568:	add	x1, sp, #0x8
  40356c:	mov	x3, x2
  403570:	bl	40c880 <sqrt@plt+0xa9d0>
  403574:	mov	w24, wzr
  403578:	ldr	w8, [x19, #372]
  40357c:	cmp	w8, #0x1
  403580:	b.lt	403674 <sqrt@plt+0x17c4>  // b.tstop
  403584:	cmp	w8, #0xff
  403588:	b.gt	40366c <sqrt@plt+0x17bc>
  40358c:	ldr	x8, [x19, #408]
  403590:	cmp	x8, x22
  403594:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  403598:	ldr	x8, [x19, #416]
  40359c:	cmp	x23, x8
  4035a0:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  4035a4:	ldr	w8, [x19, #424]
  4035a8:	cmp	w26, w8
  4035ac:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  4035b0:	ldr	w8, [x19, #428]
  4035b4:	cmp	w25, w8
  4035b8:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  4035bc:	ldr	w8, [x19, #432]
  4035c0:	cmp	w24, w8
  4035c4:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  4035c8:	ldr	w8, [x19, #380]
  4035cc:	ldr	w9, [x21, #12]
  4035d0:	cmp	w8, w9
  4035d4:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  4035d8:	ldr	x1, [x21, #24]
  4035dc:	add	x0, x19, #0x1b8
  4035e0:	bl	40b97c <sqrt@plt+0x9acc>
  4035e4:	cbz	w0, 40366c <sqrt@plt+0x17bc>
  4035e8:	ldr	w12, [x19, #384]
  4035ec:	ldr	w8, [x21, #8]
  4035f0:	subs	w10, w8, w12
  4035f4:	b.ne	403628 <sqrt@plt+0x1778>  // b.any
  4035f8:	ldrsw	x8, [x19, #372]
  4035fc:	ldurb	w9, [x29, #-4]
  403600:	add	w10, w8, #0x1
  403604:	add	x8, x19, x8
  403608:	str	w10, [x19, #372]
  40360c:	strb	w9, [x8, #116]
  403610:	ldr	w8, [x19, #404]
  403614:	ldr	w9, [x19, #384]
  403618:	add	w8, w8, w20
  40361c:	add	w8, w8, w9
  403620:	str	w8, [x19, #384]
  403624:	b	4036e0 <sqrt@plt+0x1830>
  403628:	ldrsw	x9, [x19, #372]
  40362c:	cmp	w9, #0x1
  403630:	b.ne	403648 <sqrt@plt+0x1798>  // b.any
  403634:	ldr	w11, [x19, #404]
  403638:	cbz	w11, 403780 <sqrt@plt+0x18d0>
  40363c:	cmp	w8, w12
  403640:	b.ge	40365c <sqrt@plt+0x17ac>  // b.tcont
  403644:	b	40366c <sqrt@plt+0x17bc>
  403648:	cmp	w8, w12
  40364c:	b.lt	40366c <sqrt@plt+0x17bc>  // b.tstop
  403650:	cmp	w9, #0xfe
  403654:	b.gt	40366c <sqrt@plt+0x17bc>
  403658:	ldr	w11, [x19, #404]
  40365c:	cbz	w11, 4036fc <sqrt@plt+0x184c>
  403660:	sub	w12, w12, w11
  403664:	cmp	w12, w8
  403668:	b.ne	4036fc <sqrt@plt+0x184c>  // b.any
  40366c:	mov	x0, x19
  403670:	bl	403830 <sqrt@plt+0x1980>
  403674:	mov	w8, #0x1                   	// #1
  403678:	str	w8, [x19, #372]
  40367c:	ldurb	w8, [x29, #-4]
  403680:	add	x10, x19, #0x184
  403684:	add	x0, x19, #0x1b8
  403688:	strb	w8, [x19, #116]
  40368c:	ldr	d0, [x21, #8]
  403690:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  403694:	stp	x22, x23, [x19, #408]
  403698:	str	w26, [x19, #424]
  40369c:	str	d0, [x19, #376]
  4036a0:	fmov	w9, s0
  4036a4:	ldr	q0, [x8, #2992]
  4036a8:	add	x8, x19, #0x198
  4036ac:	add	w9, w9, w20
  4036b0:	str	w9, [x19, #384]
  4036b4:	str	w25, [x8, #20]
  4036b8:	str	w24, [x19, #432]
  4036bc:	str	q0, [x10]
  4036c0:	str	wzr, [x19, #404]
  4036c4:	ldr	x1, [x21, #24]
  4036c8:	bl	40ba38 <sqrt@plt+0x9b88>
  4036cc:	cbz	w0, 4036e0 <sqrt@plt+0x1830>
  4036d0:	ldr	x1, [x21, #24]
  4036d4:	mov	x0, x19
  4036d8:	mov	w2, wzr
  4036dc:	bl	403a68 <sqrt@plt+0x1bb8>
  4036e0:	ldp	x20, x19, [sp, #96]
  4036e4:	ldp	x22, x21, [sp, #80]
  4036e8:	ldp	x24, x23, [sp, #64]
  4036ec:	ldp	x26, x25, [sp, #48]
  4036f0:	ldp	x29, x30, [sp, #32]
  4036f4:	add	sp, sp, #0x70
  4036f8:	ret
  4036fc:	ldr	w12, [x19, #400]
  403700:	tbnz	w12, #31, 4037a4 <sqrt@plt+0x18f4>
  403704:	ldr	w13, [x19, #388]
  403708:	subs	w10, w10, w13
  40370c:	b.eq	403728 <sqrt@plt+0x1878>  // b.none
  403710:	ldr	w13, [x19, #112]
  403714:	cbz	w13, 40366c <sqrt@plt+0x17bc>
  403718:	cmp	w10, #0x1
  40371c:	b.eq	403728 <sqrt@plt+0x1878>  // b.none
  403720:	cmn	w10, #0x1
  403724:	b.ne	40366c <sqrt@plt+0x17bc>  // b.any
  403728:	add	w8, w8, w20
  40372c:	add	w13, w9, #0x1
  403730:	add	w8, w8, w11
  403734:	add	x11, x19, #0x74
  403738:	str	w13, [x19, #372]
  40373c:	str	w8, [x19, #384]
  403740:	strb	w12, [x11, x9]
  403744:	ldrsw	x8, [x19, #372]
  403748:	ldurb	w9, [x29, #-4]
  40374c:	cmn	w10, #0x1
  403750:	add	w12, w8, #0x1
  403754:	str	w12, [x19, #372]
  403758:	strb	w9, [x11, x8]
  40375c:	ldr	w8, [x19, #392]
  403760:	add	w8, w8, #0x1
  403764:	str	w8, [x19, #392]
  403768:	b.eq	403820 <sqrt@plt+0x1970>  // b.none
  40376c:	cmp	w10, #0x1
  403770:	b.ne	4036e0 <sqrt@plt+0x1830>  // b.any
  403774:	ldr	w8, [x19, #396]
  403778:	add	w8, w8, #0x1
  40377c:	b	403828 <sqrt@plt+0x1978>
  403780:	add	w8, w8, w20
  403784:	add	w8, w8, w10
  403788:	str	w10, [x19, #404]
  40378c:	str	w8, [x19, #384]
  403790:	ldurb	w8, [x29, #-4]
  403794:	mov	w9, #0x2                   	// #2
  403798:	str	w9, [x19, #372]
  40379c:	strb	w8, [x19, #117]
  4037a0:	b	4036e0 <sqrt@plt+0x1830>
  4037a4:	ldr	x1, [x19, #96]
  4037a8:	mov	x0, x22
  4037ac:	bl	40d1b8 <sqrt@plt+0xb308>
  4037b0:	cbnz	x23, 40366c <sqrt@plt+0x17bc>
  4037b4:	cbz	w0, 40366c <sqrt@plt+0x17bc>
  4037b8:	ldr	x1, [x19, #96]
  4037bc:	mov	x0, x22
  4037c0:	bl	40d584 <sqrt@plt+0xb6d4>
  4037c4:	str	w0, [x19, #400]
  4037c8:	ldr	w8, [x19, #384]
  4037cc:	ldr	w9, [x21, #8]
  4037d0:	ldrsw	x10, [x19, #372]
  4037d4:	ldr	w11, [x19, #404]
  4037d8:	sub	w8, w9, w8
  4037dc:	add	w9, w9, w20
  4037e0:	add	w12, w10, #0x1
  4037e4:	str	w8, [x19, #388]
  4037e8:	add	w8, w9, w11
  4037ec:	add	x9, x19, #0x74
  4037f0:	str	w12, [x19, #372]
  4037f4:	str	w8, [x19, #384]
  4037f8:	strb	w0, [x9, x10]
  4037fc:	ldrsw	x8, [x19, #372]
  403800:	ldurb	w10, [x29, #-4]
  403804:	add	w11, w8, #0x1
  403808:	str	w11, [x19, #372]
  40380c:	strb	w10, [x9, x8]
  403810:	ldr	w8, [x19, #392]
  403814:	add	w8, w8, #0x1
  403818:	str	w8, [x19, #392]
  40381c:	b	4036e0 <sqrt@plt+0x1830>
  403820:	ldr	w8, [x19, #396]
  403824:	sub	w8, w8, #0x1
  403828:	str	w8, [x19, #396]
  40382c:	b	4036e0 <sqrt@plt+0x1830>
  403830:	sub	sp, sp, #0x40
  403834:	stp	x29, x30, [sp, #16]
  403838:	stp	x22, x21, [sp, #32]
  40383c:	stp	x20, x19, [sp, #48]
  403840:	add	x29, sp, #0x10
  403844:	ldr	w8, [x0, #372]
  403848:	cbz	w8, 403a54 <sqrt@plt+0x1ba4>
  40384c:	add	x20, x0, #0x1e0
  403850:	add	x21, x0, #0x198
  403854:	mov	x19, x0
  403858:	mov	x0, x20
  40385c:	mov	x1, x21
  403860:	bl	402fb8 <sqrt@plt+0x1108>
  403864:	cbnz	w0, 403884 <sqrt@plt+0x19d4>
  403868:	mov	x0, x19
  40386c:	mov	x1, x21
  403870:	bl	403fdc <sqrt@plt+0x212c>
  403874:	ldur	q0, [x21, #12]
  403878:	ldr	q1, [x21]
  40387c:	stur	q0, [x20, #12]
  403880:	str	q1, [x20]
  403884:	ldr	w8, [x19, #520]
  403888:	tbnz	w8, #31, 4038b8 <sqrt@plt+0x1a08>
  40388c:	ldr	w9, [x19, #524]
  403890:	tbnz	w9, #31, 4038b8 <sqrt@plt+0x1a08>
  403894:	ldr	w10, [x19, #376]
  403898:	ldr	w11, [x19, #380]
  40389c:	mov	w12, #0x2                   	// #2
  4038a0:	cmp	w8, w10
  4038a4:	cset	w8, ne  // ne = any
  4038a8:	cinc	w10, w12, ne  // ne = any
  4038ac:	cmp	w9, w11
  4038b0:	csel	w21, w8, w10, eq  // eq = none
  4038b4:	b	4038bc <sqrt@plt+0x1a0c>
  4038b8:	mov	w21, #0x4                   	// #4
  4038bc:	ldr	w8, [x19, #400]
  4038c0:	tbnz	w8, #31, 4038e8 <sqrt@plt+0x1a38>
  4038c4:	ldr	x0, [x19, #408]
  4038c8:	ldr	x1, [x19, #96]
  4038cc:	ldr	w2, [x19, #424]
  4038d0:	bl	40d2ac <sqrt@plt+0xb3fc>
  4038d4:	ldr	w8, [x19, #404]
  4038d8:	ldr	w9, [x19, #388]
  4038dc:	add	w10, w8, w0
  4038e0:	cmp	w10, w9
  4038e4:	b.ne	4038f0 <sqrt@plt+0x1a40>  // b.any
  4038e8:	mov	w22, wzr
  4038ec:	b	403958 <sqrt@plt+0x1aa8>
  4038f0:	ldr	w1, [x19, #400]
  4038f4:	ldrb	w10, [x19, #540]
  4038f8:	mov	w20, w0
  4038fc:	cmp	w1, w10
  403900:	b.eq	40391c <sqrt@plt+0x1a6c>  // b.none
  403904:	mov	x0, x19
  403908:	bl	404240 <sqrt@plt+0x2390>
  40390c:	ldr	w10, [x19, #400]
  403910:	ldr	w9, [x19, #388]
  403914:	ldr	w8, [x19, #404]
  403918:	strb	w10, [x19, #540]
  40391c:	ldr	w10, [x19, #392]
  403920:	ldr	w11, [x19, #396]
  403924:	sub	w9, w9, w20
  403928:	sub	w8, w9, w8
  40392c:	cmp	w10, #0x0
  403930:	cinc	w9, w10, lt  // lt = tstop
  403934:	neg	w10, w9, asr #1
  403938:	cmp	w11, w10
  40393c:	csetm	w10, lt  // lt = tstop
  403940:	cmp	w11, w9, asr #1
  403944:	csinc	w9, w10, wzr, le
  403948:	add	w1, w8, w9
  40394c:	add	x0, x19, #0x40
  403950:	bl	402a00 <sqrt@plt+0xb50>
  403954:	mov	w22, #0x1                   	// #1
  403958:	ldr	w1, [x19, #404]
  40395c:	cbz	w1, 403968 <sqrt@plt+0x1ab8>
  403960:	add	x0, x19, #0x40
  403964:	bl	402a00 <sqrt@plt+0xb50>
  403968:	ldr	w2, [x19, #372]
  40396c:	add	x20, x19, #0x40
  403970:	add	x1, x19, #0x74
  403974:	mov	x0, x20
  403978:	bl	402614 <sqrt@plt+0x764>
  40397c:	ldr	w8, [x19, #404]
  403980:	bfi	w22, w21, #2, #30
  403984:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1248>
  403988:	add	x9, x9, #0xc80
  40398c:	cmp	w8, #0x0
  403990:	cset	w8, ne  // ne = any
  403994:	bfi	w22, w8, #1, #1
  403998:	ldrb	w8, [x9, w22, sxtw]
  40399c:	cmp	w21, #0x4
  4039a0:	sturb	wzr, [x29, #-3]
  4039a4:	sturb	w8, [x29, #-4]
  4039a8:	b.hi	4039d4 <sqrt@plt+0x1b24>  // b.pmore
  4039ac:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1248>
  4039b0:	mov	w8, w21
  4039b4:	add	x9, x9, #0xbc0
  4039b8:	adr	x10, 4039c8 <sqrt@plt+0x1b18>
  4039bc:	ldrb	w11, [x9, x8]
  4039c0:	add	x10, x10, x11, lsl #2
  4039c4:	br	x10
  4039c8:	ldr	w8, [x19, #376]
  4039cc:	ldr	w9, [x19, #520]
  4039d0:	b	4039f0 <sqrt@plt+0x1b40>
  4039d4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4039d8:	add	x1, x1, #0xdf4
  4039dc:	mov	w0, #0x415                 	// #1045
  4039e0:	bl	40b8ec <sqrt@plt+0x9a3c>
  4039e4:	b	403a34 <sqrt@plt+0x1b84>
  4039e8:	ldr	w8, [x19, #380]
  4039ec:	ldr	w9, [x19, #524]
  4039f0:	sub	w1, w8, w9
  4039f4:	mov	x0, x20
  4039f8:	b	403a30 <sqrt@plt+0x1b80>
  4039fc:	ldr	w8, [x19, #376]
  403a00:	ldr	w9, [x19, #520]
  403a04:	mov	x0, x20
  403a08:	sub	w1, w8, w9
  403a0c:	bl	402a00 <sqrt@plt+0xb50>
  403a10:	ldr	w8, [x19, #380]
  403a14:	ldr	w9, [x19, #524]
  403a18:	sub	w1, w8, w9
  403a1c:	b	403a30 <sqrt@plt+0x1b80>
  403a20:	ldr	w1, [x19, #376]
  403a24:	mov	x0, x20
  403a28:	bl	402a00 <sqrt@plt+0xb50>
  403a2c:	ldr	w1, [x19, #380]
  403a30:	bl	402a00 <sqrt@plt+0xb50>
  403a34:	sub	x1, x29, #0x4
  403a38:	mov	x0, x20
  403a3c:	bl	402ba4 <sqrt@plt+0xcf4>
  403a40:	add	x8, x19, #0x17c
  403a44:	ldr	d0, [x8]
  403a48:	str	wzr, [x19, #372]
  403a4c:	rev64	v0.2s, v0.2s
  403a50:	str	d0, [x19, #520]
  403a54:	ldp	x20, x19, [sp, #48]
  403a58:	ldp	x22, x21, [sp, #32]
  403a5c:	ldp	x29, x30, [sp, #16]
  403a60:	add	sp, sp, #0x40
  403a64:	ret
  403a68:	sub	sp, sp, #0x40
  403a6c:	stp	x29, x30, [sp, #16]
  403a70:	str	x21, [sp, #32]
  403a74:	stp	x20, x19, [sp, #48]
  403a78:	add	x29, sp, #0x10
  403a7c:	ldr	x8, [x1, #32]
  403a80:	ldp	q1, q0, [x1]
  403a84:	mov	x20, x1
  403a88:	mov	x19, x0
  403a8c:	add	x9, x0, #0x1b8
  403a90:	mov	x1, sp
  403a94:	mov	x0, x20
  403a98:	mov	w21, w2
  403a9c:	str	x8, [x9, #32]
  403aa0:	stp	q1, q0, [x9]
  403aa4:	bl	40ba54 <sqrt@plt+0x9ba4>
  403aa8:	cmp	w21, #0x0
  403aac:	mov	w8, #0x46                  	// #70
  403ab0:	mov	w9, #0x43                  	// #67
  403ab4:	csel	w8, w9, w8, eq  // eq = none
  403ab8:	cmp	w0, #0x4
  403abc:	strb	w8, [x29, #28]
  403ac0:	strb	wzr, [x29, #30]
  403ac4:	b.hi	403b88 <sqrt@plt+0x1cd8>  // b.pmore
  403ac8:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1248>
  403acc:	mov	w8, w0
  403ad0:	add	x9, x9, #0xbc5
  403ad4:	adr	x10, 403ae4 <sqrt@plt+0x1c34>
  403ad8:	ldrb	w11, [x9, x8]
  403adc:	add	x10, x10, x11, lsl #2
  403ae0:	br	x10
  403ae4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403ae8:	add	x0, x19, #0x40
  403aec:	add	x1, x1, #0x628
  403af0:	bl	402ba4 <sqrt@plt+0xcf4>
  403af4:	b	403b80 <sqrt@plt+0x1cd0>
  403af8:	mov	x8, sp
  403afc:	add	x2, x8, #0x4
  403b00:	add	x3, x8, #0x8
  403b04:	add	x4, x8, #0xc
  403b08:	mov	x1, sp
  403b0c:	mov	x0, x20
  403b10:	bl	40be78 <sqrt@plt+0x9fc8>
  403b14:	ldr	w1, [sp]
  403b18:	add	x0, x19, #0x40
  403b1c:	bl	402c54 <sqrt@plt+0xda4>
  403b20:	ldr	w1, [sp, #4]
  403b24:	bl	402c54 <sqrt@plt+0xda4>
  403b28:	ldr	w1, [sp, #8]
  403b2c:	bl	402c54 <sqrt@plt+0xda4>
  403b30:	ldr	w1, [sp, #12]
  403b34:	bl	402c54 <sqrt@plt+0xda4>
  403b38:	mov	w8, #0x6b                  	// #107
  403b3c:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b40:	mov	w10, #0x1                   	// #1
  403b44:	strb	w8, [x29, #29]
  403b48:	strb	w10, [x9, #100]
  403b4c:	b	403b88 <sqrt@plt+0x1cd8>
  403b50:	ldr	w1, [sp]
  403b54:	add	x0, x19, #0x40
  403b58:	bl	402c54 <sqrt@plt+0xda4>
  403b5c:	ldr	w1, [sp, #4]
  403b60:	bl	402c54 <sqrt@plt+0xda4>
  403b64:	ldr	w1, [sp, #8]
  403b68:	bl	402c54 <sqrt@plt+0xda4>
  403b6c:	mov	w8, #0x72                  	// #114
  403b70:	b	403b84 <sqrt@plt+0x1cd4>
  403b74:	ldr	w1, [sp]
  403b78:	add	x0, x19, #0x40
  403b7c:	bl	402c54 <sqrt@plt+0xda4>
  403b80:	mov	w8, #0x67                  	// #103
  403b84:	strb	w8, [x29, #29]
  403b88:	add	x0, x19, #0x40
  403b8c:	add	x1, x29, #0x1c
  403b90:	bl	402ba4 <sqrt@plt+0xcf4>
  403b94:	ldp	x20, x19, [sp, #48]
  403b98:	ldr	x21, [sp, #32]
  403b9c:	ldp	x29, x30, [sp, #16]
  403ba0:	add	sp, sp, #0x40
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-96]!
  403bac:	stp	x28, x27, [sp, #16]
  403bb0:	stp	x26, x25, [sp, #32]
  403bb4:	stp	x24, x23, [sp, #48]
  403bb8:	stp	x22, x21, [sp, #64]
  403bbc:	stp	x20, x19, [sp, #80]
  403bc0:	mov	x29, sp
  403bc4:	sub	sp, sp, #0xa20
  403bc8:	str	w2, [sp, #8]
  403bcc:	mov	x22, x1
  403bd0:	str	x0, [sp]
  403bd4:	add	x0, sp, #0x218
  403bd8:	mov	w2, #0x800                 	// #2048
  403bdc:	mov	w1, wzr
  403be0:	bl	401b10 <memset@plt>
  403be4:	add	x1, sp, #0x210
  403be8:	mov	x0, x22
  403bec:	bl	40fb44 <sqrt@plt+0xdc94>
  403bf0:	mov	x19, x0
  403bf4:	cbnz	x0, 403c20 <sqrt@plt+0x1d70>
  403bf8:	add	x0, sp, #0x10
  403bfc:	mov	x1, x22
  403c00:	bl	40c630 <sqrt@plt+0xa780>
  403c04:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403c08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  403c0c:	add	x2, x2, #0xd38
  403c10:	add	x0, x0, #0xede
  403c14:	add	x1, sp, #0x10
  403c18:	mov	x3, x2
  403c1c:	bl	40c8e8 <sqrt@plt+0xaa38>
  403c20:	add	x0, sp, #0x10
  403c24:	mov	w1, #0x200                 	// #512
  403c28:	mov	x2, x19
  403c2c:	add	x28, sp, #0x210
  403c30:	bl	401d50 <fgets@plt>
  403c34:	cbz	x0, 403d1c <sqrt@plt+0x1e6c>
  403c38:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403c3c:	adrp	x23, 413000 <_ZdlPvm@@Base+0x1248>
  403c40:	adrp	x24, 413000 <_ZdlPvm@@Base+0x1248>
  403c44:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403c48:	mov	w22, #0x1                   	// #1
  403c4c:	add	x20, x20, #0x730
  403c50:	add	x23, x23, #0xefc
  403c54:	add	x24, x24, #0xf01
  403c58:	add	x25, x25, #0xd38
  403c5c:	add	x21, sp, #0x218
  403c60:	add	x8, sp, #0x10
  403c64:	ldrb	w9, [x8], #1
  403c68:	ldrb	w10, [x20, x9]
  403c6c:	cbnz	w10, 403c64 <sqrt@plt+0x1db4>
  403c70:	cbz	w9, 403d04 <sqrt@plt+0x1e54>
  403c74:	cmp	w9, #0x23
  403c78:	b.eq	403d04 <sqrt@plt+0x1e54>  // b.none
  403c7c:	add	x0, sp, #0x10
  403c80:	mov	x1, x23
  403c84:	bl	401b70 <strtok@plt>
  403c88:	cbz	x0, 403d04 <sqrt@plt+0x1e54>
  403c8c:	mov	x27, x0
  403c90:	mov	x0, xzr
  403c94:	mov	x1, x23
  403c98:	bl	401b70 <strtok@plt>
  403c9c:	str	wzr, [sp, #12]
  403ca0:	cbz	x0, 403cc8 <sqrt@plt+0x1e18>
  403ca4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  403ca8:	add	x2, sp, #0xc
  403cac:	add	x1, x1, #0xa3c
  403cb0:	bl	401ca0 <__isoc99_sscanf@plt>
  403cb4:	cmp	w0, #0x1
  403cb8:	b.ne	403cc8 <sqrt@plt+0x1e18>  // b.any
  403cbc:	ldr	w26, [sp, #12]
  403cc0:	cmp	w26, #0x100
  403cc4:	b.cc	403ce8 <sqrt@plt+0x1e38>  // b.lo, b.ul, b.last
  403cc8:	ldr	x0, [x28]
  403ccc:	mov	w1, w22
  403cd0:	mov	x2, x24
  403cd4:	mov	x3, x25
  403cd8:	mov	x4, x25
  403cdc:	mov	x5, x25
  403ce0:	bl	40cad4 <sqrt@plt+0xac24>
  403ce4:	ldr	w26, [sp, #12]
  403ce8:	mov	x0, x27
  403cec:	bl	401a60 <strlen@plt>
  403cf0:	add	x0, x0, #0x1
  403cf4:	bl	401a00 <_Znam@plt>
  403cf8:	mov	x1, x27
  403cfc:	str	x0, [x21, w26, sxtw #3]
  403d00:	bl	401b60 <strcpy@plt>
  403d04:	add	x0, sp, #0x10
  403d08:	mov	w1, #0x200                 	// #512
  403d0c:	mov	x2, x19
  403d10:	add	w22, w22, #0x1
  403d14:	bl	401d50 <fgets@plt>
  403d18:	cbnz	x0, 403c60 <sqrt@plt+0x1db0>
  403d1c:	ldr	x0, [x28]
  403d20:	bl	401b00 <free@plt>
  403d24:	ldr	x8, [sp]
  403d28:	ldr	w2, [sp, #8]
  403d2c:	adrp	x22, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403d30:	add	x22, x22, #0x85
  403d34:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403d38:	add	x1, x1, #0x7e8
  403d3c:	mov	x0, x22
  403d40:	add	x21, x8, #0x40
  403d44:	bl	401b80 <sprintf@plt>
  403d48:	mov	x0, x21
  403d4c:	mov	x1, x22
  403d50:	bl	402d20 <sqrt@plt+0xe70>
  403d54:	mov	w1, #0x5b                  	// #91
  403d58:	bl	4025b8 <sqrt@plt+0x708>
  403d5c:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1248>
  403d60:	mov	x23, xzr
  403d64:	add	x24, sp, #0x218
  403d68:	add	x20, x20, #0xf12
  403d6c:	ldr	x22, [x24, x23]
  403d70:	cbz	x22, 403d8c <sqrt@plt+0x1edc>
  403d74:	mov	x0, x21
  403d78:	mov	x1, x22
  403d7c:	bl	402d20 <sqrt@plt+0xe70>
  403d80:	mov	x0, x22
  403d84:	bl	401d00 <_ZdaPv@plt>
  403d88:	b	403d98 <sqrt@plt+0x1ee8>
  403d8c:	mov	x0, x21
  403d90:	mov	x1, x20
  403d94:	bl	402d20 <sqrt@plt+0xe70>
  403d98:	add	x23, x23, #0x8
  403d9c:	cmp	x23, #0x800
  403da0:	b.ne	403d6c <sqrt@plt+0x1ebc>  // b.any
  403da4:	mov	w1, #0x5d                  	// #93
  403da8:	mov	x0, x21
  403dac:	bl	4025b8 <sqrt@plt+0x708>
  403db0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403db4:	add	x1, x1, #0x34a
  403db8:	bl	402ba4 <sqrt@plt+0xcf4>
  403dbc:	mov	x0, x19
  403dc0:	bl	401ac0 <fclose@plt>
  403dc4:	add	sp, sp, #0xa20
  403dc8:	ldp	x20, x19, [sp, #80]
  403dcc:	ldp	x22, x21, [sp, #64]
  403dd0:	ldp	x24, x23, [sp, #48]
  403dd4:	ldp	x26, x25, [sp, #32]
  403dd8:	ldp	x28, x27, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #96
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-48]!
  403de8:	str	x21, [sp, #16]
  403dec:	stp	x20, x19, [sp, #32]
  403df0:	mov	x29, sp
  403df4:	mov	x19, x1
  403df8:	ldr	x1, [x1, #120]
  403dfc:	add	x20, x0, #0x40
  403e00:	mov	x0, x20
  403e04:	bl	402d20 <sqrt@plt+0xe70>
  403e08:	ldr	w2, [x19, #104]
  403e0c:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403e10:	add	x21, x21, #0x85
  403e14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403e18:	add	x1, x1, #0x7e8
  403e1c:	mov	x0, x21
  403e20:	bl	401b80 <sprintf@plt>
  403e24:	mov	x0, x20
  403e28:	mov	x1, x21
  403e2c:	bl	402ba4 <sqrt@plt+0xcf4>
  403e30:	mov	x0, x19
  403e34:	bl	40db74 <sqrt@plt+0xbcc4>
  403e38:	mov	x1, x0
  403e3c:	mov	x0, x20
  403e40:	bl	402d20 <sqrt@plt+0xe70>
  403e44:	ldp	x20, x19, [sp, #32]
  403e48:	ldr	x21, [sp, #16]
  403e4c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  403e50:	add	x1, x1, #0xf1a
  403e54:	ldp	x29, x30, [sp], #48
  403e58:	b	402ba4 <sqrt@plt+0xcf4>
  403e5c:	stp	x29, x30, [sp, #-64]!
  403e60:	stp	x24, x23, [sp, #16]
  403e64:	stp	x22, x21, [sp, #32]
  403e68:	stp	x20, x19, [sp, #48]
  403e6c:	mov	x29, sp
  403e70:	ldrsw	x21, [x0, #2148]
  403e74:	cbz	w21, 403f24 <sqrt@plt+0x2074>
  403e78:	mov	x19, x0
  403e7c:	mov	x0, x21
  403e80:	bl	401a00 <_Znam@plt>
  403e84:	cmp	w21, #0x1
  403e88:	mov	x20, x0
  403e8c:	b.lt	403ea0 <sqrt@plt+0x1ff0>  // b.tstop
  403e90:	and	x2, x21, #0xffffffff
  403e94:	mov	x0, x20
  403e98:	mov	w1, wzr
  403e9c:	bl	401b10 <memset@plt>
  403ea0:	ldr	x23, [x19, #8]
  403ea4:	cbz	x23, 403f0c <sqrt@plt+0x205c>
  403ea8:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1248>
  403eac:	mov	w24, #0x1                   	// #1
  403eb0:	add	x21, x21, #0xdf4
  403eb4:	ldr	x8, [x23]
  403eb8:	ldr	w22, [x8, #104]
  403ebc:	tbnz	w22, #31, 403f04 <sqrt@plt+0x2054>
  403ec0:	ldr	w8, [x19, #2148]
  403ec4:	cmp	w22, w8
  403ec8:	b.lt	403ed8 <sqrt@plt+0x2028>  // b.tstop
  403ecc:	mov	w0, #0x349                 	// #841
  403ed0:	mov	x1, x21
  403ed4:	bl	40b8ec <sqrt@plt+0x9a3c>
  403ed8:	ldrb	w8, [x20, x22]
  403edc:	cbnz	w8, 403ef8 <sqrt@plt+0x2048>
  403ee0:	strb	w24, [x20, x22]
  403ee4:	ldr	x8, [x23]
  403ee8:	mov	x0, x19
  403eec:	mov	w2, w22
  403ef0:	ldr	x1, [x8, #112]
  403ef4:	bl	403ba8 <sqrt@plt+0x1cf8>
  403ef8:	ldr	x1, [x23]
  403efc:	mov	x0, x19
  403f00:	bl	403de4 <sqrt@plt+0x1f34>
  403f04:	ldr	x23, [x23, #8]
  403f08:	cbnz	x23, 403eb4 <sqrt@plt+0x2004>
  403f0c:	mov	x0, x20
  403f10:	ldp	x20, x19, [sp, #48]
  403f14:	ldp	x22, x21, [sp, #32]
  403f18:	ldp	x24, x23, [sp, #16]
  403f1c:	ldp	x29, x30, [sp], #64
  403f20:	b	401d00 <_ZdaPv@plt>
  403f24:	ldp	x20, x19, [sp, #48]
  403f28:	ldp	x22, x21, [sp, #32]
  403f2c:	ldp	x24, x23, [sp, #16]
  403f30:	ldp	x29, x30, [sp], #64
  403f34:	ret
  403f38:	stp	x29, x30, [sp, #-48]!
  403f3c:	stp	x22, x21, [sp, #16]
  403f40:	stp	x20, x19, [sp, #32]
  403f44:	ldr	w2, [x1, #12]
  403f48:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  403f4c:	mov	x20, x1
  403f50:	add	x21, x21, #0x93
  403f54:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403f58:	add	x19, x0, #0x40
  403f5c:	add	x1, x1, #0x7e5
  403f60:	mov	x0, x21
  403f64:	mov	x29, sp
  403f68:	bl	401b80 <sprintf@plt>
  403f6c:	mov	x0, x19
  403f70:	mov	x1, x21
  403f74:	bl	402d20 <sqrt@plt+0xe70>
  403f78:	mov	w1, #0x5b                  	// #91
  403f7c:	bl	4025b8 <sqrt@plt+0x708>
  403f80:	add	x22, x20, #0x18
  403f84:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1248>
  403f88:	mov	x21, xzr
  403f8c:	add	x20, x20, #0xf12
  403f90:	ldr	x1, [x22, x21]
  403f94:	cbz	x1, 403fa0 <sqrt@plt+0x20f0>
  403f98:	mov	x0, x19
  403f9c:	b	403fa8 <sqrt@plt+0x20f8>
  403fa0:	mov	x0, x19
  403fa4:	mov	x1, x20
  403fa8:	bl	402d20 <sqrt@plt+0xe70>
  403fac:	add	x21, x21, #0x8
  403fb0:	cmp	x21, #0x800
  403fb4:	b.ne	403f90 <sqrt@plt+0x20e0>  // b.any
  403fb8:	mov	w1, #0x5d                  	// #93
  403fbc:	mov	x0, x19
  403fc0:	bl	4025b8 <sqrt@plt+0x708>
  403fc4:	ldp	x20, x19, [sp, #32]
  403fc8:	ldp	x22, x21, [sp, #16]
  403fcc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  403fd0:	add	x1, x1, #0x34a
  403fd4:	ldp	x29, x30, [sp], #48
  403fd8:	b	402ba4 <sqrt@plt+0xcf4>
  403fdc:	sub	sp, sp, #0x70
  403fe0:	str	d8, [sp, #32]
  403fe4:	stp	x29, x30, [sp, #48]
  403fe8:	stp	x24, x23, [sp, #64]
  403fec:	stp	x22, x21, [sp, #80]
  403ff0:	stp	x20, x19, [sp, #96]
  403ff4:	add	x29, sp, #0x20
  403ff8:	ldr	w21, [x0, #2144]
  403ffc:	mov	x19, x0
  404000:	mov	x20, x1
  404004:	cmp	w21, #0x1
  404008:	b.lt	404048 <sqrt@plt+0x2198>  // b.tstop
  40400c:	mov	x22, xzr
  404010:	sxtw	x24, w21
  404014:	add	x23, x19, #0x220
  404018:	mov	x0, x20
  40401c:	mov	x1, x23
  404020:	bl	402fb8 <sqrt@plt+0x1108>
  404024:	cbnz	w0, 40419c <sqrt@plt+0x22ec>
  404028:	add	x22, x22, #0x1
  40402c:	cmp	x22, x24
  404030:	add	x23, x23, #0x20
  404034:	b.lt	404018 <sqrt@plt+0x2168>  // b.tstop
  404038:	cmp	w21, #0x32
  40403c:	b.lt	404048 <sqrt@plt+0x2198>  // b.tstop
  404040:	mov	w21, wzr
  404044:	str	wzr, [x19, #2144]
  404048:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  40404c:	add	x1, x1, #0xf1d
  404050:	sub	x0, x29, #0xc
  404054:	mov	w2, w21
  404058:	bl	401b80 <sprintf@plt>
  40405c:	add	x21, x19, #0x40
  404060:	sub	x1, x29, #0xc
  404064:	mov	x0, x21
  404068:	bl	402d20 <sqrt@plt+0xe70>
  40406c:	ldr	x0, [x20]
  404070:	bl	40db74 <sqrt@plt+0xbcc4>
  404074:	mov	x23, x0
  404078:	cbnz	x0, 4040ac <sqrt@plt+0x21fc>
  40407c:	ldr	x0, [x20]
  404080:	bl	40db6c <sqrt@plt+0xbcbc>
  404084:	mov	x1, x0
  404088:	mov	x0, sp
  40408c:	bl	40c630 <sqrt@plt+0xa780>
  404090:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404094:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  404098:	add	x2, x2, #0xd38
  40409c:	add	x0, x0, #0xf21
  4040a0:	mov	x1, sp
  4040a4:	mov	x3, x2
  4040a8:	bl	40c8e8 <sqrt@plt+0xaa38>
  4040ac:	ldr	x1, [x20, #8]
  4040b0:	cbz	x1, 4041d8 <sqrt@plt+0x2328>
  4040b4:	mov	x2, x23
  4040b8:	bl	403460 <sqrt@plt+0x15b0>
  4040bc:	mov	x22, x0
  4040c0:	adrp	x23, 42a000 <_Znam@GLIBCXX_3.4>
  4040c4:	ldr	w8, [x23, #1024]
  4040c8:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4040cc:	ldr	w9, [x24, #3424]
  4040d0:	ldr	w10, [x20, #16]
  4040d4:	add	w8, w8, w8, lsl #3
  4040d8:	lsl	w8, w8, #3
  4040dc:	sdiv	w8, w9, w8
  4040e0:	mul	w1, w10, w8
  4040e4:	mov	x0, x21
  4040e8:	bl	402a00 <sqrt@plt+0xb50>
  4040ec:	ldp	w8, w9, [x20, #20]
  4040f0:	cbnz	w8, 4040fc <sqrt@plt+0x224c>
  4040f4:	cbz	w9, 40422c <sqrt@plt+0x237c>
  4040f8:	ldr	w8, [x20, #16]
  4040fc:	ldr	w11, [x23, #1024]
  404100:	scvtf	d0, w9
  404104:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1248>
  404108:	ldr	w10, [x24, #3424]
  40410c:	adrp	x12, 413000 <_ZdlPvm@@Base+0x1248>
  404110:	ldr	d1, [x9, #2960]
  404114:	ldr	d2, [x12, #2952]
  404118:	add	w9, w11, w11, lsl #3
  40411c:	lsl	w9, w9, #3
  404120:	fmul	d0, d0, d1
  404124:	sdiv	w9, w10, w9
  404128:	mul	w23, w9, w8
  40412c:	fdiv	d0, d0, d2
  404130:	scvtf	d8, w23
  404134:	bl	401de0 <tan@plt>
  404138:	fmul	d0, d0, d8
  40413c:	fmov	d1, #5.000000000000000000e-01
  404140:	fadd	d0, d0, d1
  404144:	fcvtzs	w1, d0
  404148:	mov	x0, x21
  40414c:	bl	402a00 <sqrt@plt+0xb50>
  404150:	mov	w1, w23
  404154:	bl	402a00 <sqrt@plt+0xb50>
  404158:	adrp	x23, 413000 <_ZdlPvm@@Base+0x1248>
  40415c:	add	x23, x23, #0xf4f
  404160:	mov	x0, x21
  404164:	mov	x1, x22
  404168:	bl	402d20 <sqrt@plt+0xe70>
  40416c:	mov	x1, x23
  404170:	bl	402ba4 <sqrt@plt+0xcf4>
  404174:	ldrsw	x8, [x19, #2144]
  404178:	add	w9, w8, #0x1
  40417c:	str	w9, [x19, #2144]
  404180:	ldur	q0, [x20, #12]
  404184:	ldr	q1, [x20]
  404188:	add	x8, x19, x8, lsl #5
  40418c:	add	x9, x8, #0x220
  404190:	stur	q0, [x9, #12]
  404194:	str	q1, [x8, #544]
  404198:	b	4041bc <sqrt@plt+0x230c>
  40419c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4041a0:	add	x1, x1, #0xf1d
  4041a4:	sub	x0, x29, #0xc
  4041a8:	mov	w2, w22
  4041ac:	bl	401b80 <sprintf@plt>
  4041b0:	add	x0, x19, #0x40
  4041b4:	sub	x1, x29, #0xc
  4041b8:	bl	402ba4 <sqrt@plt+0xcf4>
  4041bc:	ldp	x20, x19, [sp, #96]
  4041c0:	ldp	x22, x21, [sp, #80]
  4041c4:	ldp	x24, x23, [sp, #64]
  4041c8:	ldp	x29, x30, [sp, #48]
  4041cc:	ldr	d8, [sp, #32]
  4041d0:	add	sp, sp, #0x70
  4041d4:	ret
  4041d8:	ldr	x1, [x20]
  4041dc:	ldr	x8, [x1, #112]
  4041e0:	cbz	x8, 404238 <sqrt@plt+0x2388>
  4041e4:	ldr	x22, [x1, #120]
  4041e8:	cbnz	x22, 4040c0 <sqrt@plt+0x2210>
  4041ec:	mov	x0, x19
  4041f0:	bl	403300 <sqrt@plt+0x1450>
  4041f4:	mov	w24, w0
  4041f8:	mov	x0, x23
  4041fc:	bl	401a60 <strlen@plt>
  404200:	add	x0, x0, #0xc
  404204:	bl	401a00 <_Znam@plt>
  404208:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  40420c:	add	x1, x1, #0xf49
  404210:	mov	x2, x23
  404214:	mov	w3, w24
  404218:	mov	x22, x0
  40421c:	bl	401b80 <sprintf@plt>
  404220:	ldr	x8, [x20]
  404224:	str	x22, [x8, #120]
  404228:	b	4040c0 <sqrt@plt+0x2210>
  40422c:	adrp	x23, 413000 <_ZdlPvm@@Base+0x1248>
  404230:	add	x23, x23, #0xf52
  404234:	b	404160 <sqrt@plt+0x22b0>
  404238:	mov	x22, x23
  40423c:	b	4040c0 <sqrt@plt+0x2210>
  404240:	stp	x29, x30, [sp, #-32]!
  404244:	str	x19, [sp, #16]
  404248:	mov	w19, w1
  40424c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  404250:	add	x0, x0, #0x40
  404254:	add	x1, x1, #0x88e
  404258:	mov	x29, sp
  40425c:	bl	402d20 <sqrt@plt+0xe70>
  404260:	and	w1, w19, #0xff
  404264:	bl	402940 <sqrt@plt+0xa90>
  404268:	ldr	x19, [sp, #16]
  40426c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404270:	add	x1, x1, #0x34a
  404274:	ldp	x29, x30, [sp], #32
  404278:	b	402ba4 <sqrt@plt+0xcf4>
  40427c:	stp	x29, x30, [sp, #-32]!
  404280:	str	x19, [sp, #16]
  404284:	mov	x29, sp
  404288:	mov	x19, x0
  40428c:	bl	403830 <sqrt@plt+0x1980>
  404290:	movi	v0.2d, #0xffffffffffffffff
  404294:	str	d0, [x19, #520]
  404298:	ldr	x19, [sp, #16]
  40429c:	ldp	x29, x30, [sp], #32
  4042a0:	ret
  4042a4:	stp	x29, x30, [sp, #-32]!
  4042a8:	stp	x20, x19, [sp, #16]
  4042ac:	mov	x29, sp
  4042b0:	ldr	w8, [x0, #532]
  4042b4:	mov	x19, x0
  4042b8:	mov	x20, x1
  4042bc:	tbnz	w8, #31, 4042f8 <sqrt@plt+0x2448>
  4042c0:	ldr	w9, [x19, #536]
  4042c4:	cmp	w9, w8
  4042c8:	b.eq	404370 <sqrt@plt+0x24c0>  // b.none
  4042cc:	add	x0, x19, #0x40
  4042d0:	mov	w1, w8
  4042d4:	bl	402a00 <sqrt@plt+0xb50>
  4042d8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4042dc:	add	x1, x1, #0xf55
  4042e0:	bl	402ba4 <sqrt@plt+0xcf4>
  4042e4:	ldr	w8, [x19, #532]
  4042e8:	mov	w9, #0xffffffff            	// #-1
  4042ec:	str	w9, [x19, #528]
  4042f0:	str	w8, [x19, #536]
  4042f4:	b	404370 <sqrt@plt+0x24c0>
  4042f8:	ldr	w9, [x19, #528]
  4042fc:	ldr	w8, [x20, #4]
  404300:	cmp	w9, w8
  404304:	b.eq	404370 <sqrt@plt+0x24c0>  // b.none
  404308:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  40430c:	ldr	w10, [x10, #1024]
  404310:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404314:	ldr	w9, [x9, #3424]
  404318:	adrp	x11, 42a000 <_Znam@GLIBCXX_3.4>
  40431c:	ldr	w11, [x11, #624]
  404320:	add	w10, w10, w10, lsl #3
  404324:	lsl	w10, w10, #3
  404328:	sdiv	w9, w9, w10
  40432c:	mul	w8, w9, w8
  404330:	mov	w9, #0x4dd3                	// #19923
  404334:	movk	w9, #0x1062, lsl #16
  404338:	mul	w8, w8, w11
  40433c:	smull	x8, w8, w9
  404340:	lsr	x9, x8, #63
  404344:	asr	x8, x8, #38
  404348:	add	w1, w8, w9
  40434c:	add	x0, x19, #0x40
  404350:	bl	402a00 <sqrt@plt+0xb50>
  404354:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  404358:	add	x1, x1, #0xf55
  40435c:	bl	402ba4 <sqrt@plt+0xcf4>
  404360:	ldr	w8, [x20, #4]
  404364:	mov	w9, #0xffffffff            	// #-1
  404368:	str	w9, [x19, #536]
  40436c:	str	w8, [x19, #528]
  404370:	ldr	x1, [x20, #24]
  404374:	add	x0, x19, #0x1b8
  404378:	bl	40ba38 <sqrt@plt+0x9b88>
  40437c:	cbz	w0, 404398 <sqrt@plt+0x24e8>
  404380:	ldr	x1, [x20, #24]
  404384:	mov	x0, x19
  404388:	ldp	x20, x19, [sp, #16]
  40438c:	mov	w2, wzr
  404390:	ldp	x29, x30, [sp], #32
  404394:	b	403a68 <sqrt@plt+0x1bb8>
  404398:	ldp	x20, x19, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #32
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-32]!
  4043a8:	stp	x20, x19, [sp, #16]
  4043ac:	mov	x29, sp
  4043b0:	mov	x20, x1
  4043b4:	ldr	x1, [x1, #32]
  4043b8:	mov	x19, x0
  4043bc:	add	x0, x0, #0x1b8
  4043c0:	bl	40b97c <sqrt@plt+0x9acc>
  4043c4:	cbz	w0, 4043e0 <sqrt@plt+0x2530>
  4043c8:	add	x0, x19, #0x40
  4043cc:	ldp	x20, x19, [sp, #16]
  4043d0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  4043d4:	add	x1, x1, #0xf58
  4043d8:	ldp	x29, x30, [sp], #32
  4043dc:	b	402ba4 <sqrt@plt+0xcf4>
  4043e0:	ldr	x1, [x20, #32]
  4043e4:	mov	x0, x19
  4043e8:	ldp	x20, x19, [sp, #16]
  4043ec:	mov	w2, #0x1                   	// #1
  4043f0:	ldp	x29, x30, [sp], #32
  4043f4:	b	403a68 <sqrt@plt+0x1bb8>
  4043f8:	sub	sp, sp, #0x90
  4043fc:	stp	d9, d8, [sp, #32]
  404400:	stp	x29, x30, [sp, #48]
  404404:	stp	x28, x27, [sp, #64]
  404408:	stp	x26, x25, [sp, #80]
  40440c:	stp	x24, x23, [sp, #96]
  404410:	stp	x22, x21, [sp, #112]
  404414:	stp	x20, x19, [sp, #128]
  404418:	add	x29, sp, #0x20
  40441c:	ldr	w8, [x0, #2208]
  404420:	cmp	w8, #0x0
  404424:	b.gt	404a3c <sqrt@plt+0x2b8c>
  404428:	mov	x20, x4
  40442c:	mov	w22, w3
  404430:	mov	x21, x2
  404434:	mov	x19, x0
  404438:	mov	w23, w1
  40443c:	bl	403830 <sqrt@plt+0x1980>
  404440:	cmp	w23, #0x64
  404444:	mov	w25, wzr
  404448:	b.gt	404470 <sqrt@plt+0x25c0>
  40444c:	cmp	w23, #0x4f
  404450:	b.le	404648 <sqrt@plt+0x2798>
  404454:	cmp	w23, #0x50
  404458:	b.eq	4046f4 <sqrt@plt+0x2844>  // b.none
  40445c:	cmp	w23, #0x61
  404460:	b.eq	404794 <sqrt@plt+0x28e4>  // b.none
  404464:	cmp	w23, #0x63
  404468:	b.eq	4048a4 <sqrt@plt+0x29f4>  // b.none
  40446c:	b	404918 <sqrt@plt+0x2a68>
  404470:	cmp	w23, #0x6f
  404474:	b.le	404660 <sqrt@plt+0x27b0>
  404478:	cmp	w23, #0x70
  40447c:	b.eq	4046f8 <sqrt@plt+0x2848>  // b.none
  404480:	cmp	w23, #0x74
  404484:	b.eq	404884 <sqrt@plt+0x29d4>  // b.none
  404488:	cmp	w23, #0x7e
  40448c:	b.ne	404918 <sqrt@plt+0x2a68>  // b.any
  404490:	tbnz	w22, #0, 404974 <sqrt@plt+0x2ac4>
  404494:	cbz	w22, 4049c4 <sqrt@plt+0x2b14>
  404498:	ldr	w1, [x20, #8]
  40449c:	add	x23, x19, #0x40
  4044a0:	mov	x0, x23
  4044a4:	bl	402a00 <sqrt@plt+0xb50>
  4044a8:	ldr	w1, [x20, #12]
  4044ac:	bl	402a00 <sqrt@plt+0xb50>
  4044b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4044b4:	add	x1, x1, #0x6
  4044b8:	bl	402ba4 <sqrt@plt+0xcf4>
  4044bc:	ldr	w8, [x21]
  4044c0:	cmp	w8, #0x0
  4044c4:	cinc	w8, w8, lt  // lt = tstop
  4044c8:	asr	w1, w8, #1
  4044cc:	bl	402a00 <sqrt@plt+0xb50>
  4044d0:	ldr	w8, [x21, #4]
  4044d4:	cmp	w8, #0x0
  4044d8:	cinc	w8, w8, lt  // lt = tstop
  4044dc:	asr	w1, w8, #1
  4044e0:	bl	402a00 <sqrt@plt+0xb50>
  4044e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4044e8:	add	x1, x1, #0x9
  4044ec:	bl	402ba4 <sqrt@plt+0xcf4>
  4044f0:	sxtw	x8, w22
  4044f4:	cmp	w22, #0x3
  4044f8:	sub	x25, x8, #0x2
  4044fc:	str	x8, [sp, #8]
  404500:	b.lt	404604 <sqrt@plt+0x2754>  // b.tstop
  404504:	mov	w27, #0x5556                	// #21846
  404508:	mov	w28, #0xaaab                	// #43691
  40450c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2248>
  404510:	mov	x26, xzr
  404514:	movk	w27, #0x5555, lsl #16
  404518:	movk	w28, #0x2aaa, lsl #16
  40451c:	add	x22, x22, #0x54
  404520:	add	x24, x21, x26, lsl #2
  404524:	ldrsw	x8, [x24]
  404528:	mov	x0, x23
  40452c:	mul	x8, x8, x27
  404530:	lsr	x9, x8, #63
  404534:	lsr	x8, x8, #32
  404538:	add	w1, w8, w9
  40453c:	bl	402a00 <sqrt@plt+0xb50>
  404540:	ldrsw	x8, [x24, #4]
  404544:	mul	x8, x8, x27
  404548:	lsr	x9, x8, #63
  40454c:	lsr	x8, x8, #32
  404550:	add	w1, w8, w9
  404554:	bl	402a00 <sqrt@plt+0xb50>
  404558:	ldrsw	x9, [x24, #8]
  40455c:	ldr	w8, [x24]
  404560:	add	x26, x26, #0x2
  404564:	mul	x9, x9, x28
  404568:	cmp	w8, #0x0
  40456c:	lsr	x10, x9, #63
  404570:	lsr	x9, x9, #32
  404574:	cinc	w8, w8, lt  // lt = tstop
  404578:	add	w9, w9, w10
  40457c:	add	w1, w9, w8, asr #1
  404580:	bl	402a00 <sqrt@plt+0xb50>
  404584:	ldrsw	x9, [x24, #12]
  404588:	ldr	w8, [x24, #4]
  40458c:	mul	x9, x9, x28
  404590:	cmp	w8, #0x0
  404594:	lsr	x10, x9, #63
  404598:	lsr	x9, x9, #32
  40459c:	cinc	w8, w8, lt  // lt = tstop
  4045a0:	add	w9, w9, w10
  4045a4:	add	w1, w9, w8, asr #1
  4045a8:	bl	402a00 <sqrt@plt+0xb50>
  4045ac:	ldr	w8, [x24]
  4045b0:	ldr	w9, [x24, #8]
  4045b4:	cmp	w8, #0x0
  4045b8:	cinc	w10, w8, lt  // lt = tstop
  4045bc:	cmp	w9, #0x0
  4045c0:	sub	w8, w8, w10, asr #1
  4045c4:	cinc	w9, w9, lt  // lt = tstop
  4045c8:	add	w1, w8, w9, asr #1
  4045cc:	bl	402a00 <sqrt@plt+0xb50>
  4045d0:	ldr	w8, [x24, #4]
  4045d4:	ldr	w9, [x24, #12]
  4045d8:	cmp	w8, #0x0
  4045dc:	cinc	w10, w8, lt  // lt = tstop
  4045e0:	cmp	w9, #0x0
  4045e4:	sub	w8, w8, w10, asr #1
  4045e8:	cinc	w9, w9, lt  // lt = tstop
  4045ec:	add	w1, w8, w9, asr #1
  4045f0:	bl	402a00 <sqrt@plt+0xb50>
  4045f4:	mov	x1, x22
  4045f8:	bl	402ba4 <sqrt@plt+0xcf4>
  4045fc:	cmp	w25, w26
  404600:	b.gt	404520 <sqrt@plt+0x2670>
  404604:	ldr	w8, [x21, x25, lsl #2]
  404608:	mov	x0, x23
  40460c:	cmp	w8, #0x0
  404610:	cinc	w9, w8, lt  // lt = tstop
  404614:	sub	w1, w8, w9, asr #1
  404618:	bl	402a00 <sqrt@plt+0xb50>
  40461c:	ldr	x8, [sp, #8]
  404620:	add	x8, x21, x8, lsl #2
  404624:	ldur	w8, [x8, #-4]
  404628:	cmp	w8, #0x0
  40462c:	cinc	w9, w8, lt  // lt = tstop
  404630:	sub	w1, w8, w9, asr #1
  404634:	bl	402a00 <sqrt@plt+0xb50>
  404638:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40463c:	add	x1, x1, #0x9
  404640:	bl	402ba4 <sqrt@plt+0xcf4>
  404644:	b	404778 <sqrt@plt+0x28c8>
  404648:	cmp	w23, #0x43
  40464c:	b.eq	4048a0 <sqrt@plt+0x29f0>  // b.none
  404650:	cmp	w23, #0x45
  404654:	b.ne	404918 <sqrt@plt+0x2a68>  // b.any
  404658:	mov	w25, #0x1                   	// #1
  40465c:	b	4046a8 <sqrt@plt+0x27f8>
  404660:	cmp	w23, #0x65
  404664:	b.eq	4046a8 <sqrt@plt+0x27f8>  // b.none
  404668:	cmp	w23, #0x6c
  40466c:	b.ne	404918 <sqrt@plt+0x2a68>  // b.any
  404670:	cmp	w22, #0x2
  404674:	b.ne	404980 <sqrt@plt+0x2ad0>  // b.any
  404678:	mov	x0, x19
  40467c:	mov	x1, x20
  404680:	bl	4042a4 <sqrt@plt+0x23f4>
  404684:	ldr	w8, [x21]
  404688:	ldr	w9, [x20, #8]
  40468c:	add	x0, x19, #0x40
  404690:	add	w1, w9, w8
  404694:	bl	402a00 <sqrt@plt+0xb50>
  404698:	ldr	w8, [x21, #4]
  40469c:	ldr	w9, [x20, #12]
  4046a0:	add	w1, w9, w8
  4046a4:	b	404a14 <sqrt@plt+0x2b64>
  4046a8:	cmp	w22, #0x2
  4046ac:	b.ne	404940 <sqrt@plt+0x2a90>  // b.any
  4046b0:	ldr	w1, [x21]
  4046b4:	add	x22, x19, #0x40
  4046b8:	mov	x0, x22
  4046bc:	bl	402a00 <sqrt@plt+0xb50>
  4046c0:	ldr	w1, [x21, #4]
  4046c4:	bl	402a00 <sqrt@plt+0xb50>
  4046c8:	ldr	w8, [x21]
  4046cc:	ldr	w9, [x20, #8]
  4046d0:	cmp	w8, #0x0
  4046d4:	cinc	w8, w8, lt  // lt = tstop
  4046d8:	add	w1, w9, w8, asr #1
  4046dc:	bl	402a00 <sqrt@plt+0xb50>
  4046e0:	ldr	w1, [x20, #12]
  4046e4:	bl	402a00 <sqrt@plt+0xb50>
  4046e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4046ec:	add	x1, x1, #0x55b
  4046f0:	b	404900 <sqrt@plt+0x2a50>
  4046f4:	mov	w25, #0x1                   	// #1
  4046f8:	tbnz	w22, #0, 40494c <sqrt@plt+0x2a9c>
  4046fc:	cbz	w22, 4049a4 <sqrt@plt+0x2af4>
  404700:	ldr	w1, [x20, #8]
  404704:	add	x23, x19, #0x40
  404708:	mov	x0, x23
  40470c:	bl	402a00 <sqrt@plt+0xb50>
  404710:	ldr	w1, [x20, #12]
  404714:	bl	402a00 <sqrt@plt+0xb50>
  404718:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40471c:	add	x1, x1, #0x6
  404720:	bl	402ba4 <sqrt@plt+0xcf4>
  404724:	cmp	w22, #0x1
  404728:	b.lt	404764 <sqrt@plt+0x28b4>  // b.tstop
  40472c:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2248>
  404730:	mov	x26, xzr
  404734:	add	x24, x24, #0x9
  404738:	add	x27, x21, x26, lsl #2
  40473c:	ldr	w1, [x27]
  404740:	mov	x0, x23
  404744:	bl	402a00 <sqrt@plt+0xb50>
  404748:	ldr	w1, [x27, #4]
  40474c:	bl	402a00 <sqrt@plt+0xb50>
  404750:	mov	x1, x24
  404754:	bl	402ba4 <sqrt@plt+0xcf4>
  404758:	add	x26, x26, #0x2
  40475c:	cmp	w26, w22
  404760:	b.lt	404738 <sqrt@plt+0x2888>  // b.tstop
  404764:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404768:	add	x1, x1, #0xc
  40476c:	mov	x0, x23
  404770:	bl	402ba4 <sqrt@plt+0xcf4>
  404774:	cbnz	w25, 404908 <sqrt@plt+0x2a58>
  404778:	mov	x0, x19
  40477c:	mov	x1, x20
  404780:	bl	4042a4 <sqrt@plt+0x23f4>
  404784:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  404788:	add	x1, x1, #0xf7a
  40478c:	mov	x0, x23
  404790:	b	404a30 <sqrt@plt+0x2b80>
  404794:	cmp	w22, #0x4
  404798:	b.ne	40498c <sqrt@plt+0x2adc>  // b.any
  40479c:	mov	x0, x19
  4047a0:	mov	x1, x20
  4047a4:	bl	4042a4 <sqrt@plt+0x23f4>
  4047a8:	add	x1, sp, #0x10
  4047ac:	mov	x0, x21
  4047b0:	bl	40fbcc <sqrt@plt+0xdd1c>
  4047b4:	add	x22, x19, #0x40
  4047b8:	cbz	w0, 4049e4 <sqrt@plt+0x2b34>
  4047bc:	ldr	d0, [sp, #16]
  4047c0:	ldr	w8, [x20, #8]
  4047c4:	mov	x0, x22
  4047c8:	fcvtzs	w9, d0
  4047cc:	add	w1, w8, w9
  4047d0:	bl	402a00 <sqrt@plt+0xb50>
  4047d4:	ldr	d0, [sp, #24]
  4047d8:	ldr	w8, [x20, #12]
  4047dc:	fcvtzs	w9, d0
  4047e0:	add	w1, w8, w9
  4047e4:	bl	402a00 <sqrt@plt+0xb50>
  4047e8:	ldp	d0, d1, [sp, #16]
  4047ec:	fmul	d0, d0, d0
  4047f0:	fmul	d1, d1, d1
  4047f4:	fadd	d1, d0, d1
  4047f8:	fsqrt	d0, d1
  4047fc:	fcmp	d0, d0
  404800:	b.vs	404a60 <sqrt@plt+0x2bb0>
  404804:	fcvtzs	w1, d0
  404808:	mov	x0, x22
  40480c:	bl	402a00 <sqrt@plt+0xb50>
  404810:	ldp	d1, d0, [sp, #16]
  404814:	fneg	d0, d0
  404818:	fneg	d1, d1
  40481c:	bl	401bc0 <atan2@plt>
  404820:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  404824:	ldr	d8, [x8, #2952]
  404828:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40482c:	ldr	d9, [x8, #2960]
  404830:	mov	x0, x22
  404834:	fmul	d0, d0, d8
  404838:	fdiv	d0, d0, d9
  40483c:	bl	402abc <sqrt@plt+0xc0c>
  404840:	ldp	w9, w8, [x21]
  404844:	ldp	w11, w10, [x21, #8]
  404848:	ldp	d1, d0, [sp, #16]
  40484c:	add	w8, w10, w8
  404850:	add	w9, w11, w9
  404854:	scvtf	d2, w8
  404858:	scvtf	d3, w9
  40485c:	fsub	d0, d2, d0
  404860:	fsub	d1, d3, d1
  404864:	bl	401bc0 <atan2@plt>
  404868:	fmul	d0, d0, d8
  40486c:	fdiv	d0, d0, d9
  404870:	mov	x0, x22
  404874:	bl	402abc <sqrt@plt+0xc0c>
  404878:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  40487c:	add	x1, x1, #0x53b
  404880:	b	404a30 <sqrt@plt+0x2b80>
  404884:	cbz	w22, 4049b0 <sqrt@plt+0x2b00>
  404888:	sub	w8, w22, #0x1
  40488c:	cmp	w8, #0x2
  404890:	b.cc	4049b8 <sqrt@plt+0x2b08>  // b.lo, b.ul, b.last
  404894:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404898:	add	x0, x0, #0x74
  40489c:	b	4049cc <sqrt@plt+0x2b1c>
  4048a0:	mov	w25, #0x1                   	// #1
  4048a4:	cmp	w22, #0x1
  4048a8:	b.eq	4048bc <sqrt@plt+0x2a0c>  // b.none
  4048ac:	cmp	w23, #0x43
  4048b0:	b.ne	404998 <sqrt@plt+0x2ae8>  // b.any
  4048b4:	cmp	w22, #0x2
  4048b8:	b.ne	404998 <sqrt@plt+0x2ae8>  // b.any
  4048bc:	ldr	w8, [x21]
  4048c0:	ldr	w9, [x20, #8]
  4048c4:	add	x22, x19, #0x40
  4048c8:	mov	x0, x22
  4048cc:	cmp	w8, #0x0
  4048d0:	cinc	w8, w8, lt  // lt = tstop
  4048d4:	add	w1, w9, w8, asr #1
  4048d8:	bl	402a00 <sqrt@plt+0xb50>
  4048dc:	ldr	w1, [x20, #12]
  4048e0:	bl	402a00 <sqrt@plt+0xb50>
  4048e4:	ldr	w8, [x21]
  4048e8:	cmp	w8, #0x0
  4048ec:	cinc	w8, w8, lt  // lt = tstop
  4048f0:	asr	w1, w8, #1
  4048f4:	bl	402a00 <sqrt@plt+0xb50>
  4048f8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4048fc:	add	x1, x1, #0x54b
  404900:	bl	402ba4 <sqrt@plt+0xcf4>
  404904:	cbz	w25, 404958 <sqrt@plt+0x2aa8>
  404908:	mov	x0, x19
  40490c:	mov	x1, x20
  404910:	bl	4043a4 <sqrt@plt+0x24f4>
  404914:	b	404a34 <sqrt@plt+0x2b84>
  404918:	add	x0, sp, #0x10
  40491c:	mov	w1, w23
  404920:	bl	40c678 <sqrt@plt+0xa7c8>
  404924:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404928:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40492c:	add	x2, x2, #0xd38
  404930:	add	x0, x0, #0x9b
  404934:	add	x1, sp, #0x10
  404938:	mov	x3, x2
  40493c:	b	4049dc <sqrt@plt+0x2b2c>
  404940:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  404944:	add	x0, x0, #0xf9e
  404948:	b	4049cc <sqrt@plt+0x2b1c>
  40494c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  404950:	add	x0, x0, #0xfbf
  404954:	b	4049cc <sqrt@plt+0x2b1c>
  404958:	mov	x0, x19
  40495c:	mov	x1, x20
  404960:	bl	4042a4 <sqrt@plt+0x23f4>
  404964:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  404968:	add	x1, x1, #0xf7a
  40496c:	mov	x0, x22
  404970:	b	404a30 <sqrt@plt+0x2b80>
  404974:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404978:	add	x0, x0, #0xf
  40497c:	b	4049cc <sqrt@plt+0x2b1c>
  404980:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  404984:	add	x0, x0, #0xf7d
  404988:	b	4049cc <sqrt@plt+0x2b1c>
  40498c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404990:	add	x0, x0, #0x57
  404994:	b	4049cc <sqrt@plt+0x2b1c>
  404998:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  40499c:	add	x0, x0, #0xf5b
  4049a0:	b	4049cc <sqrt@plt+0x2b1c>
  4049a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1248>
  4049a8:	add	x0, x0, #0xfed
  4049ac:	b	4049cc <sqrt@plt+0x2b1c>
  4049b0:	mov	w8, #0xffffffff            	// #-1
  4049b4:	b	4049bc <sqrt@plt+0x2b0c>
  4049b8:	ldr	w8, [x21]
  4049bc:	str	w8, [x19, #532]
  4049c0:	b	404a34 <sqrt@plt+0x2b84>
  4049c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4049c8:	add	x0, x0, #0x3c
  4049cc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4049d0:	add	x1, x1, #0xd38
  4049d4:	mov	x2, x1
  4049d8:	mov	x3, x1
  4049dc:	bl	40c880 <sqrt@plt+0xa9d0>
  4049e0:	b	404a34 <sqrt@plt+0x2b84>
  4049e4:	ldr	w8, [x21]
  4049e8:	ldr	w9, [x21, #8]
  4049ec:	ldr	w10, [x20, #8]
  4049f0:	mov	x0, x22
  4049f4:	add	w8, w9, w8
  4049f8:	add	w1, w8, w10
  4049fc:	bl	402a00 <sqrt@plt+0xb50>
  404a00:	ldr	w8, [x21, #4]
  404a04:	ldr	w9, [x21, #12]
  404a08:	ldr	w10, [x20, #12]
  404a0c:	add	w8, w9, w8
  404a10:	add	w1, w8, w10
  404a14:	bl	402a00 <sqrt@plt+0xb50>
  404a18:	ldr	w1, [x20, #8]
  404a1c:	bl	402a00 <sqrt@plt+0xb50>
  404a20:	ldr	w1, [x20, #12]
  404a24:	bl	402a00 <sqrt@plt+0xb50>
  404a28:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  404a2c:	add	x1, x1, #0xf9b
  404a30:	bl	402ba4 <sqrt@plt+0xcf4>
  404a34:	movi	v0.2d, #0xffffffffffffffff
  404a38:	str	d0, [x19, #520]
  404a3c:	ldp	x20, x19, [sp, #128]
  404a40:	ldp	x22, x21, [sp, #112]
  404a44:	ldp	x24, x23, [sp, #96]
  404a48:	ldp	x26, x25, [sp, #80]
  404a4c:	ldp	x28, x27, [sp, #64]
  404a50:	ldp	x29, x30, [sp, #48]
  404a54:	ldp	d9, d8, [sp, #32]
  404a58:	add	sp, sp, #0x90
  404a5c:	ret
  404a60:	mov	v0.16b, v1.16b
  404a64:	bl	401eb0 <sqrt@plt>
  404a68:	b	404804 <sqrt@plt+0x2954>
  404a6c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404a70:	add	x0, x0, #0xbd
  404a74:	ret
  404a78:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404a7c:	ldr	d0, [x8, #104]
  404a80:	fcmp	d0, #0.0
  404a84:	b.eq	404a98 <sqrt@plt+0x2be8>  // b.none
  404a88:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  404a8c:	fmov	d1, x8
  404a90:	fmul	d0, d0, d1
  404a94:	b	404ac0 <sqrt@plt+0x2c10>
  404a98:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404a9c:	ldr	w8, [x8, #3432]
  404aa0:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404aa4:	ldr	w10, [x10, #3424]
  404aa8:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  404aac:	fmov	d0, x9
  404ab0:	scvtf	d1, w8
  404ab4:	fmul	d0, d1, d0
  404ab8:	scvtf	d1, w10
  404abc:	fdiv	d0, d0, d1
  404ac0:	fmov	d1, #5.000000000000000000e-01
  404ac4:	fadd	d0, d0, d1
  404ac8:	fcvtzs	w0, d0
  404acc:	ret
  404ad0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ad4:	ldr	d0, [x8, #112]
  404ad8:	fcmp	d0, #0.0
  404adc:	b.eq	404af0 <sqrt@plt+0x2c40>  // b.none
  404ae0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  404ae4:	fmov	d1, x8
  404ae8:	fmul	d0, d0, d1
  404aec:	b	404b14 <sqrt@plt+0x2c64>
  404af0:	ldr	w8, [x0, #108]
  404af4:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404af8:	ldr	w10, [x10, #3424]
  404afc:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  404b00:	fmov	d0, x9
  404b04:	scvtf	d1, w8
  404b08:	fmul	d0, d1, d0
  404b0c:	scvtf	d1, w10
  404b10:	fdiv	d0, d0, d1
  404b14:	fmov	d1, #5.000000000000000000e-01
  404b18:	fadd	d0, d0, d1
  404b1c:	fcvtzs	w0, d0
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-32]!
  404b28:	stp	x20, x19, [sp, #16]
  404b2c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404b30:	ldrb	w8, [x8, #96]
  404b34:	mov	x29, sp
  404b38:	tst	w8, #0x18
  404b3c:	b.eq	404b4c <sqrt@plt+0x2c9c>  // b.none
  404b40:	ldp	x20, x19, [sp, #16]
  404b44:	ldp	x29, x30, [sp], #32
  404b48:	ret
  404b4c:	add	x19, x0, #0x40
  404b50:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404b54:	mov	x20, x0
  404b58:	add	x1, x1, #0xc5
  404b5c:	mov	x0, x19
  404b60:	bl	40243c <sqrt@plt+0x58c>
  404b64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404b68:	add	x1, x1, #0xd3
  404b6c:	bl	4024e4 <sqrt@plt+0x634>
  404b70:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404b74:	add	x1, x1, #0xbd
  404b78:	bl	4024e4 <sqrt@plt+0x634>
  404b7c:	ldr	w8, [x20, #72]
  404b80:	cbz	w8, 404b94 <sqrt@plt+0x2ce4>
  404b84:	ldr	x1, [x19]
  404b88:	mov	w0, #0xa                   	// #10
  404b8c:	bl	401aa0 <putc@plt>
  404b90:	str	wzr, [x19, #8]
  404b94:	str	wzr, [x19, #16]
  404b98:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404b9c:	ldr	d0, [x8, #104]
  404ba0:	fcmp	d0, #0.0
  404ba4:	b.eq	404bb8 <sqrt@plt+0x2d08>  // b.none
  404ba8:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  404bac:	fmov	d1, x8
  404bb0:	fmul	d1, d0, d1
  404bb4:	b	404be0 <sqrt@plt+0x2d30>
  404bb8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404bbc:	ldr	w8, [x8, #3432]
  404bc0:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404bc4:	ldr	w10, [x10, #3424]
  404bc8:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  404bcc:	fmov	d0, x9
  404bd0:	scvtf	d1, w8
  404bd4:	fmul	d0, d1, d0
  404bd8:	scvtf	d1, w10
  404bdc:	fdiv	d1, d0, d1
  404be0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404be4:	ldr	d2, [x8, #112]
  404be8:	fmov	d0, #5.000000000000000000e-01
  404bec:	fadd	d1, d1, d0
  404bf0:	fcvtzs	w2, d1
  404bf4:	fcmp	d2, #0.0
  404bf8:	b.eq	404c0c <sqrt@plt+0x2d5c>  // b.none
  404bfc:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  404c00:	fmov	d1, x8
  404c04:	fmul	d1, d2, d1
  404c08:	b	404c30 <sqrt@plt+0x2d80>
  404c0c:	ldr	w8, [x20, #108]
  404c10:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404c14:	ldr	w10, [x10, #3424]
  404c18:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  404c1c:	fmov	d1, x9
  404c20:	scvtf	d2, w8
  404c24:	fmul	d1, d2, d1
  404c28:	scvtf	d2, w10
  404c2c:	fdiv	d1, d1, d2
  404c30:	cmp	w2, #0x1
  404c34:	b.lt	404c58 <sqrt@plt+0x2da8>  // b.tstop
  404c38:	fadd	d0, d1, d0
  404c3c:	fcvtzs	w3, d0
  404c40:	cmp	w3, #0x1
  404c44:	b.lt	404c58 <sqrt@plt+0x2da8>  // b.tstop
  404c48:	ldr	x0, [x19]
  404c4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404c50:	add	x1, x1, #0xdd
  404c54:	bl	401a70 <fprintf@plt>
  404c58:	mov	x0, x19
  404c5c:	ldp	x20, x19, [sp, #16]
  404c60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404c64:	add	x1, x1, #0x118
  404c68:	ldp	x29, x30, [sp], #32
  404c6c:	b	4023cc <sqrt@plt+0x51c>
  404c70:	stp	x29, x30, [sp, #-48]!
  404c74:	str	x21, [sp, #16]
  404c78:	stp	x20, x19, [sp, #32]
  404c7c:	mov	x29, sp
  404c80:	mov	w21, w1
  404c84:	add	x20, x0, #0x40
  404c88:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404c8c:	mov	x19, x0
  404c90:	add	x1, x1, #0x123
  404c94:	mov	x0, x20
  404c98:	bl	40243c <sqrt@plt+0x58c>
  404c9c:	mov	w0, w21
  404ca0:	bl	411050 <sqrt@plt+0xf1a0>
  404ca4:	mov	x1, x0
  404ca8:	mov	x0, x20
  404cac:	bl	4024e4 <sqrt@plt+0x634>
  404cb0:	ldr	w8, [x19, #104]
  404cb4:	add	w0, w8, #0x1
  404cb8:	str	w0, [x19, #104]
  404cbc:	bl	411050 <sqrt@plt+0xf1a0>
  404cc0:	mov	x1, x0
  404cc4:	mov	x0, x20
  404cc8:	bl	4024e4 <sqrt@plt+0x634>
  404ccc:	ldr	w8, [x19, #72]
  404cd0:	cbz	w8, 404ce4 <sqrt@plt+0x2e34>
  404cd4:	ldr	x1, [x20]
  404cd8:	mov	w0, #0xa                   	// #10
  404cdc:	bl	401aa0 <putc@plt>
  404ce0:	str	wzr, [x20, #8]
  404ce4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404ce8:	mov	w8, #0x20                  	// #32
  404cec:	mov	w9, #0xffffffff            	// #-1
  404cf0:	movi	v0.2d, #0xffffffffffffffff
  404cf4:	add	x1, x1, #0x129
  404cf8:	mov	x0, x20
  404cfc:	str	wzr, [x20, #16]
  404d00:	str	xzr, [x19, #480]
  404d04:	strb	w8, [x19, #540]
  404d08:	str	w9, [x19, #528]
  404d0c:	str	w9, [x19, #536]
  404d10:	str	d0, [x19, #520]
  404d14:	str	wzr, [x19, #2144]
  404d18:	bl	4023cc <sqrt@plt+0x51c>
  404d1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404d20:	add	x1, x1, #0x138
  404d24:	bl	402ba4 <sqrt@plt+0xcf4>
  404d28:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404d2c:	add	x1, x1, #0x13b
  404d30:	bl	4023cc <sqrt@plt+0x51c>
  404d34:	add	x20, x19, #0x1b8
  404d38:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404d3c:	add	x1, x1, #0x208
  404d40:	mov	x0, x20
  404d44:	bl	40ba38 <sqrt@plt+0x9b88>
  404d48:	cbz	w0, 404d68 <sqrt@plt+0x2eb8>
  404d4c:	mov	x0, x19
  404d50:	mov	x1, x20
  404d54:	ldp	x20, x19, [sp, #32]
  404d58:	ldr	x21, [sp, #16]
  404d5c:	mov	w2, wzr
  404d60:	ldp	x29, x30, [sp], #48
  404d64:	b	403a68 <sqrt@plt+0x1bb8>
  404d68:	ldp	x20, x19, [sp, #32]
  404d6c:	ldr	x21, [sp, #16]
  404d70:	ldp	x29, x30, [sp], #48
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-32]!
  404d7c:	str	x19, [sp, #16]
  404d80:	mov	x29, sp
  404d84:	mov	x19, x0
  404d88:	bl	403830 <sqrt@plt+0x1980>
  404d8c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404d90:	add	x1, x1, #0x208
  404d94:	mov	x0, x19
  404d98:	mov	w2, wzr
  404d9c:	bl	403a68 <sqrt@plt+0x1bb8>
  404da0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404da4:	add	x0, x19, #0x40
  404da8:	add	x1, x1, #0x148
  404dac:	bl	402ba4 <sqrt@plt+0xcf4>
  404db0:	ldr	w8, [x19, #2208]
  404db4:	cbz	w8, 404dd8 <sqrt@plt+0x2f28>
  404db8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404dbc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404dc0:	add	x1, x1, #0xd38
  404dc4:	add	x0, x0, #0x14b
  404dc8:	mov	x2, x1
  404dcc:	mov	x3, x1
  404dd0:	bl	40c880 <sqrt@plt+0xa9d0>
  404dd4:	str	wzr, [x19, #2208]
  404dd8:	ldr	x19, [sp, #16]
  404ddc:	ldp	x29, x30, [sp], #32
  404de0:	ret
  404de4:	mov	x0, x1
  404de8:	b	402db4 <sqrt@plt+0xf04>
  404dec:	stp	x29, x30, [sp, #-96]!
  404df0:	str	x27, [sp, #16]
  404df4:	stp	x26, x25, [sp, #32]
  404df8:	stp	x24, x23, [sp, #48]
  404dfc:	stp	x22, x21, [sp, #64]
  404e00:	stp	x20, x19, [sp, #80]
  404e04:	mov	x29, sp
  404e08:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  404e0c:	add	x8, x8, #0xc18
  404e10:	add	x20, x0, #0x40
  404e14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404e18:	mov	x19, x0
  404e1c:	str	x8, [x0]
  404e20:	add	x1, x1, #0x166
  404e24:	mov	x0, x20
  404e28:	bl	4023cc <sqrt@plt+0x51c>
  404e2c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404e30:	add	x1, x1, #0x1e7
  404e34:	bl	402ba4 <sqrt@plt+0xcf4>
  404e38:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404e3c:	add	x1, x1, #0x16e
  404e40:	bl	4023cc <sqrt@plt+0x51c>
  404e44:	ldr	x0, [x19, #56]
  404e48:	mov	x1, xzr
  404e4c:	mov	w2, wzr
  404e50:	bl	401e90 <fseek@plt>
  404e54:	tbz	w0, #31, 404e74 <sqrt@plt+0x2fc4>
  404e58:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  404e5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404e60:	add	x1, x1, #0xd38
  404e64:	add	x0, x0, #0x172
  404e68:	mov	x2, x1
  404e6c:	mov	x3, x1
  404e70:	bl	40c8e8 <sqrt@plt+0xaa38>
  404e74:	adrp	x21, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e78:	ldr	x1, [x21, #48]
  404e7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404e80:	add	x0, x0, #0x191
  404e84:	bl	401a10 <fputs@plt>
  404e88:	adrp	x27, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e8c:	ldr	w8, [x27, #96]
  404e90:	ldr	x1, [x21, #48]
  404e94:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  404e98:	adrp	x10, 414000 <_ZdlPvm@@Base+0x2248>
  404e9c:	add	x9, x9, #0x19d
  404ea0:	add	x10, x10, #0x1a1
  404ea4:	tst	w8, #0x8
  404ea8:	csel	x0, x10, x9, eq  // eq = none
  404eac:	bl	401a10 <fputs@plt>
  404eb0:	mov	w0, #0xa                   	// #10
  404eb4:	bl	401bb0 <putchar@plt>
  404eb8:	ldr	x8, [x21, #48]
  404ebc:	str	wzr, [x19, #72]
  404ec0:	str	x8, [x19, #64]
  404ec4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ec8:	ldrb	w8, [x8, #100]
  404ecc:	cmp	w8, #0x1
  404ed0:	b.ne	404f0c <sqrt@plt+0x305c>  // b.any
  404ed4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404ed8:	add	x1, x1, #0xf1f
  404edc:	mov	x0, x20
  404ee0:	bl	40243c <sqrt@plt+0x58c>
  404ee4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404ee8:	add	x1, x1, #0x1a5
  404eec:	bl	4024e4 <sqrt@plt+0x634>
  404ef0:	ldr	w8, [x20, #8]
  404ef4:	cbz	w8, 404f08 <sqrt@plt+0x3058>
  404ef8:	ldr	x1, [x20]
  404efc:	mov	w0, #0xa                   	// #10
  404f00:	bl	401aa0 <putc@plt>
  404f04:	str	wzr, [x20, #8]
  404f08:	str	wzr, [x20, #16]
  404f0c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404f10:	add	x1, x1, #0x1aa
  404f14:	mov	x0, x20
  404f18:	bl	40243c <sqrt@plt+0x58c>
  404f1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404f20:	add	x1, x1, #0x1b3
  404f24:	bl	4024e4 <sqrt@plt+0x634>
  404f28:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404f2c:	add	x1, x1, #0x1b9
  404f30:	bl	4024e4 <sqrt@plt+0x634>
  404f34:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f38:	ldr	x1, [x8, #32]
  404f3c:	bl	4024e4 <sqrt@plt+0x634>
  404f40:	ldr	w8, [x20, #8]
  404f44:	cbz	w8, 404f58 <sqrt@plt+0x30a8>
  404f48:	ldr	x1, [x20]
  404f4c:	mov	w0, #0xa                   	// #10
  404f50:	bl	401aa0 <putc@plt>
  404f54:	str	wzr, [x20, #8]
  404f58:	ldr	x1, [x20]
  404f5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  404f60:	add	x0, x0, #0x1c1
  404f64:	str	wzr, [x20, #16]
  404f68:	bl	401a10 <fputs@plt>
  404f6c:	bl	40c504 <sqrt@plt+0xa654>
  404f70:	str	x0, [x29, #24]
  404f74:	add	x0, x29, #0x18
  404f78:	bl	401a90 <ctime@plt>
  404f7c:	ldr	x1, [x19, #64]
  404f80:	bl	401a10 <fputs@plt>
  404f84:	ldr	x22, [x19, #8]
  404f88:	cbz	x22, 404fac <sqrt@plt+0x30fc>
  404f8c:	add	x21, x19, #0x888
  404f90:	ldr	x0, [x22]
  404f94:	bl	40db74 <sqrt@plt+0xbcc4>
  404f98:	mov	x1, x0
  404f9c:	mov	x0, x21
  404fa0:	bl	406dec <sqrt@plt+0x4f3c>
  404fa4:	ldr	x22, [x22, #8]
  404fa8:	cbnz	x22, 404f90 <sqrt@plt+0x30e0>
  404fac:	add	x21, x19, #0x888
  404fb0:	mov	x0, x21
  404fb4:	mov	x1, x20
  404fb8:	bl	40732c <sqrt@plt+0x547c>
  404fbc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404fc0:	add	x1, x1, #0x1d2
  404fc4:	mov	x0, x20
  404fc8:	bl	40243c <sqrt@plt+0x58c>
  404fcc:	ldr	w0, [x19, #104]
  404fd0:	bl	411050 <sqrt@plt+0xf1a0>
  404fd4:	mov	x1, x0
  404fd8:	mov	x0, x20
  404fdc:	bl	4024e4 <sqrt@plt+0x634>
  404fe0:	ldr	w8, [x20, #8]
  404fe4:	cbz	w8, 404ff8 <sqrt@plt+0x3148>
  404fe8:	ldr	x1, [x20]
  404fec:	mov	w0, #0xa                   	// #10
  404ff0:	bl	401aa0 <putc@plt>
  404ff4:	str	wzr, [x20, #8]
  404ff8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  404ffc:	add	x1, x1, #0x1d9
  405000:	mov	x0, x20
  405004:	str	wzr, [x20, #16]
  405008:	bl	40243c <sqrt@plt+0x58c>
  40500c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405010:	add	x1, x1, #0x1e4
  405014:	bl	4024e4 <sqrt@plt+0x634>
  405018:	ldr	w8, [x20, #8]
  40501c:	cbz	w8, 405030 <sqrt@plt+0x3180>
  405020:	ldr	x1, [x20]
  405024:	mov	w0, #0xa                   	// #10
  405028:	bl	401aa0 <putc@plt>
  40502c:	str	wzr, [x20, #8]
  405030:	str	wzr, [x20, #16]
  405034:	ldrb	w8, [x27, #96]
  405038:	tbnz	w8, #4, 405164 <sqrt@plt+0x32b4>
  40503c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405040:	ldr	d0, [x8, #104]
  405044:	fcmp	d0, #0.0
  405048:	b.eq	40505c <sqrt@plt+0x31ac>  // b.none
  40504c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  405050:	fmov	d1, x8
  405054:	fmul	d1, d0, d1
  405058:	b	405084 <sqrt@plt+0x31d4>
  40505c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405060:	ldr	w8, [x8, #3432]
  405064:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405068:	ldr	w10, [x10, #3424]
  40506c:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  405070:	fmov	d0, x9
  405074:	scvtf	d1, w8
  405078:	fmul	d0, d1, d0
  40507c:	scvtf	d1, w10
  405080:	fdiv	d1, d0, d1
  405084:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405088:	ldr	d2, [x8, #112]
  40508c:	fmov	d0, #5.000000000000000000e-01
  405090:	fadd	d1, d1, d0
  405094:	fcvtzs	w22, d1
  405098:	fcmp	d2, #0.0
  40509c:	b.eq	4050b0 <sqrt@plt+0x3200>  // b.none
  4050a0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4050a4:	fmov	d1, x8
  4050a8:	fmul	d1, d2, d1
  4050ac:	b	4050d4 <sqrt@plt+0x3224>
  4050b0:	ldr	w8, [x19, #108]
  4050b4:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4050b8:	ldr	w10, [x10, #3424]
  4050bc:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  4050c0:	fmov	d1, x9
  4050c4:	scvtf	d2, w8
  4050c8:	fmul	d1, d2, d1
  4050cc:	scvtf	d2, w10
  4050d0:	fdiv	d1, d1, d2
  4050d4:	fadd	d0, d1, d0
  4050d8:	cmp	w22, #0x1
  4050dc:	fcvtzs	w4, d0
  4050e0:	b.lt	40511c <sqrt@plt+0x326c>  // b.tstop
  4050e4:	cmp	w4, #0x1
  4050e8:	b.lt	40511c <sqrt@plt+0x326c>  // b.tstop
  4050ec:	ldr	x0, [x20]
  4050f0:	adrp	x6, 414000 <_ZdlPvm@@Base+0x2248>
  4050f4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4050f8:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2248>
  4050fc:	add	x6, x6, #0x211
  405100:	add	x1, x1, #0x1eb
  405104:	add	x2, x2, #0xbd
  405108:	mov	w3, w22
  40510c:	mov	w5, wzr
  405110:	mov	x7, x6
  405114:	bl	401a70 <fprintf@plt>
  405118:	b	405164 <sqrt@plt+0x32b4>
  40511c:	cmp	w4, #0x0
  405120:	b.gt	405140 <sqrt@plt+0x3290>
  405124:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405128:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40512c:	add	x1, x1, #0xd38
  405130:	add	x0, x0, #0x214
  405134:	mov	x2, x1
  405138:	mov	x3, x1
  40513c:	bl	40c8b4 <sqrt@plt+0xaa04>
  405140:	cmp	w22, #0x0
  405144:	b.gt	405164 <sqrt@plt+0x32b4>
  405148:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40514c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405150:	add	x1, x1, #0xd38
  405154:	add	x0, x0, #0x238
  405158:	mov	x2, x1
  40515c:	mov	x3, x1
  405160:	bl	40c8b4 <sqrt@plt+0xaa04>
  405164:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405168:	add	x1, x1, #0x248
  40516c:	mov	x0, x20
  405170:	bl	40243c <sqrt@plt+0x58c>
  405174:	adrp	x24, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405178:	ldrb	w8, [x24, #120]
  40517c:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  405180:	adrp	x10, 414000 <_ZdlPvm@@Base+0x2248>
  405184:	add	x9, x9, #0x25f
  405188:	add	x10, x10, #0x255
  40518c:	cmp	w8, #0x0
  405190:	csel	x1, x10, x9, ne  // ne = any
  405194:	bl	4024e4 <sqrt@plt+0x634>
  405198:	ldr	w8, [x20, #8]
  40519c:	cbz	w8, 4051b0 <sqrt@plt+0x3300>
  4051a0:	ldr	x1, [x20]
  4051a4:	mov	w0, #0xa                   	// #10
  4051a8:	bl	401aa0 <putc@plt>
  4051ac:	str	wzr, [x20, #8]
  4051b0:	str	wzr, [x20, #16]
  4051b4:	adrp	x23, 42a000 <_Znam@GLIBCXX_3.4>
  4051b8:	ldr	w2, [x23, #628]
  4051bc:	cmp	w2, #0x1
  4051c0:	b.eq	4051d4 <sqrt@plt+0x3324>  // b.none
  4051c4:	ldr	x0, [x20]
  4051c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4051cc:	add	x1, x1, #0x268
  4051d0:	bl	401a70 <fprintf@plt>
  4051d4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4051d8:	add	x1, x1, #0x289
  4051dc:	mov	x0, x20
  4051e0:	bl	4023cc <sqrt@plt+0x51c>
  4051e4:	ldrb	w8, [x27, #96]
  4051e8:	tbnz	w8, #4, 405224 <sqrt@plt+0x3374>
  4051ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4051f0:	add	x1, x1, #0x295
  4051f4:	mov	x0, x20
  4051f8:	bl	4023cc <sqrt@plt+0x51c>
  4051fc:	ldr	x0, [x20]
  405200:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405204:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2248>
  405208:	add	x1, x1, #0x2a3
  40520c:	add	x2, x2, #0xbd
  405210:	bl	401a70 <fprintf@plt>
  405214:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405218:	add	x1, x1, #0x2b6
  40521c:	mov	x0, x20
  405220:	bl	4023cc <sqrt@plt+0x51c>
  405224:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405228:	add	x1, x1, #0x2c2
  40522c:	mov	x0, x20
  405230:	bl	4023cc <sqrt@plt+0x51c>
  405234:	mov	x0, x21
  405238:	mov	x1, x20
  40523c:	bl	40747c <sqrt@plt+0x55cc>
  405240:	ldrb	w8, [x27, #96]
  405244:	tbnz	w8, #0, 405264 <sqrt@plt+0x33b4>
  405248:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40524c:	add	x1, x1, #0x2ce
  405250:	mov	x0, x20
  405254:	bl	4023cc <sqrt@plt+0x51c>
  405258:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40525c:	add	x1, x1, #0x2d8
  405260:	bl	4023cc <sqrt@plt+0x51c>
  405264:	mov	x0, x19
  405268:	bl	404b24 <sqrt@plt+0x2c74>
  40526c:	mov	x0, x21
  405270:	mov	x1, x20
  405274:	bl	406e0c <sqrt@plt+0x4f5c>
  405278:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40527c:	add	x1, x1, #0x2e3
  405280:	mov	x0, x20
  405284:	bl	402ba4 <sqrt@plt+0xcf4>
  405288:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40528c:	add	x1, x1, #0x2e9
  405290:	bl	402ba4 <sqrt@plt+0xcf4>
  405294:	ldr	w8, [x19, #2176]
  405298:	cmp	w8, #0x1
  40529c:	b.lt	4052a8 <sqrt@plt+0x33f8>  // b.tstop
  4052a0:	add	w8, w8, #0x32
  4052a4:	str	w8, [x19, #2176]
  4052a8:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2248>
  4052ac:	add	x22, x22, #0x2ef
  4052b0:	mov	x0, x20
  4052b4:	mov	x1, x22
  4052b8:	bl	402d20 <sqrt@plt+0xe70>
  4052bc:	ldr	w8, [x19, #2176]
  4052c0:	add	w1, w8, #0x1
  4052c4:	bl	402940 <sqrt@plt+0xa90>
  4052c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4052cc:	add	x1, x1, #0x2f4
  4052d0:	bl	402ba4 <sqrt@plt+0xcf4>
  4052d4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4052d8:	add	x1, x1, #0x34a
  4052dc:	bl	402ba4 <sqrt@plt+0xcf4>
  4052e0:	mov	x1, x22
  4052e4:	bl	402ba4 <sqrt@plt+0xcf4>
  4052e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4052ec:	add	x1, x1, #0x2e9
  4052f0:	bl	402ba4 <sqrt@plt+0xcf4>
  4052f4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4052f8:	add	x1, x1, #0xaa8
  4052fc:	bl	402d20 <sqrt@plt+0xe70>
  405300:	mov	w1, #0x7b                  	// #123
  405304:	bl	4025b8 <sqrt@plt+0x708>
  405308:	mov	w1, #0x1                   	// #1
  40530c:	bl	402a00 <sqrt@plt+0xb50>
  405310:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405314:	add	x1, x1, #0x2f9
  405318:	mov	x0, x20
  40531c:	bl	402ba4 <sqrt@plt+0xcf4>
  405320:	mov	w1, #0x7d                  	// #125
  405324:	bl	4025b8 <sqrt@plt+0x708>
  405328:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40532c:	add	x1, x1, #0x2fd
  405330:	bl	402ba4 <sqrt@plt+0xcf4>
  405334:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405338:	add	x1, x1, #0x34a
  40533c:	bl	402ba4 <sqrt@plt+0xcf4>
  405340:	ldr	w8, [x19, #2168]
  405344:	ldr	w9, [x19, #2172]
  405348:	add	x22, x19, #0x870
  40534c:	cmp	w8, w9
  405350:	b.lt	405360 <sqrt@plt+0x34b0>  // b.tstop
  405354:	mov	x0, x22
  405358:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  40535c:	ldr	w8, [x19, #2168]
  405360:	ldr	x9, [x19, #2160]
  405364:	add	w10, w8, #0x1
  405368:	str	w10, [x19, #2168]
  40536c:	mov	x0, x20
  405370:	strb	wzr, [x9, w8, sxtw]
  405374:	ldr	x1, [x19, #2160]
  405378:	bl	402350 <sqrt@plt+0x4a0>
  40537c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405380:	add	x1, x1, #0x1e7
  405384:	bl	402ba4 <sqrt@plt+0xcf4>
  405388:	ldr	w8, [x23, #628]
  40538c:	cmp	w8, #0x1
  405390:	b.eq	4053b8 <sqrt@plt+0x3508>  // b.none
  405394:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405398:	add	x1, x1, #0x302
  40539c:	mov	x0, x20
  4053a0:	bl	402d20 <sqrt@plt+0xe70>
  4053a4:	ldr	w1, [x23, #628]
  4053a8:	bl	402940 <sqrt@plt+0xa90>
  4053ac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4053b0:	add	x1, x1, #0x34a
  4053b4:	bl	402ba4 <sqrt@plt+0xcf4>
  4053b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4053bc:	add	x1, x1, #0x30a
  4053c0:	mov	x0, x20
  4053c4:	bl	402d20 <sqrt@plt+0xe70>
  4053c8:	ldr	w1, [x19, #88]
  4053cc:	bl	402940 <sqrt@plt+0xa90>
  4053d0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4053d4:	add	x1, x1, #0x34a
  4053d8:	bl	402ba4 <sqrt@plt+0xcf4>
  4053dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4053e0:	add	x1, x1, #0x30e
  4053e4:	bl	402d20 <sqrt@plt+0xe70>
  4053e8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4053ec:	ldrb	w8, [x8, #124]
  4053f0:	cmp	w8, #0x1
  4053f4:	b.ne	40540c <sqrt@plt+0x355c>  // b.any
  4053f8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4053fc:	add	x1, x1, #0x311
  405400:	mov	x0, x20
  405404:	bl	402ba4 <sqrt@plt+0xcf4>
  405408:	b	405418 <sqrt@plt+0x3568>
  40540c:	ldr	w1, [x19, #108]
  405410:	mov	x0, x20
  405414:	bl	402a00 <sqrt@plt+0xb50>
  405418:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2248>
  40541c:	add	x23, x23, #0x34a
  405420:	mov	x0, x20
  405424:	mov	x1, x23
  405428:	bl	402ba4 <sqrt@plt+0xcf4>
  40542c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405430:	add	x1, x1, #0x315
  405434:	bl	402d20 <sqrt@plt+0xe70>
  405438:	ldrb	w8, [x24, #120]
  40543c:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  405440:	adrp	x10, 414000 <_ZdlPvm@@Base+0x2248>
  405444:	add	x9, x9, #0x31d
  405448:	add	x10, x10, #0x318
  40544c:	cmp	w8, #0x0
  405450:	csel	x1, x10, x9, ne  // ne = any
  405454:	bl	402ba4 <sqrt@plt+0xcf4>
  405458:	mov	x1, x23
  40545c:	bl	402ba4 <sqrt@plt+0xcf4>
  405460:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405464:	ldrb	w8, [x8, #128]
  405468:	cmp	w8, #0x1
  40546c:	b.ne	4054d0 <sqrt@plt+0x3620>  // b.any
  405470:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405474:	add	x1, x1, #0xc5
  405478:	mov	x0, x20
  40547c:	bl	40243c <sqrt@plt+0x58c>
  405480:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405484:	add	x1, x1, #0x323
  405488:	bl	4024e4 <sqrt@plt+0x634>
  40548c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405490:	add	x1, x1, #0x32f
  405494:	bl	4024e4 <sqrt@plt+0x634>
  405498:	ldr	w8, [x20, #8]
  40549c:	cbz	w8, 4054b0 <sqrt@plt+0x3600>
  4054a0:	ldr	x1, [x20]
  4054a4:	mov	w0, #0xa                   	// #10
  4054a8:	bl	401aa0 <putc@plt>
  4054ac:	str	wzr, [x20, #8]
  4054b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4054b4:	add	x1, x1, #0x334
  4054b8:	mov	x0, x20
  4054bc:	str	wzr, [x20, #16]
  4054c0:	bl	402ba4 <sqrt@plt+0xcf4>
  4054c4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4054c8:	add	x1, x1, #0x118
  4054cc:	bl	4023cc <sqrt@plt+0x51c>
  4054d0:	mov	x0, x19
  4054d4:	bl	403e5c <sqrt@plt+0x1fac>
  4054d8:	ldr	x23, [x19, #512]
  4054dc:	cbz	x23, 40556c <sqrt@plt+0x36bc>
  4054e0:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4054e4:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2248>
  4054e8:	adrp	x26, 413000 <_ZdlPvm@@Base+0x1248>
  4054ec:	add	x24, x24, #0x93
  4054f0:	add	x25, x25, #0x7e5
  4054f4:	add	x26, x26, #0xf1a
  4054f8:	ldr	x8, [x23, #2072]
  4054fc:	mov	x0, x19
  405500:	mov	x1, x23
  405504:	str	x8, [x19, #512]
  405508:	bl	403f38 <sqrt@plt+0x2088>
  40550c:	ldr	x1, [x23, #16]
  405510:	mov	x0, x20
  405514:	bl	402d20 <sqrt@plt+0xe70>
  405518:	ldr	w2, [x23, #12]
  40551c:	mov	x0, x24
  405520:	mov	x1, x25
  405524:	bl	401b80 <sprintf@plt>
  405528:	mov	x0, x20
  40552c:	mov	x1, x24
  405530:	bl	402ba4 <sqrt@plt+0xcf4>
  405534:	ldr	x0, [x23]
  405538:	bl	40db74 <sqrt@plt+0xbcc4>
  40553c:	mov	x1, x0
  405540:	mov	x0, x20
  405544:	bl	402d20 <sqrt@plt+0xe70>
  405548:	mov	x1, x26
  40554c:	bl	402ba4 <sqrt@plt+0xcf4>
  405550:	ldr	x0, [x23, #16]
  405554:	cbz	x0, 40555c <sqrt@plt+0x36ac>
  405558:	bl	401d00 <_ZdaPv@plt>
  40555c:	mov	x0, x23
  405560:	bl	411dac <_ZdlPv@@Base>
  405564:	ldr	x23, [x19, #512]
  405568:	cbnz	x23, 4054f8 <sqrt@plt+0x3648>
  40556c:	ldr	w8, [x27, #96]
  405570:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  405574:	adrp	x10, 414000 <_ZdlPvm@@Base+0x2248>
  405578:	add	x9, x9, #0x2ce
  40557c:	add	x10, x10, #0x33b
  405580:	tst	w8, #0x1
  405584:	csel	x1, x10, x9, eq  // eq = none
  405588:	mov	x0, x20
  40558c:	bl	4023cc <sqrt@plt+0x51c>
  405590:	ldr	w8, [x19, #72]
  405594:	cbz	w8, 4055ac <sqrt@plt+0x36fc>
  405598:	ldr	x1, [x19, #64]
  40559c:	mov	w0, #0xa                   	// #10
  4055a0:	bl	401aa0 <putc@plt>
  4055a4:	str	wzr, [x19, #72]
  4055a8:	str	wzr, [x19, #80]
  4055ac:	ldr	x1, [x19, #56]
  4055b0:	mov	x0, x20
  4055b4:	bl	4022d0 <sqrt@plt+0x420>
  4055b8:	ldr	x0, [x19, #56]
  4055bc:	bl	401ac0 <fclose@plt>
  4055c0:	mov	x0, x21
  4055c4:	bl	406ccc <sqrt@plt+0x4e1c>
  4055c8:	mov	x0, x22
  4055cc:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4055d0:	add	x0, x19, #0x1b8
  4055d4:	bl	40b978 <sqrt@plt+0x9ac8>
  4055d8:	mov	x0, x19
  4055dc:	bl	40b26c <sqrt@plt+0x93bc>
  4055e0:	ldp	x20, x19, [sp, #80]
  4055e4:	ldp	x22, x21, [sp, #64]
  4055e8:	ldp	x24, x23, [sp, #48]
  4055ec:	ldp	x26, x25, [sp, #32]
  4055f0:	ldr	x27, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #96
  4055f8:	ret
  4055fc:	b	40560c <sqrt@plt+0x375c>
  405600:	b	40560c <sqrt@plt+0x375c>
  405604:	b	40560c <sqrt@plt+0x375c>
  405608:	b	40560c <sqrt@plt+0x375c>
  40560c:	mov	x20, x0
  405610:	add	x0, x19, #0x888
  405614:	bl	406ccc <sqrt@plt+0x4e1c>
  405618:	add	x0, x19, #0x870
  40561c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  405620:	add	x0, x19, #0x1b8
  405624:	bl	40b978 <sqrt@plt+0x9ac8>
  405628:	mov	x0, x19
  40562c:	bl	40b26c <sqrt@plt+0x93bc>
  405630:	mov	x0, x20
  405634:	bl	406534 <sqrt@plt+0x4684>
  405638:	stp	x29, x30, [sp, #-32]!
  40563c:	str	x19, [sp, #16]
  405640:	mov	x29, sp
  405644:	mov	x19, x0
  405648:	bl	404dec <sqrt@plt+0x2f3c>
  40564c:	mov	x0, x19
  405650:	ldr	x19, [sp, #16]
  405654:	ldp	x29, x30, [sp], #32
  405658:	b	411dac <_ZdlPv@@Base>
  40565c:	sub	sp, sp, #0x60
  405660:	stp	x29, x30, [sp, #16]
  405664:	str	x25, [sp, #32]
  405668:	stp	x24, x23, [sp, #48]
  40566c:	stp	x22, x21, [sp, #64]
  405670:	stp	x20, x19, [sp, #80]
  405674:	add	x29, sp, #0x10
  405678:	and	w8, w3, #0xff
  40567c:	cmp	w8, #0x70
  405680:	b.ne	4057e0 <sqrt@plt+0x3930>  // b.any
  405684:	mov	x19, x2
  405688:	mov	x20, x0
  40568c:	ldrb	w8, [x1]
  405690:	cmp	w8, #0xa
  405694:	b.eq	4056a0 <sqrt@plt+0x37f0>  // b.none
  405698:	cmp	w8, #0x20
  40569c:	b.ne	4056a8 <sqrt@plt+0x37f8>  // b.any
  4056a0:	add	x1, x1, #0x1
  4056a4:	b	40568c <sqrt@plt+0x37dc>
  4056a8:	add	x21, x1, #0x1
  4056ac:	and	w8, w8, #0xff
  4056b0:	cmp	w8, #0x1f
  4056b4:	b.gt	4056c8 <sqrt@plt+0x3818>
  4056b8:	cbz	w8, 405700 <sqrt@plt+0x3850>
  4056bc:	cmp	w8, #0xa
  4056c0:	b.ne	4056d8 <sqrt@plt+0x3828>  // b.any
  4056c4:	b	4056e0 <sqrt@plt+0x3830>
  4056c8:	cmp	w8, #0x20
  4056cc:	b.eq	4056e0 <sqrt@plt+0x3830>  // b.none
  4056d0:	cmp	w8, #0x3a
  4056d4:	b.eq	4056e0 <sqrt@plt+0x3830>  // b.none
  4056d8:	ldrb	w8, [x21], #1
  4056dc:	b	4056ac <sqrt@plt+0x37fc>
  4056e0:	mvn	x8, x1
  4056e4:	add	x2, x8, x21
  4056e8:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4056ec:	add	x8, x8, #0x2e6
  4056f0:	mov	x0, x1
  4056f4:	mov	x1, x8
  4056f8:	bl	401c40 <strncmp@plt>
  4056fc:	cbz	w0, 405738 <sqrt@plt+0x3888>
  405700:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405704:	add	x0, x0, #0x35e
  405708:	ldp	x20, x19, [sp, #80]
  40570c:	ldp	x22, x21, [sp, #64]
  405710:	ldp	x24, x23, [sp, #48]
  405714:	ldr	x25, [sp, #32]
  405718:	ldp	x29, x30, [sp, #16]
  40571c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405720:	add	x1, x1, #0xd38
  405724:	mov	x2, x1
  405728:	mov	x3, x1
  40572c:	add	sp, sp, #0x60
  405730:	b	40c880 <sqrt@plt+0xa9d0>
  405734:	add	x21, x21, #0x1
  405738:	ldrb	w8, [x21]
  40573c:	cmp	w8, #0x20
  405740:	b.eq	405734 <sqrt@plt+0x3884>  // b.none
  405744:	cmp	w8, #0xa
  405748:	b.eq	405734 <sqrt@plt+0x3884>  // b.none
  40574c:	mov	x10, #0x401                 	// #1025
  405750:	mov	w9, #0x1                   	// #1
  405754:	movk	x10, #0x1, lsl #32
  405758:	mov	w11, w8
  40575c:	mov	x22, x21
  405760:	and	w12, w11, #0xff
  405764:	cmp	w12, #0x20
  405768:	and	x11, x11, #0xff
  40576c:	b.hi	40577c <sqrt@plt+0x38cc>  // b.pmore
  405770:	lsl	x11, x9, x11
  405774:	tst	x11, x10
  405778:	b.ne	405784 <sqrt@plt+0x38d4>  // b.any
  40577c:	ldrb	w11, [x22, #1]!
  405780:	b	405760 <sqrt@plt+0x38b0>
  405784:	cbz	w8, 4057fc <sqrt@plt+0x394c>
  405788:	adrp	x25, 413000 <_ZdlPvm@@Base+0x1248>
  40578c:	mov	x24, xzr
  405790:	sub	x23, x22, x21
  405794:	add	x25, x25, #0xc98
  405798:	ldr	x1, [x25, x24]
  40579c:	mov	x0, x21
  4057a0:	mov	x2, x23
  4057a4:	bl	401c40 <strncmp@plt>
  4057a8:	cbz	w0, 405808 <sqrt@plt+0x3958>
  4057ac:	add	x24, x24, #0x18
  4057b0:	cmp	x24, #0xa8
  4057b4:	b.ne	405798 <sqrt@plt+0x38e8>  // b.any
  4057b8:	mov	x0, sp
  4057bc:	mov	x1, x21
  4057c0:	bl	40c630 <sqrt@plt+0xa780>
  4057c4:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4057c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4057cc:	add	x2, x2, #0xd38
  4057d0:	add	x0, x0, #0x39a
  4057d4:	mov	x1, sp
  4057d8:	mov	x3, x2
  4057dc:	bl	40c880 <sqrt@plt+0xa9d0>
  4057e0:	ldp	x20, x19, [sp, #80]
  4057e4:	ldp	x22, x21, [sp, #64]
  4057e8:	ldp	x24, x23, [sp, #48]
  4057ec:	ldr	x25, [sp, #32]
  4057f0:	ldp	x29, x30, [sp, #16]
  4057f4:	add	sp, sp, #0x60
  4057f8:	ret
  4057fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405800:	add	x0, x0, #0x382
  405804:	b	405708 <sqrt@plt+0x3858>
  405808:	mov	x0, x20
  40580c:	bl	403830 <sqrt@plt+0x1980>
  405810:	ldr	x1, [x19, #24]
  405814:	add	x0, x20, #0x1b8
  405818:	bl	40ba38 <sqrt@plt+0x9b88>
  40581c:	cbz	w0, 405830 <sqrt@plt+0x3980>
  405820:	ldr	x1, [x19, #24]
  405824:	mov	x0, x20
  405828:	mov	w2, wzr
  40582c:	bl	403a68 <sqrt@plt+0x1bb8>
  405830:	add	x8, x25, x24
  405834:	ldp	x3, x9, [x8, #8]
  405838:	mov	x1, x22
  40583c:	mov	x2, x19
  405840:	ldp	x22, x21, [sp, #64]
  405844:	add	x0, x20, x9, asr #1
  405848:	ldp	x20, x19, [sp, #80]
  40584c:	ldp	x24, x23, [sp, #48]
  405850:	ldr	x25, [sp, #32]
  405854:	ldp	x29, x30, [sp, #16]
  405858:	add	sp, sp, #0x60
  40585c:	br	x3
  405860:	stp	x29, x30, [sp, #-48]!
  405864:	str	x21, [sp, #16]
  405868:	stp	x20, x19, [sp, #32]
  40586c:	mov	x29, sp
  405870:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405874:	mov	x21, x2
  405878:	mov	x19, x0
  40587c:	sub	x20, x1, #0x1
  405880:	add	x8, x8, #0x730
  405884:	ldrb	w9, [x20, #1]!
  405888:	ldrb	w10, [x8, x9]
  40588c:	cbnz	w10, 405884 <sqrt@plt+0x39d4>
  405890:	cbz	w9, 40592c <sqrt@plt+0x3a7c>
  405894:	mov	x0, x20
  405898:	bl	405fd0 <sqrt@plt+0x4120>
  40589c:	cbnz	w0, 4058bc <sqrt@plt+0x3a0c>
  4058a0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4058a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4058a8:	add	x1, x1, #0xd38
  4058ac:	add	x0, x0, #0x3db
  4058b0:	mov	x2, x1
  4058b4:	mov	x3, x1
  4058b8:	bl	40c8b4 <sqrt@plt+0xaa04>
  4058bc:	ldr	w1, [x21, #8]
  4058c0:	add	x0, x19, #0x40
  4058c4:	bl	402a00 <sqrt@plt+0xb50>
  4058c8:	ldr	w1, [x21, #12]
  4058cc:	bl	402a00 <sqrt@plt+0xb50>
  4058d0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4058d4:	add	x1, x1, #0x41f
  4058d8:	bl	402ba4 <sqrt@plt+0xcf4>
  4058dc:	mov	x1, x20
  4058e0:	bl	402350 <sqrt@plt+0x4a0>
  4058e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4058e8:	add	x1, x1, #0x426
  4058ec:	bl	402ba4 <sqrt@plt+0xcf4>
  4058f0:	ldr	w8, [x19, #2176]
  4058f4:	movi	v0.2d, #0xffffffffffffffff
  4058f8:	mov	w9, #0xffffffff            	// #-1
  4058fc:	str	xzr, [x19, #480]
  405900:	str	d0, [x19, #520]
  405904:	str	w9, [x19, #528]
  405908:	str	w9, [x19, #536]
  40590c:	str	wzr, [x19, #2144]
  405910:	cbnz	w8, 40591c <sqrt@plt+0x3a6c>
  405914:	mov	w8, #0x1                   	// #1
  405918:	str	w8, [x19, #2176]
  40591c:	ldp	x20, x19, [sp, #32]
  405920:	ldr	x21, [sp, #16]
  405924:	ldp	x29, x30, [sp], #48
  405928:	ret
  40592c:	ldp	x20, x19, [sp, #32]
  405930:	ldr	x21, [sp, #16]
  405934:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405938:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40593c:	add	x1, x1, #0xd38
  405940:	add	x0, x0, #0x3b8
  405944:	mov	x2, x1
  405948:	mov	x3, x1
  40594c:	ldp	x29, x30, [sp], #48
  405950:	b	40c880 <sqrt@plt+0xa9d0>
  405954:	stp	x29, x30, [sp, #-48]!
  405958:	stp	x22, x21, [sp, #16]
  40595c:	stp	x20, x19, [sp, #32]
  405960:	mov	x29, sp
  405964:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405968:	mov	x19, x0
  40596c:	sub	x22, x1, #0x2
  405970:	add	x8, x8, #0x730
  405974:	ldrb	w9, [x22, #2]
  405978:	add	x22, x22, #0x1
  40597c:	ldrb	w9, [x8, x9]
  405980:	cbnz	w9, 405974 <sqrt@plt+0x3ac4>
  405984:	add	x20, x22, #0x1
  405988:	mov	x0, x20
  40598c:	bl	405fd0 <sqrt@plt+0x4120>
  405990:	cbnz	w0, 4059b0 <sqrt@plt+0x3b00>
  405994:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405998:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40599c:	add	x1, x1, #0xd38
  4059a0:	add	x0, x0, #0x44e
  4059a4:	mov	x2, x1
  4059a8:	mov	x3, x1
  4059ac:	bl	40c8b4 <sqrt@plt+0xaa04>
  4059b0:	add	x21, x19, #0x870
  4059b4:	mov	x0, x21
  4059b8:	mov	x1, x20
  4059bc:	bl	412c08 <_ZdlPvm@@Base+0xe50>
  4059c0:	ldrb	w8, [x20]
  4059c4:	cbz	w8, 405a0c <sqrt@plt+0x3b5c>
  4059c8:	mov	x0, x20
  4059cc:	bl	401a60 <strlen@plt>
  4059d0:	ldrb	w8, [x22, x0]
  4059d4:	cmp	w8, #0xa
  4059d8:	b.eq	405a0c <sqrt@plt+0x3b5c>  // b.none
  4059dc:	ldr	w8, [x19, #2168]
  4059e0:	ldr	w9, [x19, #2172]
  4059e4:	cmp	w8, w9
  4059e8:	b.lt	4059f8 <sqrt@plt+0x3b48>  // b.tstop
  4059ec:	mov	x0, x21
  4059f0:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4059f4:	ldr	w8, [x19, #2168]
  4059f8:	ldr	x9, [x19, #2160]
  4059fc:	add	w10, w8, #0x1
  405a00:	str	w10, [x19, #2168]
  405a04:	mov	w10, #0xa                   	// #10
  405a08:	strb	w10, [x9, w8, sxtw]
  405a0c:	ldr	w8, [x19, #2176]
  405a10:	add	w8, w8, #0x1
  405a14:	str	w8, [x19, #2176]
  405a18:	ldp	x20, x19, [sp, #32]
  405a1c:	ldp	x22, x21, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #48
  405a24:	ret
  405a28:	sub	sp, sp, #0x50
  405a2c:	stp	x29, x30, [sp, #16]
  405a30:	str	x23, [sp, #32]
  405a34:	stp	x22, x21, [sp, #48]
  405a38:	stp	x20, x19, [sp, #64]
  405a3c:	add	x29, sp, #0x10
  405a40:	mov	x21, x1
  405a44:	mov	x19, x0
  405a48:	add	x1, x29, #0x18
  405a4c:	mov	w2, #0xa                   	// #10
  405a50:	mov	x0, x21
  405a54:	bl	401af0 <strtol@plt>
  405a58:	ldr	x8, [x29, #24]
  405a5c:	mov	x20, x0
  405a60:	cbnz	w20, 405a88 <sqrt@plt+0x3bd8>
  405a64:	cmp	x8, x21
  405a68:	b.ne	405a88 <sqrt@plt+0x3bd8>  // b.any
  405a6c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405a70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405a74:	add	x1, x1, #0xd38
  405a78:	add	x0, x0, #0x491
  405a7c:	mov	x2, x1
  405a80:	mov	x3, x1
  405a84:	b	405b64 <sqrt@plt+0x3cb4>
  405a88:	tbnz	w20, #31, 405b40 <sqrt@plt+0x3c90>
  405a8c:	sub	x23, x8, #0x2
  405a90:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405a94:	add	x8, x8, #0x730
  405a98:	ldrb	w9, [x23, #2]
  405a9c:	add	x23, x23, #0x1
  405aa0:	ldrb	w9, [x8, x9]
  405aa4:	cbnz	w9, 405a98 <sqrt@plt+0x3be8>
  405aa8:	add	x21, x23, #0x1
  405aac:	mov	x0, x21
  405ab0:	bl	405fd0 <sqrt@plt+0x4120>
  405ab4:	cbnz	w0, 405ad4 <sqrt@plt+0x3c24>
  405ab8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405abc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405ac0:	add	x1, x1, #0xd38
  405ac4:	add	x0, x0, #0x4ea
  405ac8:	mov	x2, x1
  405acc:	mov	x3, x1
  405ad0:	bl	40c8b4 <sqrt@plt+0xaa04>
  405ad4:	add	x22, x19, #0x870
  405ad8:	mov	x0, x22
  405adc:	mov	x1, x21
  405ae0:	bl	412c08 <_ZdlPvm@@Base+0xe50>
  405ae4:	ldrb	w8, [x21]
  405ae8:	cbz	w8, 405b30 <sqrt@plt+0x3c80>
  405aec:	mov	x0, x21
  405af0:	bl	401a60 <strlen@plt>
  405af4:	ldrb	w8, [x23, x0]
  405af8:	cmp	w8, #0xa
  405afc:	b.eq	405b30 <sqrt@plt+0x3c80>  // b.none
  405b00:	ldr	w8, [x19, #2168]
  405b04:	ldr	w9, [x19, #2172]
  405b08:	cmp	w8, w9
  405b0c:	b.lt	405b1c <sqrt@plt+0x3c6c>  // b.tstop
  405b10:	mov	x0, x22
  405b14:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  405b18:	ldr	w8, [x19, #2168]
  405b1c:	ldr	x9, [x19, #2160]
  405b20:	add	w10, w8, #0x1
  405b24:	str	w10, [x19, #2168]
  405b28:	mov	w10, #0xa                   	// #10
  405b2c:	strb	w10, [x9, w8, sxtw]
  405b30:	ldr	w8, [x19, #2176]
  405b34:	add	w8, w8, w20
  405b38:	str	w8, [x19, #2176]
  405b3c:	b	405b68 <sqrt@plt+0x3cb8>
  405b40:	mov	x0, sp
  405b44:	mov	w1, w20
  405b48:	bl	40c658 <sqrt@plt+0xa7a8>
  405b4c:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405b50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405b54:	add	x2, x2, #0xd38
  405b58:	add	x0, x0, #0x4bd
  405b5c:	mov	x1, sp
  405b60:	mov	x3, x2
  405b64:	bl	40c880 <sqrt@plt+0xa9d0>
  405b68:	ldp	x20, x19, [sp, #64]
  405b6c:	ldp	x22, x21, [sp, #48]
  405b70:	ldr	x23, [sp, #32]
  405b74:	ldp	x29, x30, [sp, #16]
  405b78:	add	sp, sp, #0x50
  405b7c:	ret
  405b80:	sub	sp, sp, #0x90
  405b84:	stp	x29, x30, [sp, #48]
  405b88:	stp	x28, x27, [sp, #64]
  405b8c:	stp	x26, x25, [sp, #80]
  405b90:	stp	x24, x23, [sp, #96]
  405b94:	stp	x22, x21, [sp, #112]
  405b98:	stp	x20, x19, [sp, #128]
  405b9c:	add	x29, sp, #0x30
  405ba0:	mov	x21, x2
  405ba4:	mov	x19, x1
  405ba8:	mov	x20, x0
  405bac:	ldrb	w8, [x19]
  405bb0:	cmp	w8, #0xa
  405bb4:	b.eq	405bc0 <sqrt@plt+0x3d10>  // b.none
  405bb8:	cmp	w8, #0x20
  405bbc:	b.ne	405bc8 <sqrt@plt+0x3d18>  // b.any
  405bc0:	add	x19, x19, #0x1
  405bc4:	b	405bac <sqrt@plt+0x3cfc>
  405bc8:	add	x22, x19, #0x1
  405bcc:	ands	w8, w8, #0xff
  405bd0:	b.eq	405bf4 <sqrt@plt+0x3d44>  // b.none
  405bd4:	cmp	w8, #0xa
  405bd8:	b.eq	405bec <sqrt@plt+0x3d3c>  // b.none
  405bdc:	cmp	w8, #0x20
  405be0:	b.eq	405bec <sqrt@plt+0x3d3c>  // b.none
  405be4:	ldrb	w8, [x22], #1
  405be8:	b	405bcc <sqrt@plt+0x3d1c>
  405bec:	sturb	wzr, [x22, #-1]
  405bf0:	b	405bf8 <sqrt@plt+0x3d48>
  405bf4:	sub	x22, x22, #0x1
  405bf8:	mov	x26, xzr
  405bfc:	add	x23, sp, #0x18
  405c00:	add	x1, sp, #0x8
  405c04:	mov	w2, #0xa                   	// #10
  405c08:	mov	x0, x22
  405c0c:	bl	401af0 <strtol@plt>
  405c10:	ldr	x8, [sp, #8]
  405c14:	cbnz	x0, 405c20 <sqrt@plt+0x3d70>
  405c18:	cmp	x8, x22
  405c1c:	b.eq	405c3c <sqrt@plt+0x3d8c>  // b.none
  405c20:	add	x9, x26, #0x1
  405c24:	cmp	x9, #0x6
  405c28:	str	w0, [x23, x26, lsl #2]
  405c2c:	mov	x26, x9
  405c30:	mov	x22, x8
  405c34:	b.ne	405c00 <sqrt@plt+0x3d50>  // b.any
  405c38:	mov	x22, x8
  405c3c:	ldrb	w8, [x22]
  405c40:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405c44:	add	x9, x9, #0x230
  405c48:	ldrb	w9, [x9, x8]
  405c4c:	cbz	w9, 405c94 <sqrt@plt+0x3de4>
  405c50:	ldrb	w9, [x22, #1]
  405c54:	cmp	w9, #0x20
  405c58:	b.hi	405c94 <sqrt@plt+0x3de4>  // b.pmore
  405c5c:	mov	w10, #0x1                   	// #1
  405c60:	lsl	x9, x10, x9
  405c64:	mov	x10, #0x401                 	// #1025
  405c68:	movk	x10, #0x1, lsl #32
  405c6c:	tst	x9, x10
  405c70:	b.eq	405c94 <sqrt@plt+0x3de4>  // b.none
  405c74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405c78:	add	x0, x0, #0x52e
  405c7c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405c80:	add	x1, x1, #0xd38
  405c84:	mov	x2, x1
  405c88:	mov	x3, x1
  405c8c:	b	405cfc <sqrt@plt+0x3e4c>
  405c90:	ldrb	w8, [x22, #1]!
  405c94:	and	w9, w8, #0xff
  405c98:	cmp	w9, #0x20
  405c9c:	b.eq	405c90 <sqrt@plt+0x3de0>  // b.none
  405ca0:	cmp	w9, #0xa
  405ca4:	b.eq	405c90 <sqrt@plt+0x3de0>  // b.none
  405ca8:	cmp	w26, #0x4
  405cac:	b.hi	405cd0 <sqrt@plt+0x3e20>  // b.pmore
  405cb0:	tst	w8, #0xff
  405cb4:	b.eq	405d20 <sqrt@plt+0x3e70>  // b.none
  405cb8:	add	x0, sp, #0x8
  405cbc:	mov	x1, x22
  405cc0:	bl	40c630 <sqrt@plt+0xa780>
  405cc4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405cc8:	add	x0, x0, #0x596
  405ccc:	b	405cec <sqrt@plt+0x3e3c>
  405cd0:	tst	w8, #0xff
  405cd4:	b.eq	405d2c <sqrt@plt+0x3e7c>  // b.none
  405cd8:	add	x0, sp, #0x8
  405cdc:	mov	x1, x22
  405ce0:	bl	40c630 <sqrt@plt+0xa780>
  405ce4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405ce8:	add	x0, x0, #0x5c1
  405cec:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405cf0:	add	x2, x2, #0xd38
  405cf4:	add	x1, sp, #0x8
  405cf8:	mov	x3, x2
  405cfc:	bl	40c880 <sqrt@plt+0xa9d0>
  405d00:	ldp	x20, x19, [sp, #128]
  405d04:	ldp	x22, x21, [sp, #112]
  405d08:	ldp	x24, x23, [sp, #96]
  405d0c:	ldp	x26, x25, [sp, #80]
  405d10:	ldp	x28, x27, [sp, #64]
  405d14:	ldp	x29, x30, [sp, #48]
  405d18:	add	sp, sp, #0x90
  405d1c:	ret
  405d20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405d24:	add	x0, x0, #0x56f
  405d28:	b	405c7c <sqrt@plt+0x3dcc>
  405d2c:	ldr	w22, [sp, #40]
  405d30:	cmp	w22, #0x0
  405d34:	b.le	405d6c <sqrt@plt+0x3ebc>
  405d38:	ldp	w28, w25, [sp, #24]
  405d3c:	ldp	w9, w8, [sp, #32]
  405d40:	ldr	w24, [sp, #44]
  405d44:	cmp	w26, #0x6
  405d48:	b.ne	405d84 <sqrt@plt+0x3ed4>  // b.any
  405d4c:	cmp	w24, #0x0
  405d50:	b.gt	405d84 <sqrt@plt+0x3ed4>
  405d54:	add	x0, sp, #0x8
  405d58:	mov	w1, w24
  405d5c:	bl	40c658 <sqrt@plt+0xa7a8>
  405d60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405d64:	add	x0, x0, #0x62a
  405d68:	b	405cec <sqrt@plt+0x3e3c>
  405d6c:	add	x0, sp, #0x8
  405d70:	mov	w1, w22
  405d74:	bl	40c658 <sqrt@plt+0xa7a8>
  405d78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405d7c:	add	x0, x0, #0x5f0
  405d80:	b	405cec <sqrt@plt+0x3e3c>
  405d84:	subs	w27, w9, w28
  405d88:	b.ne	405d98 <sqrt@plt+0x3ee8>  // b.any
  405d8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405d90:	add	x0, x0, #0x665
  405d94:	b	405c7c <sqrt@plt+0x3dcc>
  405d98:	subs	w23, w8, w25
  405d9c:	b.ne	405dac <sqrt@plt+0x3efc>  // b.any
  405da0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405da4:	add	x0, x0, #0x6a2
  405da8:	b	405c7c <sqrt@plt+0x3dcc>
  405dac:	cmp	w26, #0x5
  405db0:	b.ne	405de4 <sqrt@plt+0x3f34>  // b.any
  405db4:	cmp	w27, #0x0
  405db8:	cneg	w8, w27, mi  // mi = first
  405dbc:	cmp	w23, #0x0
  405dc0:	cneg	w9, w23, mi  // mi = first
  405dc4:	scvtf	d1, w8
  405dc8:	scvtf	d2, w9
  405dcc:	scvtf	d0, w22
  405dd0:	fdiv	d1, d2, d1
  405dd4:	fmul	d0, d1, d0
  405dd8:	fmov	d1, #5.000000000000000000e-01
  405ddc:	fadd	d0, d0, d1
  405de0:	fcvtzs	w24, d0
  405de4:	ldr	w8, [x21, #12]
  405de8:	cmp	w8, w24
  405dec:	b.ge	405e0c <sqrt@plt+0x3f5c>  // b.tcont
  405df0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405df4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405df8:	add	x1, x1, #0xd38
  405dfc:	add	x0, x0, #0x6df
  405e00:	mov	x2, x1
  405e04:	mov	x3, x1
  405e08:	bl	40c8b4 <sqrt@plt+0xaa04>
  405e0c:	add	x26, x20, #0x40
  405e10:	mov	x0, x26
  405e14:	mov	w1, w28
  405e18:	bl	402940 <sqrt@plt+0xa90>
  405e1c:	mov	w1, w25
  405e20:	bl	402940 <sqrt@plt+0xa90>
  405e24:	mov	w1, w22
  405e28:	bl	402a00 <sqrt@plt+0xb50>
  405e2c:	mov	w1, w27
  405e30:	bl	402940 <sqrt@plt+0xa90>
  405e34:	neg	w1, w24
  405e38:	bl	402a00 <sqrt@plt+0xb50>
  405e3c:	mov	w1, w23
  405e40:	bl	402940 <sqrt@plt+0xa90>
  405e44:	ldr	w1, [x21, #8]
  405e48:	bl	402a00 <sqrt@plt+0xb50>
  405e4c:	ldr	w1, [x21, #12]
  405e50:	bl	402a00 <sqrt@plt+0xb50>
  405e54:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405e58:	add	x1, x1, #0x714
  405e5c:	bl	402ba4 <sqrt@plt+0xcf4>
  405e60:	add	x0, x20, #0x888
  405e64:	mov	x1, x19
  405e68:	mov	x2, x26
  405e6c:	bl	407bd8 <sqrt@plt+0x5d28>
  405e70:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405e74:	add	x1, x1, #0x1e7
  405e78:	mov	x0, x26
  405e7c:	bl	402ba4 <sqrt@plt+0xcf4>
  405e80:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405e84:	add	x1, x1, #0x71b
  405e88:	bl	402ba4 <sqrt@plt+0xcf4>
  405e8c:	b	405d00 <sqrt@plt+0x3e50>
  405e90:	stp	x29, x30, [sp, #-48]!
  405e94:	stp	x22, x21, [sp, #16]
  405e98:	stp	x20, x19, [sp, #32]
  405e9c:	mov	x29, sp
  405ea0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405ea4:	mov	x20, x2
  405ea8:	mov	x19, x0
  405eac:	add	x8, x8, #0x730
  405eb0:	ldrb	w9, [x1], #1
  405eb4:	ldrb	w10, [x8, x9]
  405eb8:	cbnz	w10, 405eb0 <sqrt@plt+0x4000>
  405ebc:	cbz	w9, 405f68 <sqrt@plt+0x40b8>
  405ec0:	mov	x9, #0x401                 	// #1025
  405ec4:	sub	x21, x1, #0x1
  405ec8:	mov	w8, #0x1                   	// #1
  405ecc:	movk	x9, #0x1, lsl #32
  405ed0:	ldrb	w10, [x1], #1
  405ed4:	cmp	w10, #0x20
  405ed8:	b.hi	405ed0 <sqrt@plt+0x4020>  // b.pmore
  405edc:	lsl	x10, x8, x10
  405ee0:	tst	x10, x9
  405ee4:	b.eq	405ed0 <sqrt@plt+0x4020>  // b.none
  405ee8:	ldr	w1, [x20, #8]
  405eec:	add	x22, x19, #0x40
  405ef0:	mov	x0, x22
  405ef4:	bl	402a00 <sqrt@plt+0xb50>
  405ef8:	ldr	w1, [x20, #12]
  405efc:	bl	402a00 <sqrt@plt+0xb50>
  405f00:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405f04:	add	x1, x1, #0x41f
  405f08:	bl	402ba4 <sqrt@plt+0xcf4>
  405f0c:	add	x0, x19, #0x888
  405f10:	mov	x1, x21
  405f14:	mov	x2, x22
  405f18:	bl	407bd8 <sqrt@plt+0x5d28>
  405f1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  405f20:	add	x1, x1, #0x426
  405f24:	mov	x0, x22
  405f28:	bl	402ba4 <sqrt@plt+0xcf4>
  405f2c:	ldr	w8, [x19, #2176]
  405f30:	movi	v0.2d, #0xffffffffffffffff
  405f34:	mov	w9, #0xffffffff            	// #-1
  405f38:	str	xzr, [x19, #480]
  405f3c:	str	d0, [x19, #520]
  405f40:	str	w9, [x19, #528]
  405f44:	str	w9, [x19, #536]
  405f48:	str	wzr, [x19, #2144]
  405f4c:	cbnz	w8, 405f58 <sqrt@plt+0x40a8>
  405f50:	mov	w8, #0x1                   	// #1
  405f54:	str	w8, [x19, #2176]
  405f58:	ldp	x20, x19, [sp, #32]
  405f5c:	ldp	x22, x21, [sp, #16]
  405f60:	ldp	x29, x30, [sp], #48
  405f64:	ret
  405f68:	ldp	x20, x19, [sp, #32]
  405f6c:	ldp	x22, x21, [sp, #16]
  405f70:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405f74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405f78:	add	x1, x1, #0xd38
  405f7c:	add	x0, x0, #0x42b
  405f80:	mov	x2, x1
  405f84:	mov	x3, x1
  405f88:	ldp	x29, x30, [sp], #48
  405f8c:	b	40c880 <sqrt@plt+0xa9d0>
  405f90:	ldr	w8, [x0, #2208]
  405f94:	add	w8, w8, #0x1
  405f98:	str	w8, [x0, #2208]
  405f9c:	ret
  405fa0:	ldr	w8, [x0, #2208]
  405fa4:	cbz	w8, 405fb4 <sqrt@plt+0x4104>
  405fa8:	sub	w8, w8, #0x1
  405fac:	str	w8, [x0, #2208]
  405fb0:	ret
  405fb4:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  405fb8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  405fbc:	add	x1, x1, #0xd38
  405fc0:	add	x0, x0, #0x720
  405fc4:	mov	x2, x1
  405fc8:	mov	x3, x1
  405fcc:	b	40c880 <sqrt@plt+0xa9d0>
  405fd0:	stp	x29, x30, [sp, #-32]!
  405fd4:	str	x19, [sp, #16]
  405fd8:	mov	x19, x0
  405fdc:	mov	x29, sp
  405fe0:	mov	w1, #0xa                   	// #10
  405fe4:	mov	x0, x19
  405fe8:	bl	401b20 <strchr@plt>
  405fec:	cbnz	x0, 405ffc <sqrt@plt+0x414c>
  405ff0:	mov	x0, x19
  405ff4:	bl	401a60 <strlen@plt>
  405ff8:	add	x0, x19, x0
  405ffc:	sub	x8, x0, x19
  406000:	cmp	x8, #0xff
  406004:	b.gt	40601c <sqrt@plt+0x416c>
  406008:	ldrb	w8, [x0], #1
  40600c:	mov	x19, x0
  406010:	cbnz	w8, 405fe0 <sqrt@plt+0x4130>
  406014:	mov	w0, #0x1                   	// #1
  406018:	b	406020 <sqrt@plt+0x4170>
  40601c:	mov	w0, wzr
  406020:	ldr	x19, [sp, #16]
  406024:	ldp	x29, x30, [sp], #32
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-32]!
  406030:	stp	x20, x19, [sp, #16]
  406034:	mov	x29, sp
  406038:	mov	w0, #0x8a8                 	// #2216
  40603c:	bl	411d08 <_Znwm@@Base>
  406040:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406044:	ldr	d0, [x8, #112]
  406048:	mov	x19, x0
  40604c:	bl	403030 <sqrt@plt+0x1180>
  406050:	mov	x0, x19
  406054:	ldp	x20, x19, [sp, #16]
  406058:	ldp	x29, x30, [sp], #32
  40605c:	ret
  406060:	mov	x20, x0
  406064:	mov	x0, x19
  406068:	bl	411dac <_ZdlPv@@Base>
  40606c:	mov	x0, x20
  406070:	bl	401e00 <_Unwind_Resume@plt>
  406074:	sub	sp, sp, #0x80
  406078:	stp	x29, x30, [sp, #32]
  40607c:	stp	x28, x27, [sp, #48]
  406080:	stp	x26, x25, [sp, #64]
  406084:	stp	x24, x23, [sp, #80]
  406088:	stp	x22, x21, [sp, #96]
  40608c:	stp	x20, x19, [sp, #112]
  406090:	add	x29, sp, #0x20
  406094:	mov	x20, x1
  406098:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  40609c:	mov	w19, w0
  4060a0:	add	x1, x1, #0x665
  4060a4:	mov	w0, #0x1                   	// #1
  4060a8:	mov	w27, #0x1                   	// #1
  4060ac:	bl	401c20 <setlocale@plt>
  4060b0:	ldr	x8, [x20]
  4060b4:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4060b8:	add	x0, sp, #0x10
  4060bc:	str	x8, [x9, #600]
  4060c0:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  4060c4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060c8:	ldr	x0, [x8, #56]
  4060cc:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060d0:	add	x1, x1, #0x81
  4060d4:	bl	401e60 <setbuf@plt>
  4060d8:	adrp	x21, 414000 <_ZdlPvm@@Base+0x2248>
  4060dc:	adrp	x22, 413000 <_ZdlPvm@@Base+0x1248>
  4060e0:	adrp	x26, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4060e4:	adrp	x25, 413000 <_ZdlPvm@@Base+0x1248>
  4060e8:	adrp	x28, 415000 <_ZdlPvm@@Base+0x3248>
  4060ec:	adrp	x24, 42a000 <_Znam@GLIBCXX_3.4>
  4060f0:	add	x21, x21, #0x743
  4060f4:	add	x22, x22, #0xd40
  4060f8:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4060fc:	add	x26, x26, #0xd38
  406100:	add	x25, x25, #0xbca
  406104:	add	x28, x28, #0xa3c
  406108:	add	x24, x24, #0x270
  40610c:	mov	w0, w19
  406110:	mov	x1, x20
  406114:	mov	x2, x21
  406118:	mov	x3, x22
  40611c:	mov	x4, xzr
  406120:	bl	410994 <sqrt@plt+0xeae4>
  406124:	cmp	w0, #0x61
  406128:	b.le	40616c <sqrt@plt+0x42bc>
  40612c:	cmp	w0, #0x75
  406130:	b.gt	40623c <sqrt@plt+0x438c>
  406134:	sub	w8, w0, #0x62
  406138:	cmp	w8, #0xe
  40613c:	b.hi	406394 <sqrt@plt+0x44e4>  // b.pmore
  406140:	adr	x9, 406150 <sqrt@plt+0x42a0>
  406144:	ldrb	w10, [x25, x8]
  406148:	add	x9, x9, x10, lsl #2
  40614c:	br	x9
  406150:	ldr	x0, [x23, #720]
  406154:	bl	401bd0 <atoi@plt>
  406158:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40615c:	str	w0, [x8, #96]
  406160:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406164:	strb	w27, [x8, #132]
  406168:	b	40610c <sqrt@plt+0x425c>
  40616c:	cmp	w0, #0x48
  406170:	b.gt	406190 <sqrt@plt+0x42e0>
  406174:	cmn	w0, #0x1
  406178:	b.eq	4063a8 <sqrt@plt+0x44f8>  // b.none
  40617c:	cmp	w0, #0x46
  406180:	b.ne	40638c <sqrt@plt+0x44dc>  // b.any
  406184:	ldr	x0, [x23, #720]
  406188:	bl	40fb30 <sqrt@plt+0xdc80>
  40618c:	b	40610c <sqrt@plt+0x425c>
  406190:	cmp	w0, #0x49
  406194:	b.eq	406364 <sqrt@plt+0x44b4>  // b.none
  406198:	cmp	w0, #0x50
  40619c:	b.ne	406394 <sqrt@plt+0x44e4>  // b.any
  4061a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4061a4:	add	x0, sp, #0x10
  4061a8:	add	x1, x1, #0x797
  4061ac:	bl	412a1c <_ZdlPvm@@Base+0xc64>
  4061b0:	ldp	w8, w9, [sp, #24]
  4061b4:	cmp	w8, w9
  4061b8:	b.lt	4061c8 <sqrt@plt+0x4318>  // b.tstop
  4061bc:	add	x0, sp, #0x10
  4061c0:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4061c4:	ldr	w8, [sp, #24]
  4061c8:	ldr	x9, [sp, #16]
  4061cc:	add	w10, w8, #0x1
  4061d0:	str	w10, [sp, #24]
  4061d4:	mov	w10, #0x3d                  	// #61
  4061d8:	strb	w10, [x9, w8, sxtw]
  4061dc:	ldr	x1, [x23, #720]
  4061e0:	add	x0, sp, #0x10
  4061e4:	bl	412c08 <_ZdlPvm@@Base+0xe50>
  4061e8:	ldp	w8, w9, [sp, #24]
  4061ec:	cmp	w8, w9
  4061f0:	b.lt	406200 <sqrt@plt+0x4350>  // b.tstop
  4061f4:	add	x0, sp, #0x10
  4061f8:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4061fc:	ldr	w8, [sp, #24]
  406200:	ldr	x9, [sp, #16]
  406204:	add	w10, w8, #0x1
  406208:	str	w10, [sp, #24]
  40620c:	strb	wzr, [x9, w8, sxtw]
  406210:	ldr	x0, [sp, #16]
  406214:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  406218:	bl	401b30 <putenv@plt>
  40621c:	cbz	w0, 40610c <sqrt@plt+0x425c>
  406220:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406224:	add	x0, x0, #0x7a6
  406228:	mov	x1, x26
  40622c:	mov	x2, x26
  406230:	mov	x3, x26
  406234:	bl	40c8e8 <sqrt@plt+0xaa38>
  406238:	b	40610c <sqrt@plt+0x425c>
  40623c:	cmp	w0, #0x77
  406240:	b.ne	406378 <sqrt@plt+0x44c8>  // b.any
  406244:	ldr	x0, [x23, #720]
  406248:	mov	x1, x28
  40624c:	mov	x2, x24
  406250:	bl	401ca0 <__isoc99_sscanf@plt>
  406254:	cmp	w0, #0x1
  406258:	b.ne	406264 <sqrt@plt+0x43b4>  // b.any
  40625c:	ldr	w8, [x24]
  406260:	tbz	w8, #31, 40610c <sqrt@plt+0x425c>
  406264:	ldr	x1, [x23, #720]
  406268:	mov	x0, sp
  40626c:	bl	40c630 <sqrt@plt+0xa780>
  406270:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406274:	mov	x1, sp
  406278:	add	x0, x0, #0x7d2
  40627c:	mov	x2, x26
  406280:	mov	x3, x26
  406284:	bl	40c880 <sqrt@plt+0xa9d0>
  406288:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40628c:	mov	w9, #0xffffffff            	// #-1
  406290:	str	w9, [x8, #624]
  406294:	b	40610c <sqrt@plt+0x425c>
  406298:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40629c:	strb	w27, [x8, #120]
  4062a0:	b	40610c <sqrt@plt+0x425c>
  4062a4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062a8:	strb	w27, [x8, #124]
  4062ac:	b	40610c <sqrt@plt+0x425c>
  4062b0:	ldr	x0, [x23, #720]
  4062b4:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  4062b8:	mov	x1, x28
  4062bc:	add	x2, x2, #0x274
  4062c0:	bl	401ca0 <__isoc99_sscanf@plt>
  4062c4:	cmp	w0, #0x1
  4062c8:	b.ne	4062e0 <sqrt@plt+0x4430>  // b.any
  4062cc:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  4062d0:	add	x8, x8, #0x274
  4062d4:	ldr	w8, [x8]
  4062d8:	cmp	w8, #0x0
  4062dc:	b.gt	40610c <sqrt@plt+0x425c>
  4062e0:	ldr	x1, [x23, #720]
  4062e4:	mov	x0, sp
  4062e8:	bl	40c630 <sqrt@plt+0xa780>
  4062ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4062f0:	mov	x1, sp
  4062f4:	add	x0, x0, #0x756
  4062f8:	mov	x2, x26
  4062fc:	mov	x3, x26
  406300:	bl	40c880 <sqrt@plt+0xa9d0>
  406304:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  406308:	str	w27, [x8, #628]
  40630c:	b	40610c <sqrt@plt+0x425c>
  406310:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406314:	strb	w27, [x8, #128]
  406318:	b	40610c <sqrt@plt+0x425c>
  40631c:	ldr	x0, [x23, #720]
  406320:	adrp	x2, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406324:	adrp	x3, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406328:	mov	x1, xzr
  40632c:	add	x2, x2, #0x70
  406330:	add	x3, x3, #0x68
  406334:	bl	40ebfc <sqrt@plt+0xcd4c>
  406338:	cbnz	w0, 40610c <sqrt@plt+0x425c>
  40633c:	ldr	x1, [x23, #720]
  406340:	mov	x0, sp
  406344:	bl	40c630 <sqrt@plt+0xa780>
  406348:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40634c:	mov	x1, sp
  406350:	add	x0, x0, #0x770
  406354:	mov	x2, x26
  406358:	mov	x3, x26
  40635c:	bl	40c880 <sqrt@plt+0xa9d0>
  406360:	b	40610c <sqrt@plt+0x425c>
  406364:	ldr	x1, [x23, #720]
  406368:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40636c:	add	x0, x0, #0x50
  406370:	bl	4122ec <_ZdlPvm@@Base+0x534>
  406374:	b	40610c <sqrt@plt+0x425c>
  406378:	cmp	w0, #0x76
  40637c:	b.eq	40641c <sqrt@plt+0x456c>  // b.none
  406380:	cmp	w0, #0x100
  406384:	b.ne	406394 <sqrt@plt+0x44e4>  // b.any
  406388:	b	406434 <sqrt@plt+0x4584>
  40638c:	cmp	w0, #0x3f
  406390:	b.eq	406458 <sqrt@plt+0x45a8>  // b.none
  406394:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  406398:	mov	w0, #0x740                 	// #1856
  40639c:	add	x1, x1, #0xdf4
  4063a0:	bl	40b8ec <sqrt@plt+0x9a3c>
  4063a4:	b	40610c <sqrt@plt+0x425c>
  4063a8:	adrp	x0, 406000 <sqrt@plt+0x4150>
  4063ac:	add	x0, x0, #0x4a4
  4063b0:	bl	40fb1c <sqrt@plt+0xdc6c>
  4063b4:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  4063b8:	ldrsw	x8, [x8, #1028]
  4063bc:	cmp	w8, w19
  4063c0:	b.ge	4063e4 <sqrt@plt+0x4534>  // b.tcont
  4063c4:	add	x20, x20, x8, lsl #3
  4063c8:	sub	w19, w19, w8
  4063cc:	ldr	x0, [x20]
  4063d0:	bl	40a8fc <sqrt@plt+0x8a4c>
  4063d4:	subs	w19, w19, #0x1
  4063d8:	add	x20, x20, #0x8
  4063dc:	b.ne	4063cc <sqrt@plt+0x451c>  // b.any
  4063e0:	b	4063f0 <sqrt@plt+0x4540>
  4063e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  4063e8:	add	x0, x0, #0x402
  4063ec:	bl	40a8fc <sqrt@plt+0x8a4c>
  4063f0:	add	x0, sp, #0x10
  4063f4:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4063f8:	ldp	x20, x19, [sp, #112]
  4063fc:	ldp	x22, x21, [sp, #96]
  406400:	ldp	x24, x23, [sp, #80]
  406404:	ldp	x26, x25, [sp, #64]
  406408:	ldp	x28, x27, [sp, #48]
  40640c:	ldp	x29, x30, [sp, #32]
  406410:	mov	w0, wzr
  406414:	add	sp, sp, #0x80
  406418:	ret
  40641c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406420:	ldr	x1, [x8, #32]
  406424:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406428:	add	x0, x0, #0x7b4
  40642c:	bl	401ea0 <printf@plt>
  406430:	b	406450 <sqrt@plt+0x45a0>
  406434:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406438:	ldr	x0, [x8, #48]
  40643c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  406440:	ldr	x2, [x8, #600]
  406444:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  406448:	add	x1, x1, #0x81b
  40644c:	bl	401a70 <fprintf@plt>
  406450:	mov	w0, wzr
  406454:	bl	401df0 <exit@plt>
  406458:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40645c:	ldr	x0, [x8, #56]
  406460:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  406464:	ldr	x2, [x8, #600]
  406468:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40646c:	add	x1, x1, #0x81b
  406470:	bl	401a70 <fprintf@plt>
  406474:	mov	w0, #0x1                   	// #1
  406478:	bl	401df0 <exit@plt>
  40647c:	b	406490 <sqrt@plt+0x45e0>
  406480:	b	406490 <sqrt@plt+0x45e0>
  406484:	b	406490 <sqrt@plt+0x45e0>
  406488:	b	406490 <sqrt@plt+0x45e0>
  40648c:	b	406490 <sqrt@plt+0x45e0>
  406490:	mov	x19, x0
  406494:	add	x0, sp, #0x10
  406498:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40649c:	mov	x0, x19
  4064a0:	bl	401e00 <_Unwind_Resume@plt>
  4064a4:	stp	x29, x30, [sp, #-48]!
  4064a8:	str	x21, [sp, #16]
  4064ac:	stp	x20, x19, [sp, #32]
  4064b0:	mov	x29, sp
  4064b4:	mov	x19, x1
  4064b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4064bc:	add	x1, x1, #0x7ee
  4064c0:	mov	w20, w3
  4064c4:	mov	x21, x2
  4064c8:	bl	401d40 <strcmp@plt>
  4064cc:	cbz	w0, 4064e0 <sqrt@plt+0x4630>
  4064d0:	ldp	x20, x19, [sp, #32]
  4064d4:	ldr	x21, [sp, #16]
  4064d8:	ldp	x29, x30, [sp], #48
  4064dc:	ret
  4064e0:	cbz	x19, 406504 <sqrt@plt+0x4654>
  4064e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4064e8:	ldrb	w8, [x8, #132]
  4064ec:	tbnz	w8, #0, 4064d0 <sqrt@plt+0x4620>
  4064f0:	mov	x0, x19
  4064f4:	bl	401bd0 <atoi@plt>
  4064f8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064fc:	str	w0, [x8, #96]
  406500:	b	4064d0 <sqrt@plt+0x4620>
  406504:	mov	x0, x21
  406508:	mov	w1, w20
  40650c:	ldp	x20, x19, [sp, #32]
  406510:	ldr	x21, [sp, #16]
  406514:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406518:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2248>
  40651c:	add	x3, x3, #0xd38
  406520:	add	x2, x2, #0x7f5
  406524:	mov	x4, x3
  406528:	mov	x5, x3
  40652c:	ldp	x29, x30, [sp], #48
  406530:	b	40c91c <sqrt@plt+0xaa6c>
  406534:	str	x30, [sp, #-16]!
  406538:	bl	401a80 <__cxa_begin_catch@plt>
  40653c:	bl	401a40 <_ZSt9terminatev@plt>
  406540:	stp	x29, x30, [sp, #-64]!
  406544:	stp	x24, x23, [sp, #16]
  406548:	stp	x22, x21, [sp, #32]
  40654c:	stp	x20, x19, [sp, #48]
  406550:	mov	x29, sp
  406554:	add	x19, x0, #0x10
  406558:	mov	x20, x0
  40655c:	str	xzr, [x0]
  406560:	str	w1, [x0, #8]
  406564:	mov	x0, x19
  406568:	mov	w24, w4
  40656c:	mov	x22, x3
  406570:	mov	x23, x2
  406574:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  406578:	add	x21, x20, #0x28
  40657c:	str	wzr, [x20, #32]
  406580:	mov	x0, x21
  406584:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  406588:	mov	w8, #0xffffffff            	// #-1
  40658c:	str	w24, [x20, #56]
  406590:	str	xzr, [x20, #64]
  406594:	str	w8, [x20, #72]
  406598:	mov	x0, x19
  40659c:	mov	x1, x23
  4065a0:	bl	412af0 <_ZdlPvm@@Base+0xd38>
  4065a4:	mov	x0, x21
  4065a8:	mov	x1, x22
  4065ac:	bl	412af0 <_ZdlPvm@@Base+0xd38>
  4065b0:	ldr	w8, [x20, #8]
  4065b4:	cmp	w8, #0x3
  4065b8:	b.ne	4065f4 <sqrt@plt+0x4744>  // b.any
  4065bc:	mov	x0, x19
  4065c0:	mov	w1, wzr
  4065c4:	bl	413034 <_ZdlPvm@@Base+0x127c>
  4065c8:	tbnz	w0, #31, 4065e8 <sqrt@plt+0x4738>
  4065cc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4065d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4065d4:	add	x1, x1, #0xd38
  4065d8:	add	x0, x0, #0xa7c
  4065dc:	mov	x2, x1
  4065e0:	mov	x3, x1
  4065e4:	bl	40c880 <sqrt@plt+0xa9d0>
  4065e8:	mov	x0, x19
  4065ec:	bl	413074 <_ZdlPvm@@Base+0x12bc>
  4065f0:	str	x0, [x20, #64]
  4065f4:	ldp	x20, x19, [sp, #48]
  4065f8:	ldp	x22, x21, [sp, #32]
  4065fc:	ldp	x24, x23, [sp, #16]
  406600:	ldp	x29, x30, [sp], #64
  406604:	ret
  406608:	mov	x20, x0
  40660c:	b	40661c <sqrt@plt+0x476c>
  406610:	mov	x20, x0
  406614:	mov	x0, x21
  406618:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40661c:	mov	x0, x19
  406620:	bl	412960 <_ZdlPvm@@Base+0xba8>
  406624:	mov	x0, x20
  406628:	bl	401e00 <_Unwind_Resume@plt>
  40662c:	stp	x29, x30, [sp, #-32]!
  406630:	str	x19, [sp, #16]
  406634:	mov	x19, x0
  406638:	ldr	x0, [x0, #64]
  40663c:	mov	x29, sp
  406640:	bl	401b00 <free@plt>
  406644:	add	x0, x19, #0x28
  406648:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40664c:	add	x0, x19, #0x10
  406650:	ldr	x19, [sp, #16]
  406654:	ldp	x29, x30, [sp], #32
  406658:	b	412960 <_ZdlPvm@@Base+0xba8>
  40665c:	stp	x29, x30, [sp, #-32]!
  406660:	stp	x20, x19, [sp, #16]
  406664:	mov	x29, sp
  406668:	ldr	w8, [x0, #8]
  40666c:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  406670:	add	x9, x9, #0x398
  406674:	mov	x19, x0
  406678:	ldr	x0, [x9, x8, lsl #3]
  40667c:	mov	x20, x1
  406680:	bl	401a10 <fputs@plt>
  406684:	mov	w0, #0x20                  	// #32
  406688:	mov	x1, x20
  40668c:	bl	401aa0 <putc@plt>
  406690:	add	x0, x19, #0x10
  406694:	mov	x1, x20
  406698:	bl	4066e8 <sqrt@plt+0x4838>
  40669c:	ldr	w8, [x19, #8]
  4066a0:	cmp	w8, #0x2
  4066a4:	b.ne	4066dc <sqrt@plt+0x482c>  // b.any
  4066a8:	mov	w0, #0x20                  	// #32
  4066ac:	mov	x1, x20
  4066b0:	bl	401aa0 <putc@plt>
  4066b4:	add	x0, x19, #0x28
  4066b8:	mov	x1, x20
  4066bc:	bl	4066e8 <sqrt@plt+0x4838>
  4066c0:	ldr	w2, [x19, #56]
  4066c4:	mov	x0, x20
  4066c8:	ldp	x20, x19, [sp, #16]
  4066cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4066d0:	add	x1, x1, #0xaa6
  4066d4:	ldp	x29, x30, [sp], #32
  4066d8:	b	401a70 <fprintf@plt>
  4066dc:	ldp	x20, x19, [sp, #16]
  4066e0:	ldp	x29, x30, [sp], #32
  4066e4:	ret
  4066e8:	stp	x29, x30, [sp, #-96]!
  4066ec:	stp	x28, x27, [sp, #16]
  4066f0:	stp	x26, x25, [sp, #32]
  4066f4:	stp	x24, x23, [sp, #48]
  4066f8:	stp	x22, x21, [sp, #64]
  4066fc:	stp	x20, x19, [sp, #80]
  406700:	mov	x29, sp
  406704:	ldr	x27, [x0]
  406708:	ldr	w28, [x0, #8]
  40670c:	mov	x19, x1
  406710:	ldrb	w8, [x27]
  406714:	cmp	w8, #0x28
  406718:	b.eq	406750 <sqrt@plt+0x48a0>  // b.none
  40671c:	cmp	w28, #0x1
  406720:	b.lt	4068d0 <sqrt@plt+0x4a20>  // b.tstop
  406724:	sub	w9, w8, #0x21
  406728:	cmp	w9, #0x5d
  40672c:	b.hi	406750 <sqrt@plt+0x48a0>  // b.pmore
  406730:	sub	x9, x28, #0x1
  406734:	add	x10, x27, #0x1
  406738:	cbz	x9, 4068d0 <sqrt@plt+0x4a20>
  40673c:	ldrb	w11, [x10], #1
  406740:	sub	x9, x9, #0x1
  406744:	sub	w11, w11, #0x21
  406748:	cmp	w11, #0x5e
  40674c:	b.cc	406738 <sqrt@plt+0x4888>  // b.lo, b.ul, b.last
  406750:	cmp	w28, #0x0
  406754:	b.le	4068a0 <sqrt@plt+0x49f0>
  406758:	mov	w21, wzr
  40675c:	add	x9, x27, #0x1
  406760:	sub	x10, x28, #0x1
  406764:	and	w8, w8, #0xff
  406768:	cmp	w8, #0x29
  40676c:	b.eq	406780 <sqrt@plt+0x48d0>  // b.none
  406770:	cmp	w8, #0x28
  406774:	b.ne	406788 <sqrt@plt+0x48d8>  // b.any
  406778:	add	w21, w21, #0x1
  40677c:	b	406788 <sqrt@plt+0x48d8>
  406780:	subs	w21, w21, #0x1
  406784:	b.lt	406798 <sqrt@plt+0x48e8>  // b.tstop
  406788:	cbz	x10, 406798 <sqrt@plt+0x48e8>
  40678c:	ldrb	w8, [x9], #1
  406790:	sub	x10, x10, #0x1
  406794:	b	406764 <sqrt@plt+0x48b4>
  406798:	mov	w0, #0x28                  	// #40
  40679c:	mov	x1, x19
  4067a0:	bl	401aa0 <putc@plt>
  4067a4:	cmp	w28, #0x1
  4067a8:	b.lt	4068ac <sqrt@plt+0x49fc>  // b.tstop
  4067ac:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2248>
  4067b0:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2248>
  4067b4:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2248>
  4067b8:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2248>
  4067bc:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2248>
  4067c0:	adrp	x26, 414000 <_ZdlPvm@@Base+0x2248>
  4067c4:	add	x20, x20, #0x878
  4067c8:	add	x22, x22, #0xfeb
  4067cc:	add	x23, x23, #0xfe8
  4067d0:	add	x24, x24, #0xfe2
  4067d4:	add	x25, x25, #0xfee
  4067d8:	add	x26, x26, #0xfe5
  4067dc:	ldrb	w2, [x27]
  4067e0:	sub	w8, w2, #0x8
  4067e4:	cmp	w8, #0x5
  4067e8:	b.hi	406804 <sqrt@plt+0x4954>  // b.pmore
  4067ec:	adr	x9, 4067fc <sqrt@plt+0x494c>
  4067f0:	ldrb	w10, [x20, x8]
  4067f4:	add	x9, x9, x10, lsl #2
  4067f8:	br	x9
  4067fc:	mov	x0, x22
  406800:	b	406888 <sqrt@plt+0x49d8>
  406804:	sub	w8, w2, #0x28
  406808:	cmp	w8, #0x2
  40680c:	b.cs	406828 <sqrt@plt+0x4978>  // b.hs, b.nlast
  406810:	cbz	w21, 40685c <sqrt@plt+0x49ac>
  406814:	mov	w0, #0x5c                  	// #92
  406818:	mov	x1, x19
  40681c:	bl	401aa0 <putc@plt>
  406820:	ldrb	w2, [x27]
  406824:	b	40685c <sqrt@plt+0x49ac>
  406828:	cmp	w2, #0x5c
  40682c:	b.ne	40683c <sqrt@plt+0x498c>  // b.any
  406830:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406834:	add	x0, x0, #0xfdf
  406838:	b	406888 <sqrt@plt+0x49d8>
  40683c:	sub	w8, w2, #0x20
  406840:	cmp	w8, #0x5f
  406844:	b.cc	40685c <sqrt@plt+0x49ac>  // b.lo, b.ul, b.last
  406848:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1248>
  40684c:	mov	x0, x19
  406850:	add	x1, x1, #0xe12
  406854:	bl	401a70 <fprintf@plt>
  406858:	b	406890 <sqrt@plt+0x49e0>
  40685c:	mov	w0, w2
  406860:	mov	x1, x19
  406864:	bl	401aa0 <putc@plt>
  406868:	b	406890 <sqrt@plt+0x49e0>
  40686c:	mov	x0, x23
  406870:	b	406888 <sqrt@plt+0x49d8>
  406874:	mov	x0, x24
  406878:	b	406888 <sqrt@plt+0x49d8>
  40687c:	mov	x0, x25
  406880:	b	406888 <sqrt@plt+0x49d8>
  406884:	mov	x0, x26
  406888:	mov	x1, x19
  40688c:	bl	401a10 <fputs@plt>
  406890:	subs	x28, x28, #0x1
  406894:	add	x27, x27, #0x1
  406898:	b.ne	4067dc <sqrt@plt+0x492c>  // b.any
  40689c:	b	4068ac <sqrt@plt+0x49fc>
  4068a0:	mov	w0, #0x28                  	// #40
  4068a4:	mov	x1, x19
  4068a8:	bl	401aa0 <putc@plt>
  4068ac:	mov	x1, x19
  4068b0:	ldp	x20, x19, [sp, #80]
  4068b4:	ldp	x22, x21, [sp, #64]
  4068b8:	ldp	x24, x23, [sp, #48]
  4068bc:	ldp	x26, x25, [sp, #32]
  4068c0:	ldp	x28, x27, [sp, #16]
  4068c4:	mov	w0, #0x29                  	// #41
  4068c8:	ldp	x29, x30, [sp], #96
  4068cc:	b	401aa0 <putc@plt>
  4068d0:	mov	x1, x19
  4068d4:	ldp	x20, x19, [sp, #80]
  4068d8:	ldp	x22, x21, [sp, #64]
  4068dc:	ldp	x24, x23, [sp, #48]
  4068e0:	ldp	x26, x25, [sp, #32]
  4068e4:	ldp	x28, x27, [sp, #16]
  4068e8:	ldp	x29, x30, [sp], #96
  4068ec:	b	4131e8 <_ZdlPvm@@Base+0x1430>
  4068f0:	sub	sp, sp, #0x40
  4068f4:	stp	x29, x30, [sp, #32]
  4068f8:	str	x19, [sp, #48]
  4068fc:	add	x29, sp, #0x20
  406900:	mov	x19, x0
  406904:	str	xzr, [x0]
  406908:	str	xzr, [x0, #16]
  40690c:	bl	4069b8 <sqrt@plt+0x4b08>
  406910:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  406914:	add	x1, x1, #0x2e3
  406918:	add	x0, sp, #0x10
  40691c:	bl	412844 <_ZdlPvm@@Base+0xa8c>
  406920:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406924:	add	x0, x0, #0x18
  406928:	add	x1, x29, #0x1c
  40692c:	bl	406af8 <sqrt@plt+0x4c48>
  406930:	cbnz	w0, 406938 <sqrt@plt+0x4a88>
  406934:	str	wzr, [x29, #28]
  406938:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40693c:	ldr	x1, [x8, #16]
  406940:	mov	x0, sp
  406944:	bl	412844 <_ZdlPvm@@Base+0xa8c>
  406948:	ldr	w4, [x29, #28]
  40694c:	add	x2, sp, #0x10
  406950:	mov	x3, sp
  406954:	mov	w1, #0x2                   	// #2
  406958:	mov	x0, x19
  40695c:	bl	406bbc <sqrt@plt+0x4d0c>
  406960:	str	x0, [x19, #8]
  406964:	ldr	w8, [x0, #32]
  406968:	orr	w8, w8, #0x2
  40696c:	str	w8, [x0, #32]
  406970:	mov	x0, sp
  406974:	bl	412960 <_ZdlPvm@@Base+0xba8>
  406978:	add	x0, sp, #0x10
  40697c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  406980:	ldr	x19, [sp, #48]
  406984:	ldp	x29, x30, [sp, #32]
  406988:	add	sp, sp, #0x40
  40698c:	ret
  406990:	mov	x19, x0
  406994:	mov	x0, sp
  406998:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40699c:	b	4069a8 <sqrt@plt+0x4af8>
  4069a0:	b	4069a4 <sqrt@plt+0x4af4>
  4069a4:	mov	x19, x0
  4069a8:	add	x0, sp, #0x10
  4069ac:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4069b0:	mov	x0, x19
  4069b4:	bl	401e00 <_Unwind_Resume@plt>
  4069b8:	stp	x29, x30, [sp, #-96]!
  4069bc:	str	x28, [sp, #16]
  4069c0:	stp	x26, x25, [sp, #32]
  4069c4:	stp	x24, x23, [sp, #48]
  4069c8:	stp	x22, x21, [sp, #64]
  4069cc:	stp	x20, x19, [sp, #80]
  4069d0:	mov	x29, sp
  4069d4:	sub	sp, sp, #0x200
  4069d8:	mov	x19, x0
  4069dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4069e0:	add	x0, x0, #0xee8
  4069e4:	add	x1, x29, #0x18
  4069e8:	str	xzr, [x29, #24]
  4069ec:	bl	40fb44 <sqrt@plt+0xdc94>
  4069f0:	mov	x20, x0
  4069f4:	cbnz	x0, 406a14 <sqrt@plt+0x4b64>
  4069f8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4069fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406a00:	add	x1, x1, #0xd38
  406a04:	add	x0, x0, #0xef1
  406a08:	mov	x2, x1
  406a0c:	mov	x3, x1
  406a10:	bl	40c8e8 <sqrt@plt+0xaa38>
  406a14:	mov	x0, sp
  406a18:	mov	w1, #0x200                 	// #512
  406a1c:	mov	x2, x20
  406a20:	bl	401d50 <fgets@plt>
  406a24:	cbz	x0, 406ac8 <sqrt@plt+0x4c18>
  406a28:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2248>
  406a2c:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2248>
  406a30:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406a34:	mov	w21, #0x1                   	// #1
  406a38:	add	x22, x22, #0xf07
  406a3c:	add	x23, x23, #0xf0c
  406a40:	add	x24, x24, #0xd38
  406a44:	mov	x0, sp
  406a48:	mov	x1, x22
  406a4c:	bl	401b70 <strtok@plt>
  406a50:	cbz	x0, 406ab0 <sqrt@plt+0x4c00>
  406a54:	ldrb	w8, [x0]
  406a58:	mov	x25, x0
  406a5c:	cmp	w8, #0x23
  406a60:	b.eq	406ab0 <sqrt@plt+0x4c00>  // b.none
  406a64:	mov	x0, xzr
  406a68:	mov	x1, x22
  406a6c:	bl	401b70 <strtok@plt>
  406a70:	mov	x26, x0
  406a74:	cbnz	x0, 406a94 <sqrt@plt+0x4be4>
  406a78:	ldr	x0, [x29, #24]
  406a7c:	mov	w1, w21
  406a80:	mov	x2, x23
  406a84:	mov	x3, x24
  406a88:	mov	x4, x24
  406a8c:	mov	x5, x24
  406a90:	bl	40cad4 <sqrt@plt+0xac24>
  406a94:	mov	x0, x26
  406a98:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  406a9c:	mov	x26, x0
  406aa0:	mov	x0, x19
  406aa4:	mov	x1, x25
  406aa8:	bl	406d10 <sqrt@plt+0x4e60>
  406aac:	str	x26, [x0, #64]
  406ab0:	mov	x0, sp
  406ab4:	mov	w1, #0x200                 	// #512
  406ab8:	mov	x2, x20
  406abc:	bl	401d50 <fgets@plt>
  406ac0:	add	w21, w21, #0x1
  406ac4:	cbnz	x0, 406a44 <sqrt@plt+0x4b94>
  406ac8:	ldr	x0, [x29, #24]
  406acc:	bl	401b00 <free@plt>
  406ad0:	mov	x0, x20
  406ad4:	bl	401ac0 <fclose@plt>
  406ad8:	add	sp, sp, #0x200
  406adc:	ldp	x20, x19, [sp, #80]
  406ae0:	ldp	x22, x21, [sp, #64]
  406ae4:	ldp	x24, x23, [sp, #48]
  406ae8:	ldp	x26, x25, [sp, #32]
  406aec:	ldr	x28, [sp, #16]
  406af0:	ldp	x29, x30, [sp], #96
  406af4:	ret
  406af8:	stp	x29, x30, [sp, #-48]!
  406afc:	str	x21, [sp, #16]
  406b00:	stp	x20, x19, [sp, #32]
  406b04:	mov	x29, sp
  406b08:	ldr	x21, [x0]
  406b0c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406b10:	add	x9, x9, #0xa9
  406b14:	mov	x20, x0
  406b18:	ldrb	w8, [x21]
  406b1c:	mov	x19, x1
  406b20:	ldrb	w10, [x9, x8]
  406b24:	cbz	w10, 406b40 <sqrt@plt+0x4c90>
  406b28:	add	x10, x21, #0x1
  406b2c:	str	x10, [x20]
  406b30:	ldrb	w8, [x10], #1
  406b34:	ldrb	w11, [x9, x8]
  406b38:	cbnz	w11, 406b2c <sqrt@plt+0x4c7c>
  406b3c:	sub	x21, x10, #0x1
  406b40:	cbz	w8, 406b68 <sqrt@plt+0x4cb8>
  406b44:	mov	w2, #0xa                   	// #10
  406b48:	mov	x0, x21
  406b4c:	mov	x1, x20
  406b50:	bl	401af0 <strtol@plt>
  406b54:	cbz	x0, 406b74 <sqrt@plt+0x4cc4>
  406b58:	tbz	x0, #63, 406b80 <sqrt@plt+0x4cd0>
  406b5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406b60:	add	x0, x0, #0xf62
  406b64:	b	406b94 <sqrt@plt+0x4ce4>
  406b68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406b6c:	add	x0, x0, #0xf42
  406b70:	b	406b94 <sqrt@plt+0x4ce4>
  406b74:	ldr	x8, [x20]
  406b78:	cmp	x8, x21
  406b7c:	b.eq	406b8c <sqrt@plt+0x4cdc>  // b.none
  406b80:	str	w0, [x19]
  406b84:	mov	w0, #0x1                   	// #1
  406b88:	b	406bac <sqrt@plt+0x4cfc>
  406b8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  406b90:	add	x0, x0, #0xf53
  406b94:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406b98:	add	x1, x1, #0xd38
  406b9c:	mov	x2, x1
  406ba0:	mov	x3, x1
  406ba4:	bl	40c880 <sqrt@plt+0xa9d0>
  406ba8:	mov	w0, wzr
  406bac:	ldp	x20, x19, [sp, #32]
  406bb0:	ldr	x21, [sp, #16]
  406bb4:	ldp	x29, x30, [sp], #48
  406bb8:	ret
  406bbc:	stp	x29, x30, [sp, #-96]!
  406bc0:	stp	x28, x27, [sp, #16]
  406bc4:	stp	x26, x25, [sp, #32]
  406bc8:	stp	x24, x23, [sp, #48]
  406bcc:	stp	x22, x21, [sp, #64]
  406bd0:	stp	x20, x19, [sp, #80]
  406bd4:	mov	x29, sp
  406bd8:	ldr	x19, [x0, #16]
  406bdc:	mov	w21, w4
  406be0:	mov	x22, x3
  406be4:	mov	x23, x2
  406be8:	mov	x20, x0
  406bec:	mov	w24, w1
  406bf0:	cbz	x19, 406c6c <sqrt@plt+0x4dbc>
  406bf4:	ldrsw	x25, [x23, #8]
  406bf8:	ldr	x26, [x23]
  406bfc:	ldrsw	x27, [x22, #8]
  406c00:	ldr	x28, [x22]
  406c04:	ldr	w8, [x19, #8]
  406c08:	cmp	w8, w24
  406c0c:	b.ne	406c64 <sqrt@plt+0x4db4>  // b.any
  406c10:	ldr	w8, [x19, #24]
  406c14:	cmp	w8, w25
  406c18:	b.ne	406c64 <sqrt@plt+0x4db4>  // b.any
  406c1c:	cbz	w25, 406c34 <sqrt@plt+0x4d84>
  406c20:	ldr	x0, [x19, #16]
  406c24:	mov	x1, x26
  406c28:	mov	x2, x25
  406c2c:	bl	401e70 <bcmp@plt>
  406c30:	cbnz	w0, 406c64 <sqrt@plt+0x4db4>
  406c34:	ldr	w8, [x19, #48]
  406c38:	cmp	w8, w27
  406c3c:	b.ne	406c64 <sqrt@plt+0x4db4>  // b.any
  406c40:	cbz	w27, 406c58 <sqrt@plt+0x4da8>
  406c44:	ldr	x0, [x19, #40]
  406c48:	mov	x1, x28
  406c4c:	mov	x2, x27
  406c50:	bl	401e70 <bcmp@plt>
  406c54:	cbnz	w0, 406c64 <sqrt@plt+0x4db4>
  406c58:	ldr	w8, [x19, #56]
  406c5c:	cmp	w8, w21
  406c60:	b.eq	406c98 <sqrt@plt+0x4de8>  // b.none
  406c64:	ldr	x19, [x19]
  406c68:	cbnz	x19, 406c04 <sqrt@plt+0x4d54>
  406c6c:	mov	w0, #0x50                  	// #80
  406c70:	bl	411d08 <_Znwm@@Base>
  406c74:	mov	x19, x0
  406c78:	mov	w1, w24
  406c7c:	mov	x2, x23
  406c80:	mov	x3, x22
  406c84:	mov	w4, w21
  406c88:	bl	406540 <sqrt@plt+0x4690>
  406c8c:	ldr	x8, [x20, #16]
  406c90:	str	x8, [x19]
  406c94:	str	x19, [x20, #16]
  406c98:	mov	x0, x19
  406c9c:	ldp	x20, x19, [sp, #80]
  406ca0:	ldp	x22, x21, [sp, #64]
  406ca4:	ldp	x24, x23, [sp, #48]
  406ca8:	ldp	x26, x25, [sp, #32]
  406cac:	ldp	x28, x27, [sp, #16]
  406cb0:	ldp	x29, x30, [sp], #96
  406cb4:	ret
  406cb8:	mov	x20, x0
  406cbc:	mov	x0, x19
  406cc0:	bl	411dac <_ZdlPv@@Base>
  406cc4:	mov	x0, x20
  406cc8:	bl	401e00 <_Unwind_Resume@plt>
  406ccc:	stp	x29, x30, [sp, #-32]!
  406cd0:	stp	x20, x19, [sp, #16]
  406cd4:	ldr	x20, [x0, #16]
  406cd8:	mov	x29, sp
  406cdc:	cbz	x20, 406d04 <sqrt@plt+0x4e54>
  406ce0:	mov	x19, x0
  406ce4:	ldr	x8, [x20]
  406ce8:	mov	x0, x20
  406cec:	str	x8, [x19, #16]
  406cf0:	bl	40662c <sqrt@plt+0x477c>
  406cf4:	mov	x0, x20
  406cf8:	bl	411dac <_ZdlPv@@Base>
  406cfc:	ldr	x20, [x19, #16]
  406d00:	cbnz	x20, 406ce4 <sqrt@plt+0x4e34>
  406d04:	ldp	x20, x19, [sp, #16]
  406d08:	ldp	x29, x30, [sp], #32
  406d0c:	ret
  406d10:	sub	sp, sp, #0x40
  406d14:	stp	x29, x30, [sp, #16]
  406d18:	str	x21, [sp, #32]
  406d1c:	stp	x20, x19, [sp, #48]
  406d20:	add	x29, sp, #0x10
  406d24:	ldr	x19, [x0, #16]
  406d28:	mov	x20, x0
  406d2c:	mov	x21, x1
  406d30:	cbz	x19, 406d6c <sqrt@plt+0x4ebc>
  406d34:	ldr	w8, [x19, #8]
  406d38:	cbnz	w8, 406d64 <sqrt@plt+0x4eb4>
  406d3c:	mov	x0, x21
  406d40:	bl	401a60 <strlen@plt>
  406d44:	ldrsw	x8, [x19, #24]
  406d48:	cmp	x0, x8
  406d4c:	b.ne	406d64 <sqrt@plt+0x4eb4>  // b.any
  406d50:	ldr	x1, [x19, #16]
  406d54:	mov	x2, x0
  406d58:	mov	x0, x21
  406d5c:	bl	401e70 <bcmp@plt>
  406d60:	cbz	w0, 406db0 <sqrt@plt+0x4f00>
  406d64:	ldr	x19, [x19]
  406d68:	cbnz	x19, 406d34 <sqrt@plt+0x4e84>
  406d6c:	mov	x0, sp
  406d70:	mov	x1, x21
  406d74:	bl	412844 <_ZdlPvm@@Base+0xa8c>
  406d78:	mov	w0, #0x50                  	// #80
  406d7c:	bl	411d08 <_Znwm@@Base>
  406d80:	mov	x19, x0
  406d84:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  406d88:	add	x3, x3, #0x1b0
  406d8c:	mov	x2, sp
  406d90:	mov	w1, wzr
  406d94:	mov	w4, wzr
  406d98:	bl	406540 <sqrt@plt+0x4690>
  406d9c:	ldr	x8, [x20, #16]
  406da0:	mov	x0, sp
  406da4:	str	x8, [x19]
  406da8:	str	x19, [x20, #16]
  406dac:	bl	412960 <_ZdlPvm@@Base+0xba8>
  406db0:	mov	x0, x19
  406db4:	ldp	x20, x19, [sp, #48]
  406db8:	ldr	x21, [sp, #32]
  406dbc:	ldp	x29, x30, [sp, #16]
  406dc0:	add	sp, sp, #0x40
  406dc4:	ret
  406dc8:	mov	x20, x0
  406dcc:	mov	x0, x19
  406dd0:	bl	411dac <_ZdlPv@@Base>
  406dd4:	b	406ddc <sqrt@plt+0x4f2c>
  406dd8:	mov	x20, x0
  406ddc:	mov	x0, sp
  406de0:	bl	412960 <_ZdlPvm@@Base+0xba8>
  406de4:	mov	x0, x20
  406de8:	bl	401e00 <_Unwind_Resume@plt>
  406dec:	stp	x29, x30, [sp, #-16]!
  406df0:	mov	x29, sp
  406df4:	bl	406d10 <sqrt@plt+0x4e60>
  406df8:	ldr	w8, [x0, #32]
  406dfc:	orr	w8, w8, #0x4
  406e00:	str	w8, [x0, #32]
  406e04:	ldp	x29, x30, [sp], #16
  406e08:	ret
  406e0c:	stp	x29, x30, [sp, #-80]!
  406e10:	str	x25, [sp, #16]
  406e14:	stp	x24, x23, [sp, #32]
  406e18:	stp	x22, x21, [sp, #48]
  406e1c:	stp	x20, x19, [sp, #64]
  406e20:	mov	x29, sp
  406e24:	ldr	x24, [x0, #16]
  406e28:	cbz	x24, 406f9c <sqrt@plt+0x50ec>
  406e2c:	mov	x19, x0
  406e30:	mov	x20, x1
  406e34:	mov	w25, wzr
  406e38:	mov	x8, x24
  406e3c:	ldr	w9, [x8, #72]
  406e40:	ldr	x8, [x8]
  406e44:	cmp	w9, w25
  406e48:	csinc	w25, w25, w9, lt  // lt = tstop
  406e4c:	cbnz	x8, 406e3c <sqrt@plt+0x4f8c>
  406e50:	cmp	w25, #0x1
  406e54:	b.lt	406f9c <sqrt@plt+0x50ec>  // b.tstop
  406e58:	add	w23, w25, #0x1
  406e5c:	sbfiz	x22, x23, #3, #32
  406e60:	mov	x0, x22
  406e64:	bl	401a00 <_Znam@plt>
  406e68:	mov	x21, x0
  406e6c:	mov	x0, x22
  406e70:	bl	401a00 <_Znam@plt>
  406e74:	mov	w8, w25
  406e78:	lsl	x8, x8, #3
  406e7c:	mov	x22, x0
  406e80:	add	x2, x8, #0x8
  406e84:	mov	x0, x21
  406e88:	mov	w1, wzr
  406e8c:	bl	401b10 <memset@plt>
  406e90:	mov	x8, xzr
  406e94:	mov	x9, x23
  406e98:	add	x10, x21, x8
  406e9c:	subs	x9, x9, #0x1
  406ea0:	str	x10, [x22, x8]
  406ea4:	add	x8, x8, #0x8
  406ea8:	b.ne	406e98 <sqrt@plt+0x4fe8>  // b.any
  406eac:	cbz	x24, 406ed8 <sqrt@plt+0x5028>
  406eb0:	ldr	w8, [x24, #72]
  406eb4:	cmp	w8, #0x0
  406eb8:	csinc	w8, wzr, w8, lt  // lt = tstop
  406ebc:	ldr	x9, [x22, w8, sxtw #3]
  406ec0:	str	x24, [x9]
  406ec4:	ldr	x9, [x22, w8, sxtw #3]
  406ec8:	ldr	x9, [x9]
  406ecc:	str	x9, [x22, w8, sxtw #3]
  406ed0:	ldr	x24, [x24]
  406ed4:	cbnz	x24, 406eb0 <sqrt@plt+0x5000>
  406ed8:	str	xzr, [x19, #16]
  406edc:	tbnz	w25, #31, 406f14 <sqrt@plt+0x5064>
  406ee0:	mov	x8, xzr
  406ee4:	mov	x9, x21
  406ee8:	mov	x10, x22
  406eec:	ldr	x11, [x9]
  406ef0:	cbz	x11, 406f04 <sqrt@plt+0x5054>
  406ef4:	ldr	x11, [x10]
  406ef8:	str	x8, [x11]
  406efc:	ldr	x8, [x9]
  406f00:	str	x8, [x19, #16]
  406f04:	add	x10, x10, #0x8
  406f08:	subs	x23, x23, #0x1
  406f0c:	add	x9, x9, #0x8
  406f10:	b.ne	406eec <sqrt@plt+0x503c>  // b.any
  406f14:	mov	x0, x21
  406f18:	bl	401d00 <_ZdaPv@plt>
  406f1c:	mov	x0, x22
  406f20:	bl	401d00 <_ZdaPv@plt>
  406f24:	ldr	x22, [x19, #16]
  406f28:	cbz	x22, 406f9c <sqrt@plt+0x50ec>
  406f2c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x2248>
  406f30:	add	x21, x21, #0xaaa
  406f34:	ldr	x8, [x22]
  406f38:	cbz	x8, 406f64 <sqrt@plt+0x50b4>
  406f3c:	ldr	w9, [x22, #72]
  406f40:	ldr	w10, [x8, #72]
  406f44:	cmp	w9, w10
  406f48:	b.ge	406f5c <sqrt@plt+0x50ac>  // b.tcont
  406f4c:	mov	w0, #0x10b                 	// #267
  406f50:	mov	x1, x21
  406f54:	bl	40b8ec <sqrt@plt+0x9a3c>
  406f58:	ldr	x8, [x22]
  406f5c:	mov	x22, x8
  406f60:	cbnz	x8, 406f34 <sqrt@plt+0x5084>
  406f64:	ldr	x21, [x19, #16]
  406f68:	cbz	x21, 406f9c <sqrt@plt+0x50ec>
  406f6c:	ldr	w8, [x21, #8]
  406f70:	cbnz	w8, 406f94 <sqrt@plt+0x50e4>
  406f74:	ldr	w8, [x21, #72]
  406f78:	tbnz	w8, #31, 406f94 <sqrt@plt+0x50e4>
  406f7c:	ldr	x3, [x20]
  406f80:	mov	w2, #0xffffffff            	// #-1
  406f84:	mov	x0, x19
  406f88:	mov	x1, x21
  406f8c:	mov	w4, wzr
  406f90:	bl	406fb4 <sqrt@plt+0x5104>
  406f94:	ldr	x21, [x21]
  406f98:	cbnz	x21, 406f6c <sqrt@plt+0x50bc>
  406f9c:	ldp	x20, x19, [sp, #64]
  406fa0:	ldp	x22, x21, [sp, #48]
  406fa4:	ldp	x24, x23, [sp, #32]
  406fa8:	ldr	x25, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #80
  406fb0:	ret
  406fb4:	sub	sp, sp, #0x70
  406fb8:	stp	x29, x30, [sp, #32]
  406fbc:	str	x25, [sp, #48]
  406fc0:	stp	x24, x23, [sp, #64]
  406fc4:	stp	x22, x21, [sp, #80]
  406fc8:	stp	x20, x19, [sp, #96]
  406fcc:	add	x29, sp, #0x20
  406fd0:	ldr	w8, [x1, #32]
  406fd4:	mov	w21, w4
  406fd8:	mov	x20, x3
  406fdc:	mov	w22, w2
  406fe0:	mov	x19, x1
  406fe4:	mov	x23, x0
  406fe8:	tbz	w8, #3, 407058 <sqrt@plt+0x51a8>
  406fec:	ldp	w8, w9, [x19, #24]
  406ff0:	cmp	w8, w9
  406ff4:	b.lt	407004 <sqrt@plt+0x5154>  // b.tstop
  406ff8:	add	x0, x19, #0x10
  406ffc:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407000:	ldr	w8, [x19, #24]
  407004:	ldr	x9, [x19, #16]
  407008:	add	w10, w8, #0x1
  40700c:	str	w10, [x19, #24]
  407010:	add	x0, sp, #0x10
  407014:	strb	wzr, [x9, w8, sxtw]
  407018:	ldr	w8, [x19, #8]
  40701c:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  407020:	add	x9, x9, #0x398
  407024:	ldr	x1, [x9, x8, lsl #3]
  407028:	bl	40c630 <sqrt@plt+0xa780>
  40702c:	ldr	x1, [x19, #16]
  407030:	mov	x0, sp
  407034:	bl	40c630 <sqrt@plt+0xa780>
  407038:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40703c:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407040:	add	x0, x0, #0xb3e
  407044:	add	x3, x3, #0xd38
  407048:	add	x1, sp, #0x10
  40704c:	mov	x2, sp
  407050:	bl	40c8e8 <sqrt@plt+0xaa38>
  407054:	ldr	w8, [x19, #32]
  407058:	ldr	w9, [x19, #72]
  40705c:	orr	w8, w8, #0x8
  407060:	str	w8, [x19, #32]
  407064:	cmp	w9, w22
  407068:	b.ge	407070 <sqrt@plt+0x51c0>  // b.tcont
  40706c:	str	w22, [x19, #72]
  407070:	str	xzr, [x29, #24]
  407074:	ldr	x24, [x19, #64]
  407078:	cbz	x24, 407204 <sqrt@plt+0x5354>
  40707c:	ldr	w8, [x19, #8]
  407080:	cbz	w8, 4070bc <sqrt@plt+0x520c>
  407084:	bl	401d10 <__errno_location@plt>
  407088:	mov	x25, x0
  40708c:	str	wzr, [x0]
  407090:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407094:	add	x0, x0, #0x50
  407098:	mov	x1, x24
  40709c:	mov	x2, xzr
  4070a0:	mov	x3, xzr
  4070a4:	bl	412598 <_ZdlPvm@@Base+0x7e0>
  4070a8:	cbz	x0, 407104 <sqrt@plt+0x5254>
  4070ac:	ldr	x8, [x19, #64]
  4070b0:	mov	x24, x0
  4070b4:	str	x8, [x29, #24]
  4070b8:	b	4070d0 <sqrt@plt+0x5220>
  4070bc:	add	x1, x29, #0x18
  4070c0:	mov	x0, x24
  4070c4:	bl	40fb44 <sqrt@plt+0xdc94>
  4070c8:	mov	x24, x0
  4070cc:	cbz	x0, 4071cc <sqrt@plt+0x531c>
  4070d0:	cbz	x20, 407168 <sqrt@plt+0x52b8>
  4070d4:	cbz	w21, 407140 <sqrt@plt+0x5290>
  4070d8:	ldr	w8, [x19, #8]
  4070dc:	cmp	w8, #0x3
  4070e0:	b.ne	407140 <sqrt@plt+0x5290>  // b.any
  4070e4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4070e8:	add	x0, x0, #0xb80
  4070ec:	mov	x1, x20
  4070f0:	bl	401a10 <fputs@plt>
  4070f4:	add	x0, x19, #0x10
  4070f8:	mov	x1, x20
  4070fc:	bl	4066e8 <sqrt@plt+0x4838>
  407100:	b	40715c <sqrt@plt+0x52ac>
  407104:	ldr	x1, [x19, #64]
  407108:	add	x0, sp, #0x10
  40710c:	bl	40c630 <sqrt@plt+0xa780>
  407110:	ldr	w0, [x25]
  407114:	bl	401b50 <strerror@plt>
  407118:	mov	x1, x0
  40711c:	mov	x0, sp
  407120:	bl	40c630 <sqrt@plt+0xa780>
  407124:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  407128:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40712c:	add	x0, x0, #0xb6c
  407130:	add	x3, x3, #0xd38
  407134:	add	x1, sp, #0x10
  407138:	mov	x2, sp
  40713c:	b	4071f0 <sqrt@plt+0x5340>
  407140:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  407144:	add	x0, x0, #0xb1d
  407148:	mov	x1, x20
  40714c:	bl	401a10 <fputs@plt>
  407150:	mov	x0, x19
  407154:	mov	x1, x20
  407158:	bl	40665c <sqrt@plt+0x47ac>
  40715c:	mov	w0, #0xa                   	// #10
  407160:	mov	x1, x20
  407164:	bl	401aa0 <putc@plt>
  407168:	ldr	x3, [x29, #24]
  40716c:	mov	x0, x23
  407170:	mov	w1, w22
  407174:	mov	x2, x24
  407178:	mov	x4, x20
  40717c:	bl	407628 <sqrt@plt+0x5778>
  407180:	mov	x0, x24
  407184:	bl	401ac0 <fclose@plt>
  407188:	ldr	w8, [x19, #8]
  40718c:	cbnz	w8, 407198 <sqrt@plt+0x52e8>
  407190:	ldr	x0, [x29, #24]
  407194:	bl	401b00 <free@plt>
  407198:	cbz	x20, 4071c4 <sqrt@plt+0x5314>
  40719c:	ldr	w8, [x19, #8]
  4071a0:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  4071a4:	add	x9, x9, #0xb2f
  4071a8:	mov	x1, x20
  4071ac:	cmp	w8, #0x3
  4071b0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4071b4:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  4071b8:	add	x8, x8, #0xb92
  4071bc:	csel	x0, x8, x9, ne  // ne = any
  4071c0:	bl	401a10 <fputs@plt>
  4071c4:	mov	w8, #0x2                   	// #2
  4071c8:	b	407264 <sqrt@plt+0x53b4>
  4071cc:	ldr	x1, [x19, #64]
  4071d0:	add	x0, sp, #0x10
  4071d4:	bl	40c630 <sqrt@plt+0xa780>
  4071d8:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4071dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4071e0:	add	x2, x2, #0xd38
  4071e4:	add	x0, x0, #0xb0d
  4071e8:	add	x1, sp, #0x10
  4071ec:	mov	x3, x2
  4071f0:	bl	40c880 <sqrt@plt+0xa9d0>
  4071f4:	ldr	x0, [x19, #64]
  4071f8:	cbz	x0, 407200 <sqrt@plt+0x5350>
  4071fc:	bl	401d00 <_ZdaPv@plt>
  407200:	str	xzr, [x19, #64]
  407204:	cbz	x20, 407260 <sqrt@plt+0x53b0>
  407208:	cbz	w21, 407238 <sqrt@plt+0x5388>
  40720c:	ldr	w8, [x19, #8]
  407210:	cmp	w8, #0x3
  407214:	b.ne	407238 <sqrt@plt+0x5388>  // b.any
  407218:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40721c:	add	x0, x0, #0xba1
  407220:	mov	x1, x20
  407224:	bl	401a10 <fputs@plt>
  407228:	add	x0, x19, #0x10
  40722c:	mov	x1, x20
  407230:	bl	4066e8 <sqrt@plt+0x4838>
  407234:	b	407254 <sqrt@plt+0x53a4>
  407238:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40723c:	add	x0, x0, #0xbb5
  407240:	mov	x1, x20
  407244:	bl	401a10 <fputs@plt>
  407248:	mov	x0, x19
  40724c:	mov	x1, x20
  407250:	bl	40665c <sqrt@plt+0x47ac>
  407254:	mov	w0, #0xa                   	// #10
  407258:	mov	x1, x20
  40725c:	bl	401aa0 <putc@plt>
  407260:	mov	w8, #0x1                   	// #1
  407264:	ldr	w9, [x19, #32]
  407268:	ldr	x25, [sp, #48]
  40726c:	and	w9, w9, #0xfffffff7
  407270:	orr	w8, w9, w8
  407274:	str	w8, [x19, #32]
  407278:	ldp	x20, x19, [sp, #96]
  40727c:	ldp	x22, x21, [sp, #80]
  407280:	ldp	x24, x23, [sp, #64]
  407284:	ldp	x29, x30, [sp, #32]
  407288:	add	sp, sp, #0x70
  40728c:	ret
  407290:	stp	x29, x30, [sp, #-64]!
  407294:	stp	x24, x23, [sp, #16]
  407298:	stp	x22, x21, [sp, #32]
  40729c:	stp	x20, x19, [sp, #48]
  4072a0:	mov	x29, sp
  4072a4:	ldr	x20, [x0, #16]
  4072a8:	cbz	x20, 407318 <sqrt@plt+0x5468>
  4072ac:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4072b0:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  4072b4:	add	x8, x8, #0xae6
  4072b8:	add	x9, x9, #0xaca
  4072bc:	cmp	w1, #0x1
  4072c0:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2248>
  4072c4:	mov	x19, x2
  4072c8:	mov	w21, w1
  4072cc:	mov	w22, wzr
  4072d0:	csel	x23, x9, x8, eq  // eq = none
  4072d4:	add	x24, x24, #0xac5
  4072d8:	ldr	w8, [x20, #32]
  4072dc:	tst	w8, w21
  4072e0:	b.eq	407310 <sqrt@plt+0x5460>  // b.none
  4072e4:	cmp	w22, #0x0
  4072e8:	csel	x0, x23, x24, eq  // eq = none
  4072ec:	mov	x1, x19
  4072f0:	csinc	w22, w22, wzr, ne  // ne = any
  4072f4:	bl	401a10 <fputs@plt>
  4072f8:	mov	x0, x20
  4072fc:	mov	x1, x19
  407300:	bl	40665c <sqrt@plt+0x47ac>
  407304:	mov	w0, #0xa                   	// #10
  407308:	mov	x1, x19
  40730c:	bl	401aa0 <putc@plt>
  407310:	ldr	x20, [x20]
  407314:	cbnz	x20, 4072d8 <sqrt@plt+0x5428>
  407318:	ldp	x20, x19, [sp, #48]
  40731c:	ldp	x22, x21, [sp, #32]
  407320:	ldp	x24, x23, [sp, #16]
  407324:	ldp	x29, x30, [sp], #64
  407328:	ret
  40732c:	stp	x29, x30, [sp, #-48]!
  407330:	str	x21, [sp, #16]
  407334:	stp	x20, x19, [sp, #32]
  407338:	mov	x29, sp
  40733c:	ldr	x21, [x0, #16]
  407340:	mov	x19, x0
  407344:	mov	x20, x1
  407348:	cbz	x21, 40737c <sqrt@plt+0x54cc>
  40734c:	ldr	w8, [x21, #8]
  407350:	cbnz	w8, 407374 <sqrt@plt+0x54c4>
  407354:	ldrb	w8, [x21, #32]
  407358:	tbz	w8, #2, 407374 <sqrt@plt+0x54c4>
  40735c:	mov	x0, x19
  407360:	mov	x1, x21
  407364:	mov	w2, wzr
  407368:	mov	x3, xzr
  40736c:	mov	w4, wzr
  407370:	bl	406fb4 <sqrt@plt+0x5104>
  407374:	ldr	x21, [x21]
  407378:	cbnz	x21, 40734c <sqrt@plt+0x549c>
  40737c:	ldr	x2, [x20]
  407380:	mov	w1, #0x1                   	// #1
  407384:	mov	x0, x19
  407388:	bl	407290 <sqrt@plt+0x53e0>
  40738c:	ldr	x2, [x20]
  407390:	mov	w1, #0x2                   	// #2
  407394:	mov	x0, x19
  407398:	bl	407290 <sqrt@plt+0x53e0>
  40739c:	ldr	w2, [x19, #4]
  4073a0:	cbz	w2, 4073b4 <sqrt@plt+0x5504>
  4073a4:	ldr	x0, [x20]
  4073a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4073ac:	add	x1, x1, #0xf2b
  4073b0:	bl	401a70 <fprintf@plt>
  4073b4:	ldr	x1, [x20]
  4073b8:	mov	x0, x19
  4073bc:	ldp	x20, x19, [sp, #32]
  4073c0:	ldr	x21, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #48
  4073c8:	b	4073ec <sqrt@plt+0x553c>
  4073cc:	ldr	w2, [x0, #4]
  4073d0:	cbz	w2, 4073e8 <sqrt@plt+0x5538>
  4073d4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4073d8:	add	x8, x8, #0xf2b
  4073dc:	mov	x0, x1
  4073e0:	mov	x1, x8
  4073e4:	b	401a70 <fprintf@plt>
  4073e8:	ret
  4073ec:	stp	x29, x30, [sp, #-48]!
  4073f0:	stp	x22, x21, [sp, #16]
  4073f4:	stp	x20, x19, [sp, #32]
  4073f8:	ldr	w8, [x0]
  4073fc:	mov	x29, sp
  407400:	cbz	w8, 40746c <sqrt@plt+0x55bc>
  407404:	mov	x20, x0
  407408:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40740c:	add	x0, x0, #0xf1d
  407410:	mov	x19, x1
  407414:	bl	401a10 <fputs@plt>
  407418:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  40741c:	mov	x21, xzr
  407420:	add	x22, x22, #0x378
  407424:	ldr	w8, [x20]
  407428:	lsr	w8, w8, w21
  40742c:	tbz	w8, #0, 407448 <sqrt@plt+0x5598>
  407430:	mov	w0, #0x20                  	// #32
  407434:	mov	x1, x19
  407438:	bl	401aa0 <putc@plt>
  40743c:	ldr	x0, [x22, x21, lsl #3]
  407440:	mov	x1, x19
  407444:	bl	401a10 <fputs@plt>
  407448:	add	x21, x21, #0x1
  40744c:	cmp	x21, #0x4
  407450:	b.ne	407424 <sqrt@plt+0x5574>  // b.any
  407454:	mov	x1, x19
  407458:	ldp	x20, x19, [sp, #32]
  40745c:	ldp	x22, x21, [sp, #16]
  407460:	mov	w0, #0xa                   	// #10
  407464:	ldp	x29, x30, [sp], #48
  407468:	b	401aa0 <putc@plt>
  40746c:	ldp	x20, x19, [sp, #32]
  407470:	ldp	x22, x21, [sp, #16]
  407474:	ldp	x29, x30, [sp], #48
  407478:	ret
  40747c:	sub	sp, sp, #0x50
  407480:	stp	x29, x30, [sp, #32]
  407484:	stp	x22, x21, [sp, #48]
  407488:	stp	x20, x19, [sp, #64]
  40748c:	add	x29, sp, #0x20
  407490:	ldr	x19, [x1]
  407494:	mov	x20, x0
  407498:	mov	x0, x1
  40749c:	bl	402314 <sqrt@plt+0x464>
  4074a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4074a4:	add	x0, x0, #0x797
  4074a8:	bl	401db0 <getenv@plt>
  4074ac:	cbnz	x0, 407558 <sqrt@plt+0x56a8>
  4074b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4074b4:	add	x1, x1, #0x797
  4074b8:	add	x0, sp, #0x8
  4074bc:	bl	412844 <_ZdlPvm@@Base+0xa8c>
  4074c0:	ldp	w8, w9, [sp, #16]
  4074c4:	cmp	w8, w9
  4074c8:	b.lt	4074d8 <sqrt@plt+0x5628>  // b.tstop
  4074cc:	add	x0, sp, #0x8
  4074d0:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4074d4:	ldr	w8, [sp, #16]
  4074d8:	ldr	x9, [sp, #8]
  4074dc:	add	w10, w8, #0x1
  4074e0:	str	w10, [sp, #16]
  4074e4:	mov	w10, #0x3d                  	// #61
  4074e8:	strb	w10, [x9, w8, sxtw]
  4074ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4074f0:	add	x1, x1, #0xb04
  4074f4:	add	x0, sp, #0x8
  4074f8:	bl	412c08 <_ZdlPvm@@Base+0xe50>
  4074fc:	ldp	w8, w9, [sp, #16]
  407500:	cmp	w8, w9
  407504:	b.lt	407514 <sqrt@plt+0x5664>  // b.tstop
  407508:	add	x0, sp, #0x8
  40750c:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407510:	ldr	w8, [sp, #16]
  407514:	ldr	x9, [sp, #8]
  407518:	add	w10, w8, #0x1
  40751c:	str	w10, [sp, #16]
  407520:	strb	wzr, [x9, w8, sxtw]
  407524:	ldr	x0, [sp, #8]
  407528:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  40752c:	bl	401b30 <putenv@plt>
  407530:	cbz	w0, 407550 <sqrt@plt+0x56a0>
  407534:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407538:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40753c:	add	x1, x1, #0xd38
  407540:	add	x0, x0, #0x7a6
  407544:	mov	x2, x1
  407548:	mov	x3, x1
  40754c:	bl	40c8e8 <sqrt@plt+0xaa38>
  407550:	add	x0, sp, #0x8
  407554:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407558:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40755c:	add	x0, x0, #0x797
  407560:	bl	401db0 <getenv@plt>
  407564:	sub	x1, x29, #0x8
  407568:	mov	x22, x0
  40756c:	bl	40fb44 <sqrt@plt+0xdc94>
  407570:	mov	x21, x0
  407574:	cbnz	x0, 4075a0 <sqrt@plt+0x56f0>
  407578:	add	x0, sp, #0x8
  40757c:	mov	x1, x22
  407580:	bl	40c630 <sqrt@plt+0xa780>
  407584:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407588:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40758c:	add	x2, x2, #0xd38
  407590:	add	x0, x0, #0xb0d
  407594:	add	x1, sp, #0x8
  407598:	mov	x3, x2
  40759c:	bl	40c8e8 <sqrt@plt+0xaa38>
  4075a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4075a4:	add	x0, x0, #0xb1d
  4075a8:	mov	x1, x19
  4075ac:	bl	401a10 <fputs@plt>
  4075b0:	ldr	x0, [x20, #8]
  4075b4:	mov	x1, x19
  4075b8:	bl	40665c <sqrt@plt+0x47ac>
  4075bc:	mov	w0, #0xa                   	// #10
  4075c0:	mov	x1, x19
  4075c4:	bl	401aa0 <putc@plt>
  4075c8:	ldur	x3, [x29, #-8]
  4075cc:	mov	w1, #0xffffffff            	// #-1
  4075d0:	mov	x0, x20
  4075d4:	mov	x2, x21
  4075d8:	mov	x4, x19
  4075dc:	bl	407628 <sqrt@plt+0x5778>
  4075e0:	mov	x0, x21
  4075e4:	bl	401ac0 <fclose@plt>
  4075e8:	ldur	x0, [x29, #-8]
  4075ec:	bl	401b00 <free@plt>
  4075f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4075f4:	add	x0, x0, #0xb2f
  4075f8:	mov	x1, x19
  4075fc:	bl	401a10 <fputs@plt>
  407600:	ldp	x20, x19, [sp, #64]
  407604:	ldp	x22, x21, [sp, #48]
  407608:	ldp	x29, x30, [sp, #32]
  40760c:	add	sp, sp, #0x50
  407610:	ret
  407614:	mov	x19, x0
  407618:	add	x0, sp, #0x8
  40761c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407620:	mov	x0, x19
  407624:	bl	401e00 <_Unwind_Resume@plt>
  407628:	sub	sp, sp, #0xd0
  40762c:	stp	x29, x30, [sp, #112]
  407630:	stp	x28, x27, [sp, #128]
  407634:	stp	x26, x25, [sp, #144]
  407638:	stp	x24, x23, [sp, #160]
  40763c:	stp	x22, x21, [sp, #176]
  407640:	stp	x20, x19, [sp, #192]
  407644:	add	x29, sp, #0x70
  407648:	str	x0, [sp, #32]
  40764c:	sub	x0, x29, #0x30
  407650:	mov	x19, x4
  407654:	mov	x23, x3
  407658:	mov	x20, x2
  40765c:	str	w1, [sp, #28]
  407660:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  407664:	adrp	x26, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407668:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40766c:	ldr	w24, [x26, #464]
  407670:	ldr	x8, [x25, #448]
  407674:	str	x23, [x25, #448]
  407678:	str	wzr, [x26, #464]
  40767c:	str	x8, [sp, #40]
  407680:	sub	x0, x29, #0x30
  407684:	mov	x1, x20
  407688:	bl	4087d4 <sqrt@plt+0x6924>
  40768c:	cbz	w0, 407760 <sqrt@plt+0x58b0>
  407690:	ldur	w8, [x29, #-40]
  407694:	cmp	w8, #0xc
  407698:	b.cc	4076d8 <sqrt@plt+0x5828>  // b.lo, b.ul, b.last
  40769c:	ldur	x0, [x29, #-48]
  4076a0:	mov	x10, #0x2125                	// #8485
  4076a4:	mov	x11, #0x2d53                	// #11603
  4076a8:	movk	x10, #0x5350, lsl #16
  4076ac:	ldr	x8, [x0]
  4076b0:	ldur	x9, [x0, #3]
  4076b4:	movk	x11, #0x6441, lsl #16
  4076b8:	movk	x10, #0x412d, lsl #32
  4076bc:	movk	x11, #0x626f, lsl #32
  4076c0:	movk	x10, #0x6f64, lsl #48
  4076c4:	movk	x11, #0x2d65, lsl #48
  4076c8:	eor	x8, x8, x10
  4076cc:	eor	x9, x9, x11
  4076d0:	orr	x8, x8, x9
  4076d4:	cbz	x8, 407794 <sqrt@plt+0x58e4>
  4076d8:	cbz	x19, 407760 <sqrt@plt+0x58b0>
  4076dc:	adrp	x21, 414000 <_ZdlPvm@@Base+0x2248>
  4076e0:	adrp	x22, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076e4:	add	x21, x21, #0xfac
  4076e8:	ldrb	w8, [x22, #96]
  4076ec:	tbnz	w8, #1, 4076f8 <sqrt@plt+0x5848>
  4076f0:	ldur	x0, [x29, #-48]
  4076f4:	b	407748 <sqrt@plt+0x5898>
  4076f8:	ldur	w8, [x29, #-40]
  4076fc:	cmp	w8, #0x0
  407700:	b.gt	407710 <sqrt@plt+0x5860>
  407704:	mov	w0, #0x62                  	// #98
  407708:	mov	x1, x21
  40770c:	bl	40b8ec <sqrt@plt+0x9a3c>
  407710:	ldur	x0, [x29, #-48]
  407714:	ldrb	w8, [x0]
  407718:	cmp	w8, #0x25
  40771c:	b.ne	407748 <sqrt@plt+0x5898>  // b.any
  407720:	ldur	w8, [x29, #-40]
  407724:	cmp	w8, #0x1
  407728:	b.gt	40773c <sqrt@plt+0x588c>
  40772c:	mov	w0, #0x62                  	// #98
  407730:	mov	x1, x21
  407734:	bl	40b8ec <sqrt@plt+0x9a3c>
  407738:	ldur	x0, [x29, #-48]
  40773c:	ldrb	w8, [x0, #1]
  407740:	cmp	w8, #0x21
  407744:	b.eq	407750 <sqrt@plt+0x58a0>  // b.none
  407748:	mov	x1, x19
  40774c:	bl	401a10 <fputs@plt>
  407750:	sub	x0, x29, #0x30
  407754:	mov	x1, x20
  407758:	bl	4087d4 <sqrt@plt+0x6924>
  40775c:	cbnz	w0, 4076e8 <sqrt@plt+0x5838>
  407760:	ldr	x8, [sp, #40]
  407764:	sub	x0, x29, #0x30
  407768:	str	w24, [x26, #464]
  40776c:	str	x8, [x25, #448]
  407770:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407774:	ldp	x20, x19, [sp, #192]
  407778:	ldp	x22, x21, [sp, #176]
  40777c:	ldp	x24, x23, [sp, #160]
  407780:	ldp	x26, x25, [sp, #144]
  407784:	ldp	x28, x27, [sp, #128]
  407788:	ldp	x29, x30, [sp, #112]
  40778c:	add	sp, sp, #0xd0
  407790:	ret
  407794:	cbz	x19, 4077ac <sqrt@plt+0x58fc>
  407798:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40779c:	ldr	w8, [x8, #96]
  4077a0:	tbnz	w8, #1, 4077ac <sqrt@plt+0x58fc>
  4077a4:	mov	x1, x19
  4077a8:	bl	401a10 <fputs@plt>
  4077ac:	adrp	x21, 414000 <_ZdlPvm@@Base+0x2248>
  4077b0:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  4077b4:	mov	w23, wzr
  4077b8:	add	x21, x21, #0x8c0
  4077bc:	add	x22, x22, #0x378
  4077c0:	mov	w8, #0x1                   	// #1
  4077c4:	str	wzr, [sp, #24]
  4077c8:	str	wzr, [sp, #16]
  4077cc:	str	w8, [sp, #52]
  4077d0:	sub	x0, x29, #0x30
  4077d4:	mov	x1, x20
  4077d8:	bl	4087d4 <sqrt@plt+0x6924>
  4077dc:	cbz	w0, 407760 <sqrt@plt+0x58b0>
  4077e0:	ldur	w8, [x29, #-40]
  4077e4:	cmp	w8, #0x0
  4077e8:	b.gt	4077fc <sqrt@plt+0x594c>
  4077ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4077f0:	mov	w0, #0x62                  	// #98
  4077f4:	add	x1, x1, #0xfac
  4077f8:	bl	40b8ec <sqrt@plt+0x9a3c>
  4077fc:	ldur	x8, [x29, #-48]
  407800:	ldrb	w9, [x8]
  407804:	cmp	w9, #0x25
  407808:	b.ne	407890 <sqrt@plt+0x59e0>  // b.any
  40780c:	ldur	w9, [x29, #-40]
  407810:	cmp	w9, #0x1
  407814:	b.gt	40782c <sqrt@plt+0x597c>
  407818:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40781c:	mov	w0, #0x62                  	// #98
  407820:	add	x1, x1, #0xfac
  407824:	bl	40b8ec <sqrt@plt+0x9a3c>
  407828:	ldur	x8, [x29, #-48]
  40782c:	ldrb	w8, [x8, #1]
  407830:	cmp	w8, #0x25
  407834:	b.ne	4078c4 <sqrt@plt+0x5a14>  // b.any
  407838:	mov	x25, xzr
  40783c:	ldr	x1, [x21, x25]
  407840:	sub	x0, x29, #0x30
  407844:	bl	408968 <sqrt@plt+0x6ab8>
  407848:	mov	x1, x0
  40784c:	cbnz	x1, 407904 <sqrt@plt+0x5a54>
  407850:	add	x25, x25, #0x18
  407854:	cmp	x25, #0x180
  407858:	b.ne	40783c <sqrt@plt+0x598c>  // b.any
  40785c:	ldr	w8, [sp, #52]
  407860:	str	xzr, [sp, #56]
  407864:	cbz	w8, 407934 <sqrt@plt+0x5a84>
  407868:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40786c:	sub	x0, x29, #0x30
  407870:	add	x1, x1, #0x289
  407874:	bl	408968 <sqrt@plt+0x6ab8>
  407878:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40787c:	str	x0, [sp, #56]
  407880:	cbz	x0, 407990 <sqrt@plt+0x5ae0>
  407884:	str	wzr, [sp, #52]
  407888:	mov	w27, #0x1                   	// #1
  40788c:	b	407940 <sqrt@plt+0x5a90>
  407890:	str	wzr, [sp, #52]
  407894:	mov	w27, #0x1                   	// #1
  407898:	cbnz	x19, 4078ac <sqrt@plt+0x59fc>
  40789c:	ldr	w8, [sp, #24]
  4078a0:	ldr	w9, [sp, #52]
  4078a4:	orr	w8, w8, w9
  4078a8:	cbz	w8, 407760 <sqrt@plt+0x58b0>
  4078ac:	cbz	x19, 4077d0 <sqrt@plt+0x5920>
  4078b0:	cbz	w27, 4077d0 <sqrt@plt+0x5920>
  4078b4:	ldur	x0, [x29, #-48]
  4078b8:	mov	x1, x19
  4078bc:	bl	401a10 <fputs@plt>
  4078c0:	b	4077d0 <sqrt@plt+0x5920>
  4078c4:	ldur	w9, [x29, #-40]
  4078c8:	cmp	w9, #0x1
  4078cc:	b.gt	4078e8 <sqrt@plt+0x5a38>
  4078d0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4078d4:	mov	w0, #0x62                  	// #98
  4078d8:	add	x1, x1, #0xfac
  4078dc:	bl	40b8ec <sqrt@plt+0x9a3c>
  4078e0:	ldur	x8, [x29, #-48]
  4078e4:	ldrb	w8, [x8, #1]
  4078e8:	cmp	w8, #0x21
  4078ec:	b.ne	407894 <sqrt@plt+0x59e4>  // b.any
  4078f0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078f4:	ldr	w8, [x8, #96]
  4078f8:	mov	w9, #0x1                   	// #1
  4078fc:	bic	w27, w9, w8, lsr #1
  407900:	b	407898 <sqrt@plt+0x59e8>
  407904:	add	x8, x21, x25
  407908:	ldp	x8, x9, [x8, #8]
  40790c:	ldr	x10, [sp, #32]
  407910:	str	x1, [sp, #56]
  407914:	add	x0, x10, x9, asr #1
  407918:	ldr	w2, [sp, #28]
  40791c:	mov	x3, x20
  407920:	mov	x4, x19
  407924:	blr	x8
  407928:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40792c:	mov	w27, w0
  407930:	b	407940 <sqrt@plt+0x5a90>
  407934:	str	wzr, [sp, #52]
  407938:	mov	w27, #0x1                   	// #1
  40793c:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407940:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407944:	ldrb	w8, [x8, #96]
  407948:	tbz	w8, #2, 407898 <sqrt@plt+0x59e8>
  40794c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  407950:	sub	x0, x29, #0x30
  407954:	add	x1, x1, #0x2ce
  407958:	bl	408968 <sqrt@plt+0x6ab8>
  40795c:	cbnz	x0, 407988 <sqrt@plt+0x5ad8>
  407960:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  407964:	sub	x0, x29, #0x30
  407968:	add	x1, x1, #0x123
  40796c:	bl	408968 <sqrt@plt+0x6ab8>
  407970:	cbnz	x0, 407988 <sqrt@plt+0x5ad8>
  407974:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  407978:	sub	x0, x29, #0x30
  40797c:	add	x1, x1, #0x166
  407980:	bl	408968 <sqrt@plt+0x6ab8>
  407984:	cbz	x0, 407898 <sqrt@plt+0x59e8>
  407988:	mov	w27, wzr
  40798c:	b	407898 <sqrt@plt+0x59e8>
  407990:	cbz	w23, 4079c8 <sqrt@plt+0x5b18>
  407994:	ldr	w8, [sp, #16]
  407998:	cbz	w8, 407b10 <sqrt@plt+0x5c60>
  40799c:	mov	x25, xzr
  4079a0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4079a4:	add	x8, x8, #0x880
  4079a8:	ldr	x1, [x8, x25]
  4079ac:	sub	x0, x29, #0x30
  4079b0:	bl	408968 <sqrt@plt+0x6ab8>
  4079b4:	cbnz	x0, 407b00 <sqrt@plt+0x5c50>
  4079b8:	add	x25, x25, #0x8
  4079bc:	cmp	x25, #0x40
  4079c0:	b.ne	4079a0 <sqrt@plt+0x5af0>  // b.any
  4079c4:	b	407938 <sqrt@plt+0x5a88>
  4079c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4079cc:	sub	x0, x29, #0x30
  4079d0:	add	x1, x1, #0xf1f
  4079d4:	bl	408968 <sqrt@plt+0x6ab8>
  4079d8:	mov	x27, x0
  4079dc:	str	x0, [sp, #56]
  4079e0:	cbz	x0, 407994 <sqrt@plt+0x5ae4>
  4079e4:	str	w24, [sp, #12]
  4079e8:	str	wzr, [sp, #20]
  4079ec:	mov	x23, x27
  4079f0:	ldrb	w8, [x27], #1
  4079f4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4079f8:	add	x9, x9, #0xa9
  4079fc:	ldrb	w9, [x9, x8]
  407a00:	cbnz	w9, 4079ec <sqrt@plt+0x5b3c>
  407a04:	cbz	w8, 407b64 <sqrt@plt+0x5cb4>
  407a08:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407a0c:	mov	x24, x26
  407a10:	add	x8, x23, #0x1
  407a14:	add	x10, x10, #0xa9
  407a18:	mov	x27, x8
  407a1c:	ldrb	w8, [x8]
  407a20:	cbz	x8, 407a30 <sqrt@plt+0x5b80>
  407a24:	ldrb	w9, [x10, x8]
  407a28:	add	x8, x27, #0x1
  407a2c:	cbz	w9, 407a18 <sqrt@plt+0x5b68>
  407a30:	mov	x26, xzr
  407a34:	sub	x28, x27, x23
  407a38:	ldr	x25, [x22, x26, lsl #3]
  407a3c:	mov	x0, x25
  407a40:	bl	401a60 <strlen@plt>
  407a44:	cmp	x0, x28
  407a48:	b.ne	407a60 <sqrt@plt+0x5bb0>  // b.any
  407a4c:	mov	x0, x25
  407a50:	mov	x1, x23
  407a54:	mov	x2, x28
  407a58:	bl	401e70 <bcmp@plt>
  407a5c:	cbz	w0, 407ae0 <sqrt@plt+0x5c30>
  407a60:	add	x26, x26, #0x1
  407a64:	cmp	x26, #0x4
  407a68:	b.ne	407a38 <sqrt@plt+0x5b88>  // b.any
  407a6c:	sub	x0, x29, #0x10
  407a70:	mov	x1, x23
  407a74:	mov	w2, w28
  407a78:	bl	4127c8 <_ZdlPvm@@Base+0xa10>
  407a7c:	ldp	w8, w9, [x29, #-8]
  407a80:	mov	x26, x24
  407a84:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407a88:	cmp	w8, w9
  407a8c:	b.lt	407a9c <sqrt@plt+0x5bec>  // b.tstop
  407a90:	sub	x0, x29, #0x10
  407a94:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407a98:	ldur	w8, [x29, #-8]
  407a9c:	ldur	x9, [x29, #-16]
  407aa0:	add	w10, w8, #0x1
  407aa4:	stur	w10, [x29, #-8]
  407aa8:	strb	wzr, [x9, w8, sxtw]
  407aac:	ldur	x1, [x29, #-16]
  407ab0:	sub	x0, x29, #0x20
  407ab4:	bl	40c630 <sqrt@plt+0xa780>
  407ab8:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407abc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  407ac0:	add	x2, x2, #0xd38
  407ac4:	sub	x1, x29, #0x20
  407ac8:	add	x0, x0, #0xfc8
  407acc:	mov	x3, x2
  407ad0:	bl	40c880 <sqrt@plt+0xa9d0>
  407ad4:	sub	x0, x29, #0x10
  407ad8:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407adc:	b	4079ec <sqrt@plt+0x5b3c>
  407ae0:	ldr	w9, [sp, #20]
  407ae4:	mov	w8, #0x1                   	// #1
  407ae8:	lsl	w8, w8, w26
  407aec:	mov	x26, x24
  407af0:	orr	w9, w8, w9
  407af4:	str	w9, [sp, #20]
  407af8:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407afc:	b	4079ec <sqrt@plt+0x5b3c>
  407b00:	mov	w8, #0x1                   	// #1
  407b04:	mov	w27, #0x1                   	// #1
  407b08:	str	w8, [sp, #24]
  407b0c:	b	40793c <sqrt@plt+0x5a8c>
  407b10:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  407b14:	sub	x0, x29, #0x30
  407b18:	add	x1, x1, #0xed9
  407b1c:	bl	408968 <sqrt@plt+0x6ab8>
  407b20:	str	x0, [sp, #56]
  407b24:	cbz	x0, 40799c <sqrt@plt+0x5aec>
  407b28:	add	x0, sp, #0x38
  407b2c:	sub	x1, x29, #0x10
  407b30:	bl	406af8 <sqrt@plt+0x4c48>
  407b34:	cbz	w0, 407b54 <sqrt@plt+0x5ca4>
  407b38:	ldr	x9, [sp, #32]
  407b3c:	ldur	w8, [x29, #-16]
  407b40:	ldr	w9, [x9, #4]
  407b44:	cmp	w8, w9
  407b48:	b.ls	407b54 <sqrt@plt+0x5ca4>  // b.plast
  407b4c:	ldr	x9, [sp, #32]
  407b50:	str	w8, [x9, #4]
  407b54:	mov	w8, #0x1                   	// #1
  407b58:	mov	w27, #0x1                   	// #1
  407b5c:	str	w8, [sp, #16]
  407b60:	b	407940 <sqrt@plt+0x5a90>
  407b64:	ldr	x9, [sp, #32]
  407b68:	ldr	w10, [sp, #20]
  407b6c:	ldr	w24, [sp, #12]
  407b70:	mov	w27, #0x1                   	// #1
  407b74:	ldr	w8, [x9]
  407b78:	mov	w23, #0x1                   	// #1
  407b7c:	orr	w8, w8, w10
  407b80:	str	w8, [x9]
  407b84:	b	407940 <sqrt@plt+0x5a90>
  407b88:	b	407bc4 <sqrt@plt+0x5d14>
  407b8c:	b	407b98 <sqrt@plt+0x5ce8>
  407b90:	b	407bc4 <sqrt@plt+0x5d14>
  407b94:	b	407bc4 <sqrt@plt+0x5d14>
  407b98:	mov	x19, x0
  407b9c:	sub	x0, x29, #0x10
  407ba0:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407ba4:	b	407bc8 <sqrt@plt+0x5d18>
  407ba8:	b	407bc4 <sqrt@plt+0x5d14>
  407bac:	b	407bc4 <sqrt@plt+0x5d14>
  407bb0:	b	407bc4 <sqrt@plt+0x5d14>
  407bb4:	b	407bc4 <sqrt@plt+0x5d14>
  407bb8:	mov	x19, x0
  407bbc:	str	xzr, [sp, #56]
  407bc0:	b	407bc8 <sqrt@plt+0x5d18>
  407bc4:	mov	x19, x0
  407bc8:	sub	x0, x29, #0x30
  407bcc:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407bd0:	mov	x0, x19
  407bd4:	bl	401e00 <_Unwind_Resume@plt>
  407bd8:	sub	sp, sp, #0x40
  407bdc:	stp	x29, x30, [sp, #16]
  407be0:	str	x21, [sp, #32]
  407be4:	stp	x20, x19, [sp, #48]
  407be8:	add	x29, sp, #0x10
  407bec:	mov	x19, x0
  407bf0:	mov	x0, x2
  407bf4:	mov	x20, x2
  407bf8:	mov	x21, x1
  407bfc:	bl	402314 <sqrt@plt+0x464>
  407c00:	mov	x0, sp
  407c04:	mov	x1, x21
  407c08:	bl	412844 <_ZdlPvm@@Base+0xa8c>
  407c0c:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407c10:	add	x3, x3, #0x1b0
  407c14:	mov	x2, sp
  407c18:	mov	w1, #0x3                   	// #3
  407c1c:	mov	x0, x19
  407c20:	mov	w4, wzr
  407c24:	bl	406bbc <sqrt@plt+0x4d0c>
  407c28:	mov	x1, x0
  407c2c:	ldr	x3, [x20]
  407c30:	mov	w2, #0xffffffff            	// #-1
  407c34:	mov	w4, #0x1                   	// #1
  407c38:	mov	x0, x19
  407c3c:	bl	406fb4 <sqrt@plt+0x5104>
  407c40:	mov	x0, sp
  407c44:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407c48:	ldp	x20, x19, [sp, #48]
  407c4c:	ldr	x21, [sp, #32]
  407c50:	ldp	x29, x30, [sp, #16]
  407c54:	add	sp, sp, #0x40
  407c58:	ret
  407c5c:	mov	x19, x0
  407c60:	mov	x0, sp
  407c64:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407c68:	mov	x0, x19
  407c6c:	bl	401e00 <_Unwind_Resume@plt>
  407c70:	sub	sp, sp, #0x30
  407c74:	stp	x29, x30, [sp, #16]
  407c78:	stp	x20, x19, [sp, #32]
  407c7c:	add	x29, sp, #0x10
  407c80:	mov	x19, x0
  407c84:	mov	x0, sp
  407c88:	mov	x20, x1
  407c8c:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  407c90:	mov	x1, sp
  407c94:	mov	x0, x20
  407c98:	bl	407cf8 <sqrt@plt+0x5e48>
  407c9c:	cbz	w0, 407cc4 <sqrt@plt+0x5e14>
  407ca0:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407ca4:	add	x3, x3, #0x1b0
  407ca8:	mov	x2, sp
  407cac:	mov	w1, #0x3                   	// #3
  407cb0:	mov	x0, x19
  407cb4:	mov	w4, wzr
  407cb8:	bl	406bbc <sqrt@plt+0x4d0c>
  407cbc:	mov	x19, x0
  407cc0:	b	407cc8 <sqrt@plt+0x5e18>
  407cc4:	mov	x19, xzr
  407cc8:	mov	x0, sp
  407ccc:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407cd0:	mov	x0, x19
  407cd4:	ldp	x20, x19, [sp, #32]
  407cd8:	ldp	x29, x30, [sp, #16]
  407cdc:	add	sp, sp, #0x30
  407ce0:	ret
  407ce4:	mov	x19, x0
  407ce8:	mov	x0, sp
  407cec:	bl	412960 <_ZdlPvm@@Base+0xba8>
  407cf0:	mov	x0, x19
  407cf4:	bl	401e00 <_Unwind_Resume@plt>
  407cf8:	stp	x29, x30, [sp, #-96]!
  407cfc:	stp	x28, x27, [sp, #16]
  407d00:	stp	x26, x25, [sp, #32]
  407d04:	stp	x24, x23, [sp, #48]
  407d08:	stp	x22, x21, [sp, #64]
  407d0c:	stp	x20, x19, [sp, #80]
  407d10:	mov	x29, sp
  407d14:	mov	x19, x0
  407d18:	mov	x0, x1
  407d1c:	mov	x20, x1
  407d20:	bl	41302c <_ZdlPvm@@Base+0x1274>
  407d24:	ldr	x8, [x19]
  407d28:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407d2c:	add	x21, x21, #0xa9
  407d30:	ldrb	w22, [x8]
  407d34:	ldrb	w9, [x21, x22]
  407d38:	cbz	w9, 407d54 <sqrt@plt+0x5ea4>
  407d3c:	add	x8, x8, #0x1
  407d40:	str	x8, [x19]
  407d44:	ldrb	w22, [x8], #1
  407d48:	ldrb	w9, [x21, x22]
  407d4c:	cbnz	w9, 407d40 <sqrt@plt+0x5e90>
  407d50:	sub	x8, x8, #0x1
  407d54:	cbz	w22, 407fe0 <sqrt@plt+0x6130>
  407d58:	cmp	w22, #0x28
  407d5c:	b.ne	407fcc <sqrt@plt+0x611c>  // b.any
  407d60:	add	x8, x8, #0x1
  407d64:	mov	x0, x20
  407d68:	str	x8, [x19]
  407d6c:	bl	41302c <_ZdlPvm@@Base+0x1274>
  407d70:	ldr	x8, [x19]
  407d74:	mov	w21, wzr
  407d78:	mov	w23, #0x29                  	// #41
  407d7c:	mov	w24, #0x8                   	// #8
  407d80:	mov	w25, #0xc                   	// #12
  407d84:	mov	w26, #0x9                   	// #9
  407d88:	mov	w27, #0xa                   	// #10
  407d8c:	ldrb	w28, [x8]
  407d90:	cmp	w28, #0x27
  407d94:	b.le	407e00 <sqrt@plt+0x5f50>
  407d98:	cmp	w28, #0x28
  407d9c:	b.eq	407e40 <sqrt@plt+0x5f90>  // b.none
  407da0:	cmp	w28, #0x29
  407da4:	b.eq	407e70 <sqrt@plt+0x5fc0>  // b.none
  407da8:	cmp	w28, #0x5c
  407dac:	b.ne	407e14 <sqrt@plt+0x5f64>  // b.any
  407db0:	add	x9, x8, #0x1
  407db4:	str	x9, [x19]
  407db8:	ldrb	w28, [x8, #1]
  407dbc:	cmp	w28, #0x61
  407dc0:	b.gt	407eb0 <sqrt@plt+0x6000>
  407dc4:	sub	w9, w28, #0x30
  407dc8:	cmp	w9, #0x8
  407dcc:	b.cs	407e14 <sqrt@plt+0x5f64>  // b.hs, b.nlast
  407dd0:	mov	x9, x8
  407dd4:	ldrb	w10, [x9, #2]!
  407dd8:	and	w10, w10, #0xf8
  407ddc:	cmp	w10, #0x30
  407de0:	b.ne	407ea0 <sqrt@plt+0x5ff0>  // b.any
  407de4:	str	x9, [x19]
  407de8:	ldrb	w10, [x8, #3]!
  407dec:	and	w10, w10, #0xf8
  407df0:	cmp	w10, #0x30
  407df4:	csel	x8, x8, x9, eq  // eq = none
  407df8:	str	x8, [x19]
  407dfc:	b	407ea0 <sqrt@plt+0x5ff0>
  407e00:	cbz	w28, 407fec <sqrt@plt+0x613c>
  407e04:	cmp	w28, #0xa
  407e08:	b.eq	407fec <sqrt@plt+0x613c>  // b.none
  407e0c:	cmp	w28, #0xd
  407e10:	b.eq	407fec <sqrt@plt+0x613c>  // b.none
  407e14:	ldp	w8, w9, [x20, #8]
  407e18:	cmp	w8, w9
  407e1c:	b.lt	407e2c <sqrt@plt+0x5f7c>  // b.tstop
  407e20:	mov	x0, x20
  407e24:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407e28:	ldr	w8, [x20, #8]
  407e2c:	ldr	x9, [x20]
  407e30:	add	w10, w8, #0x1
  407e34:	str	w10, [x20, #8]
  407e38:	strb	w28, [x9, w8, sxtw]
  407e3c:	b	407ea0 <sqrt@plt+0x5ff0>
  407e40:	ldp	w8, w9, [x20, #8]
  407e44:	add	w21, w21, #0x1
  407e48:	cmp	w8, w9
  407e4c:	b.lt	407e5c <sqrt@plt+0x5fac>  // b.tstop
  407e50:	mov	x0, x20
  407e54:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407e58:	ldr	w8, [x20, #8]
  407e5c:	ldr	x9, [x20]
  407e60:	add	w10, w8, #0x1
  407e64:	str	w10, [x20, #8]
  407e68:	strb	w22, [x9, w8, sxtw]
  407e6c:	b	407ea0 <sqrt@plt+0x5ff0>
  407e70:	cbz	w21, 408028 <sqrt@plt+0x6178>
  407e74:	ldp	w8, w9, [x20, #8]
  407e78:	cmp	w8, w9
  407e7c:	b.lt	407e8c <sqrt@plt+0x5fdc>  // b.tstop
  407e80:	mov	x0, x20
  407e84:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407e88:	ldr	w8, [x20, #8]
  407e8c:	ldr	x9, [x20]
  407e90:	add	w10, w8, #0x1
  407e94:	str	w10, [x20, #8]
  407e98:	sub	w21, w21, #0x1
  407e9c:	strb	w23, [x9, w8, sxtw]
  407ea0:	ldr	x8, [x19]
  407ea4:	add	x8, x8, #0x1
  407ea8:	str	x8, [x19]
  407eac:	b	407d8c <sqrt@plt+0x5edc>
  407eb0:	cmp	w28, #0x6d
  407eb4:	b.le	407efc <sqrt@plt+0x604c>
  407eb8:	cmp	w28, #0x74
  407ebc:	b.eq	407f38 <sqrt@plt+0x6088>  // b.none
  407ec0:	cmp	w28, #0x72
  407ec4:	b.eq	407ed0 <sqrt@plt+0x6020>  // b.none
  407ec8:	cmp	w28, #0x6e
  407ecc:	b.ne	407e14 <sqrt@plt+0x5f64>  // b.any
  407ed0:	ldp	w8, w9, [x20, #8]
  407ed4:	cmp	w8, w9
  407ed8:	b.lt	407ee8 <sqrt@plt+0x6038>  // b.tstop
  407edc:	mov	x0, x20
  407ee0:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407ee4:	ldr	w8, [x20, #8]
  407ee8:	ldr	x9, [x20]
  407eec:	add	w10, w8, #0x1
  407ef0:	str	w10, [x20, #8]
  407ef4:	strb	w27, [x9, w8, sxtw]
  407ef8:	b	407ea0 <sqrt@plt+0x5ff0>
  407efc:	cmp	w28, #0x62
  407f00:	b.eq	407f64 <sqrt@plt+0x60b4>  // b.none
  407f04:	cmp	w28, #0x66
  407f08:	b.ne	407e14 <sqrt@plt+0x5f64>  // b.any
  407f0c:	ldp	w8, w9, [x20, #8]
  407f10:	cmp	w8, w9
  407f14:	b.lt	407f24 <sqrt@plt+0x6074>  // b.tstop
  407f18:	mov	x0, x20
  407f1c:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407f20:	ldr	w8, [x20, #8]
  407f24:	ldr	x9, [x20]
  407f28:	add	w10, w8, #0x1
  407f2c:	str	w10, [x20, #8]
  407f30:	strb	w25, [x9, w8, sxtw]
  407f34:	b	407ea0 <sqrt@plt+0x5ff0>
  407f38:	ldp	w8, w9, [x20, #8]
  407f3c:	cmp	w8, w9
  407f40:	b.lt	407f50 <sqrt@plt+0x60a0>  // b.tstop
  407f44:	mov	x0, x20
  407f48:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407f4c:	ldr	w8, [x20, #8]
  407f50:	ldr	x9, [x20]
  407f54:	add	w10, w8, #0x1
  407f58:	str	w10, [x20, #8]
  407f5c:	strb	w26, [x9, w8, sxtw]
  407f60:	b	407ea0 <sqrt@plt+0x5ff0>
  407f64:	ldp	w8, w9, [x20, #8]
  407f68:	cmp	w8, w9
  407f6c:	b.lt	407f7c <sqrt@plt+0x60cc>  // b.tstop
  407f70:	mov	x0, x20
  407f74:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407f78:	ldr	w8, [x20, #8]
  407f7c:	ldr	x9, [x20]
  407f80:	add	w10, w8, #0x1
  407f84:	str	w10, [x20, #8]
  407f88:	strb	w24, [x9, w8, sxtw]
  407f8c:	b	407ea0 <sqrt@plt+0x5ff0>
  407f90:	ldp	w8, w9, [x20, #8]
  407f94:	cmp	w8, w9
  407f98:	b.lt	407fa8 <sqrt@plt+0x60f8>  // b.tstop
  407f9c:	mov	x0, x20
  407fa0:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  407fa4:	ldr	w8, [x20, #8]
  407fa8:	ldr	x9, [x20]
  407fac:	add	w10, w8, #0x1
  407fb0:	str	w10, [x20, #8]
  407fb4:	strb	w22, [x9, w8, sxtw]
  407fb8:	ldr	x8, [x19]
  407fbc:	add	x9, x8, #0x1
  407fc0:	str	x9, [x19]
  407fc4:	ldrb	w22, [x8, #1]
  407fc8:	cbz	w22, 407fd8 <sqrt@plt+0x6128>
  407fcc:	and	x8, x22, #0xff
  407fd0:	ldrb	w8, [x21, x8]
  407fd4:	cbz	w8, 407f90 <sqrt@plt+0x60e0>
  407fd8:	mov	w0, #0x1                   	// #1
  407fdc:	b	40800c <sqrt@plt+0x615c>
  407fe0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  407fe4:	add	x0, x0, #0xf42
  407fe8:	b	407ff4 <sqrt@plt+0x6144>
  407fec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  407ff0:	add	x0, x0, #0xf80
  407ff4:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  407ff8:	add	x1, x1, #0xd38
  407ffc:	mov	x2, x1
  408000:	mov	x3, x1
  408004:	bl	40c880 <sqrt@plt+0xa9d0>
  408008:	mov	w0, wzr
  40800c:	ldp	x20, x19, [sp, #80]
  408010:	ldp	x22, x21, [sp, #64]
  408014:	ldp	x24, x23, [sp, #48]
  408018:	ldp	x26, x25, [sp, #32]
  40801c:	ldp	x28, x27, [sp, #16]
  408020:	ldp	x29, x30, [sp], #96
  408024:	ret
  408028:	add	x8, x8, #0x1
  40802c:	str	x8, [x19]
  408030:	b	407fd8 <sqrt@plt+0x6128>
  408034:	sub	sp, sp, #0x30
  408038:	stp	x29, x30, [sp, #16]
  40803c:	stp	x20, x19, [sp, #32]
  408040:	add	x29, sp, #0x10
  408044:	mov	x19, x0
  408048:	mov	x0, sp
  40804c:	mov	x20, x1
  408050:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  408054:	mov	x1, sp
  408058:	mov	x0, x20
  40805c:	bl	407cf8 <sqrt@plt+0x5e48>
  408060:	cbz	w0, 408088 <sqrt@plt+0x61d8>
  408064:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408068:	add	x3, x3, #0x1b0
  40806c:	mov	x2, sp
  408070:	mov	x0, x19
  408074:	mov	w1, wzr
  408078:	mov	w4, wzr
  40807c:	bl	406bbc <sqrt@plt+0x4d0c>
  408080:	mov	x19, x0
  408084:	b	40808c <sqrt@plt+0x61dc>
  408088:	mov	x19, xzr
  40808c:	mov	x0, sp
  408090:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408094:	mov	x0, x19
  408098:	ldp	x20, x19, [sp, #32]
  40809c:	ldp	x29, x30, [sp, #16]
  4080a0:	add	sp, sp, #0x30
  4080a4:	ret
  4080a8:	mov	x19, x0
  4080ac:	mov	x0, sp
  4080b0:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4080b4:	mov	x0, x19
  4080b8:	bl	401e00 <_Unwind_Resume@plt>
  4080bc:	sub	sp, sp, #0x50
  4080c0:	stp	x29, x30, [sp, #48]
  4080c4:	stp	x20, x19, [sp, #64]
  4080c8:	add	x29, sp, #0x30
  4080cc:	mov	x19, x0
  4080d0:	sub	x0, x29, #0x10
  4080d4:	mov	x20, x1
  4080d8:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  4080dc:	sub	x1, x29, #0x10
  4080e0:	mov	x0, x20
  4080e4:	bl	407cf8 <sqrt@plt+0x5e48>
  4080e8:	cbz	w0, 408144 <sqrt@plt+0x6294>
  4080ec:	add	x0, sp, #0x10
  4080f0:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  4080f4:	add	x1, sp, #0x10
  4080f8:	mov	x0, x20
  4080fc:	bl	407cf8 <sqrt@plt+0x5e48>
  408100:	cbz	w0, 408134 <sqrt@plt+0x6284>
  408104:	add	x1, sp, #0xc
  408108:	mov	x0, x20
  40810c:	bl	406af8 <sqrt@plt+0x4c48>
  408110:	cbz	w0, 408134 <sqrt@plt+0x6284>
  408114:	ldr	w4, [sp, #12]
  408118:	sub	x2, x29, #0x10
  40811c:	add	x3, sp, #0x10
  408120:	mov	w1, #0x2                   	// #2
  408124:	mov	x0, x19
  408128:	bl	406bbc <sqrt@plt+0x4d0c>
  40812c:	mov	x19, x0
  408130:	b	408138 <sqrt@plt+0x6288>
  408134:	mov	x19, xzr
  408138:	add	x0, sp, #0x10
  40813c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408140:	b	408148 <sqrt@plt+0x6298>
  408144:	mov	x19, xzr
  408148:	sub	x0, x29, #0x10
  40814c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408150:	mov	x0, x19
  408154:	ldp	x20, x19, [sp, #64]
  408158:	ldp	x29, x30, [sp, #48]
  40815c:	add	sp, sp, #0x50
  408160:	ret
  408164:	b	408168 <sqrt@plt+0x62b8>
  408168:	mov	x19, x0
  40816c:	add	x0, sp, #0x10
  408170:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408174:	b	408180 <sqrt@plt+0x62d0>
  408178:	b	40817c <sqrt@plt+0x62cc>
  40817c:	mov	x19, x0
  408180:	sub	x0, x29, #0x10
  408184:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408188:	mov	x0, x19
  40818c:	bl	401e00 <_Unwind_Resume@plt>
  408190:	sub	sp, sp, #0x60
  408194:	stp	x29, x30, [sp, #16]
  408198:	str	x25, [sp, #32]
  40819c:	stp	x24, x23, [sp, #48]
  4081a0:	stp	x22, x21, [sp, #64]
  4081a4:	stp	x20, x19, [sp, #80]
  4081a8:	add	x29, sp, #0x10
  4081ac:	ldr	x21, [x1]
  4081b0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4081b4:	add	x8, x8, #0xa9
  4081b8:	mov	x20, x1
  4081bc:	ldrb	w9, [x21]
  4081c0:	mov	x19, x0
  4081c4:	ldrb	w10, [x8, x9]
  4081c8:	cbz	w10, 4081e4 <sqrt@plt+0x6334>
  4081cc:	add	x10, x21, #0x1
  4081d0:	str	x10, [x20]
  4081d4:	ldrb	w9, [x10], #1
  4081d8:	ldrb	w11, [x8, x9]
  4081dc:	cbnz	w11, 4081d0 <sqrt@plt+0x6320>
  4081e0:	sub	x21, x10, #0x1
  4081e4:	cbz	w9, 408220 <sqrt@plt+0x6370>
  4081e8:	ldrb	w11, [x8, w9, uxtw]
  4081ec:	mov	x10, x21
  4081f0:	mov	x9, x21
  4081f4:	cbnz	w11, 408230 <sqrt@plt+0x6380>
  4081f8:	add	x10, x21, #0x1
  4081fc:	str	x10, [x20]
  408200:	mov	x9, x10
  408204:	ldrb	w10, [x10]
  408208:	cbz	x10, 40822c <sqrt@plt+0x637c>
  40820c:	ldrb	w11, [x8, x10]
  408210:	add	x10, x9, #0x1
  408214:	cbz	w11, 4081fc <sqrt@plt+0x634c>
  408218:	sub	x10, x10, #0x1
  40821c:	b	408230 <sqrt@plt+0x6380>
  408220:	mov	x10, x21
  408224:	mov	x9, x21
  408228:	b	408230 <sqrt@plt+0x6380>
  40822c:	mov	x10, x9
  408230:	cmp	x21, x9
  408234:	b.eq	408288 <sqrt@plt+0x63d8>  // b.none
  408238:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  40823c:	mov	x22, xzr
  408240:	sub	x23, x10, x21
  408244:	add	x25, x25, #0x398
  408248:	ldr	x24, [x25, x22, lsl #3]
  40824c:	mov	x0, x24
  408250:	bl	401a60 <strlen@plt>
  408254:	cmp	x0, x23
  408258:	b.ne	408270 <sqrt@plt+0x63c0>  // b.any
  40825c:	mov	x0, x24
  408260:	mov	x1, x21
  408264:	mov	x2, x23
  408268:	bl	401e30 <strncasecmp@plt>
  40826c:	cbz	w0, 4082c8 <sqrt@plt+0x6418>
  408270:	add	x22, x22, #0x1
  408274:	cmp	x22, #0x7
  408278:	b.ne	408248 <sqrt@plt+0x6398>  // b.any
  40827c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408280:	add	x0, x0, #0xbdf
  408284:	b	408290 <sqrt@plt+0x63e0>
  408288:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40828c:	add	x0, x0, #0xbc9
  408290:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408294:	add	x1, x1, #0xd38
  408298:	mov	x2, x1
  40829c:	mov	x3, x1
  4082a0:	bl	40c880 <sqrt@plt+0xa9d0>
  4082a4:	mov	x19, xzr
  4082a8:	mov	x0, x19
  4082ac:	ldp	x20, x19, [sp, #80]
  4082b0:	ldp	x22, x21, [sp, #64]
  4082b4:	ldp	x24, x23, [sp, #48]
  4082b8:	ldr	x25, [sp, #32]
  4082bc:	ldp	x29, x30, [sp, #16]
  4082c0:	add	sp, sp, #0x60
  4082c4:	ret
  4082c8:	cmp	w22, #0x2
  4082cc:	b.ne	4082f4 <sqrt@plt+0x6444>  // b.any
  4082d0:	mov	x0, x19
  4082d4:	mov	x1, x20
  4082d8:	ldp	x20, x19, [sp, #80]
  4082dc:	ldp	x22, x21, [sp, #64]
  4082e0:	ldp	x24, x23, [sp, #48]
  4082e4:	ldr	x25, [sp, #32]
  4082e8:	ldp	x29, x30, [sp, #16]
  4082ec:	add	sp, sp, #0x60
  4082f0:	b	4080bc <sqrt@plt+0x620c>
  4082f4:	mov	x0, sp
  4082f8:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  4082fc:	mov	x1, sp
  408300:	mov	x0, x20
  408304:	bl	407cf8 <sqrt@plt+0x5e48>
  408308:	cbz	w0, 408330 <sqrt@plt+0x6480>
  40830c:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408310:	add	x3, x3, #0x1b0
  408314:	mov	x2, sp
  408318:	mov	x0, x19
  40831c:	mov	w1, w22
  408320:	mov	w4, wzr
  408324:	bl	406bbc <sqrt@plt+0x4d0c>
  408328:	mov	x19, x0
  40832c:	b	408334 <sqrt@plt+0x6484>
  408330:	mov	x19, xzr
  408334:	mov	x0, sp
  408338:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40833c:	b	4082a8 <sqrt@plt+0x63f8>
  408340:	mov	x19, x0
  408344:	mov	x0, sp
  408348:	bl	412960 <_ZdlPvm@@Base+0xba8>
  40834c:	mov	x0, x19
  408350:	bl	401e00 <_Unwind_Resume@plt>
  408354:	sub	sp, sp, #0x20
  408358:	stp	x29, x30, [sp, #16]
  40835c:	add	x29, sp, #0x10
  408360:	str	x1, [sp, #8]
  408364:	add	x1, sp, #0x8
  408368:	bl	408190 <sqrt@plt+0x62e0>
  40836c:	cbz	x0, 40837c <sqrt@plt+0x64cc>
  408370:	ldr	w8, [x0, #32]
  408374:	orr	w8, w8, #0x2
  408378:	str	w8, [x0, #32]
  40837c:	ldp	x29, x30, [sp, #16]
  408380:	mov	w0, #0x1                   	// #1
  408384:	add	sp, sp, #0x20
  408388:	ret
  40838c:	stp	x29, x30, [sp, #-48]!
  408390:	str	x21, [sp, #16]
  408394:	stp	x20, x19, [sp, #32]
  408398:	mov	x29, sp
  40839c:	str	x1, [x29, #24]
  4083a0:	add	x1, x29, #0x18
  4083a4:	mov	x19, x4
  4083a8:	mov	w20, w2
  4083ac:	mov	x21, x0
  4083b0:	bl	408190 <sqrt@plt+0x62e0>
  4083b4:	cbz	x0, 4083e8 <sqrt@plt+0x6538>
  4083b8:	ldr	w8, [x0, #8]
  4083bc:	mov	x1, x0
  4083c0:	cbz	w8, 4083d0 <sqrt@plt+0x6520>
  4083c4:	mov	x0, x21
  4083c8:	mov	w2, w20
  4083cc:	b	4083dc <sqrt@plt+0x652c>
  4083d0:	tbnz	w20, #31, 4083fc <sqrt@plt+0x654c>
  4083d4:	add	w2, w20, #0x1
  4083d8:	mov	x0, x21
  4083dc:	mov	x3, x19
  4083e0:	mov	w4, wzr
  4083e4:	bl	406fb4 <sqrt@plt+0x5104>
  4083e8:	ldp	x20, x19, [sp, #32]
  4083ec:	ldr	x21, [sp, #16]
  4083f0:	mov	w0, wzr
  4083f4:	ldp	x29, x30, [sp], #48
  4083f8:	ret
  4083fc:	ldr	w8, [x1, #32]
  408400:	orr	w8, w8, #0x4
  408404:	str	w8, [x1, #32]
  408408:	b	4083e8 <sqrt@plt+0x6538>
  40840c:	sub	sp, sp, #0x20
  408410:	stp	x29, x30, [sp, #16]
  408414:	add	x29, sp, #0x10
  408418:	str	x1, [sp, #8]
  40841c:	add	x1, sp, #0x8
  408420:	bl	407c70 <sqrt@plt+0x5dc0>
  408424:	cbz	x0, 408434 <sqrt@plt+0x6584>
  408428:	ldr	w8, [x0, #32]
  40842c:	orr	w8, w8, #0x2
  408430:	str	w8, [x0, #32]
  408434:	ldp	x29, x30, [sp, #16]
  408438:	mov	w0, #0x1                   	// #1
  40843c:	add	sp, sp, #0x20
  408440:	ret
  408444:	stp	x29, x30, [sp, #-48]!
  408448:	str	x21, [sp, #16]
  40844c:	stp	x20, x19, [sp, #32]
  408450:	mov	x29, sp
  408454:	str	x1, [x29, #24]
  408458:	add	x1, x29, #0x18
  40845c:	mov	x19, x4
  408460:	mov	w20, w2
  408464:	mov	x21, x0
  408468:	bl	407c70 <sqrt@plt+0x5dc0>
  40846c:	cbz	x0, 408488 <sqrt@plt+0x65d8>
  408470:	mov	x1, x0
  408474:	mov	w4, #0x1                   	// #1
  408478:	mov	x0, x21
  40847c:	mov	w2, w20
  408480:	mov	x3, x19
  408484:	bl	406fb4 <sqrt@plt+0x5104>
  408488:	ldp	x20, x19, [sp, #32]
  40848c:	ldr	x21, [sp, #16]
  408490:	mov	w0, wzr
  408494:	ldp	x29, x30, [sp], #48
  408498:	ret
  40849c:	sub	sp, sp, #0x30
  4084a0:	stp	x29, x30, [sp, #16]
  4084a4:	stp	x20, x19, [sp, #32]
  4084a8:	add	x29, sp, #0x10
  4084ac:	str	x1, [sp, #8]
  4084b0:	add	x1, sp, #0x8
  4084b4:	mov	x19, x4
  4084b8:	bl	4080bc <sqrt@plt+0x620c>
  4084bc:	cbz	x0, 4084fc <sqrt@plt+0x664c>
  4084c0:	ldr	w8, [x0, #32]
  4084c4:	mov	x20, x0
  4084c8:	orr	w8, w8, #0x2
  4084cc:	str	w8, [x0, #32]
  4084d0:	cbz	x19, 4084fc <sqrt@plt+0x664c>
  4084d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4084d8:	add	x0, x0, #0xb1d
  4084dc:	mov	x1, x19
  4084e0:	bl	401a10 <fputs@plt>
  4084e4:	mov	x0, x20
  4084e8:	mov	x1, x19
  4084ec:	bl	40665c <sqrt@plt+0x47ac>
  4084f0:	mov	w0, #0xa                   	// #10
  4084f4:	mov	x1, x19
  4084f8:	bl	401aa0 <putc@plt>
  4084fc:	ldp	x20, x19, [sp, #32]
  408500:	ldp	x29, x30, [sp, #16]
  408504:	mov	w0, wzr
  408508:	add	sp, sp, #0x30
  40850c:	ret
  408510:	stp	x29, x30, [sp, #-48]!
  408514:	str	x21, [sp, #16]
  408518:	stp	x20, x19, [sp, #32]
  40851c:	mov	x29, sp
  408520:	str	x1, [x29, #24]
  408524:	add	x1, x29, #0x18
  408528:	mov	x19, x4
  40852c:	mov	w20, w2
  408530:	mov	x21, x0
  408534:	bl	4080bc <sqrt@plt+0x620c>
  408538:	cbz	x0, 408554 <sqrt@plt+0x66a4>
  40853c:	mov	x1, x0
  408540:	mov	x0, x21
  408544:	mov	w2, w20
  408548:	mov	x3, x19
  40854c:	mov	w4, wzr
  408550:	bl	406fb4 <sqrt@plt+0x5104>
  408554:	ldp	x20, x19, [sp, #32]
  408558:	ldr	x21, [sp, #16]
  40855c:	mov	w0, wzr
  408560:	ldp	x29, x30, [sp], #48
  408564:	ret
  408568:	sub	sp, sp, #0x30
  40856c:	stp	x29, x30, [sp, #16]
  408570:	stp	x20, x19, [sp, #32]
  408574:	add	x29, sp, #0x10
  408578:	str	x1, [sp, #8]
  40857c:	add	x1, sp, #0x8
  408580:	mov	x19, x4
  408584:	bl	407c70 <sqrt@plt+0x5dc0>
  408588:	cbz	x0, 4085c8 <sqrt@plt+0x6718>
  40858c:	ldr	w8, [x0, #32]
  408590:	mov	x20, x0
  408594:	orr	w8, w8, #0x2
  408598:	str	w8, [x0, #32]
  40859c:	cbz	x19, 4085c8 <sqrt@plt+0x6718>
  4085a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  4085a4:	add	x0, x0, #0xb1d
  4085a8:	mov	x1, x19
  4085ac:	bl	401a10 <fputs@plt>
  4085b0:	mov	x0, x20
  4085b4:	mov	x1, x19
  4085b8:	bl	40665c <sqrt@plt+0x47ac>
  4085bc:	mov	w0, #0xa                   	// #10
  4085c0:	mov	x1, x19
  4085c4:	bl	401aa0 <putc@plt>
  4085c8:	ldp	x20, x19, [sp, #32]
  4085cc:	ldp	x29, x30, [sp, #16]
  4085d0:	mov	w0, wzr
  4085d4:	add	sp, sp, #0x30
  4085d8:	ret
  4085dc:	stp	x29, x30, [sp, #-48]!
  4085e0:	str	x21, [sp, #16]
  4085e4:	stp	x20, x19, [sp, #32]
  4085e8:	mov	x29, sp
  4085ec:	str	x1, [x29, #24]
  4085f0:	add	x1, x29, #0x18
  4085f4:	mov	x19, x4
  4085f8:	mov	w20, w2
  4085fc:	mov	x21, x0
  408600:	bl	407c70 <sqrt@plt+0x5dc0>
  408604:	cbz	x0, 408620 <sqrt@plt+0x6770>
  408608:	mov	x1, x0
  40860c:	mov	x0, x21
  408610:	mov	w2, w20
  408614:	mov	x3, x19
  408618:	mov	w4, wzr
  40861c:	bl	406fb4 <sqrt@plt+0x5104>
  408620:	ldp	x20, x19, [sp, #32]
  408624:	ldr	x21, [sp, #16]
  408628:	mov	w0, wzr
  40862c:	ldp	x29, x30, [sp], #48
  408630:	ret
  408634:	sub	sp, sp, #0x30
  408638:	stp	x29, x30, [sp, #16]
  40863c:	stp	x20, x19, [sp, #32]
  408640:	add	x29, sp, #0x10
  408644:	str	x1, [sp, #8]
  408648:	add	x1, sp, #0x8
  40864c:	mov	x19, x4
  408650:	bl	408034 <sqrt@plt+0x6184>
  408654:	cbz	x0, 408694 <sqrt@plt+0x67e4>
  408658:	ldr	w8, [x0, #32]
  40865c:	mov	x20, x0
  408660:	orr	w8, w8, #0x2
  408664:	str	w8, [x0, #32]
  408668:	cbz	x19, 408694 <sqrt@plt+0x67e4>
  40866c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408670:	add	x0, x0, #0xb1d
  408674:	mov	x1, x19
  408678:	bl	401a10 <fputs@plt>
  40867c:	mov	x0, x20
  408680:	mov	x1, x19
  408684:	bl	40665c <sqrt@plt+0x47ac>
  408688:	mov	w0, #0xa                   	// #10
  40868c:	mov	x1, x19
  408690:	bl	401aa0 <putc@plt>
  408694:	ldp	x20, x19, [sp, #32]
  408698:	ldp	x29, x30, [sp, #16]
  40869c:	mov	w0, wzr
  4086a0:	add	sp, sp, #0x30
  4086a4:	ret
  4086a8:	stp	x29, x30, [sp, #-48]!
  4086ac:	str	x21, [sp, #16]
  4086b0:	stp	x20, x19, [sp, #32]
  4086b4:	mov	x29, sp
  4086b8:	str	x1, [x29, #24]
  4086bc:	add	x1, x29, #0x18
  4086c0:	mov	x19, x4
  4086c4:	mov	w21, w2
  4086c8:	mov	x20, x0
  4086cc:	bl	408034 <sqrt@plt+0x6184>
  4086d0:	cbz	x0, 408700 <sqrt@plt+0x6850>
  4086d4:	mov	x1, x0
  4086d8:	tbnz	w21, #31, 4086f4 <sqrt@plt+0x6844>
  4086dc:	add	w2, w21, #0x1
  4086e0:	mov	x0, x20
  4086e4:	mov	x3, x19
  4086e8:	mov	w4, wzr
  4086ec:	bl	406fb4 <sqrt@plt+0x5104>
  4086f0:	b	408700 <sqrt@plt+0x6850>
  4086f4:	ldr	w8, [x1, #32]
  4086f8:	orr	w8, w8, #0x4
  4086fc:	str	w8, [x1, #32]
  408700:	ldp	x20, x19, [sp, #32]
  408704:	ldr	x21, [sp, #16]
  408708:	mov	w0, wzr
  40870c:	ldp	x29, x30, [sp], #48
  408710:	ret
  408714:	cbz	x4, 408734 <sqrt@plt+0x6884>
  408718:	stp	x29, x30, [sp, #-16]!
  40871c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408720:	add	x0, x0, #0xb2f
  408724:	mov	x1, x4
  408728:	mov	x29, sp
  40872c:	bl	401a10 <fputs@plt>
  408730:	ldp	x29, x30, [sp], #16
  408734:	mov	w0, wzr
  408738:	ret
  40873c:	sub	sp, sp, #0x30
  408740:	stp	x29, x30, [sp, #16]
  408744:	stp	x20, x19, [sp, #32]
  408748:	add	x29, sp, #0x10
  40874c:	mov	x0, sp
  408750:	mov	x19, x3
  408754:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  408758:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2248>
  40875c:	add	x20, x20, #0xc14
  408760:	mov	x0, sp
  408764:	mov	x1, x19
  408768:	bl	4087d4 <sqrt@plt+0x6924>
  40876c:	cbz	w0, 408784 <sqrt@plt+0x68d4>
  408770:	mov	x0, sp
  408774:	mov	x1, x20
  408778:	bl	408968 <sqrt@plt+0x6ab8>
  40877c:	cbz	x0, 408760 <sqrt@plt+0x68b0>
  408780:	b	4087a0 <sqrt@plt+0x68f0>
  408784:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408788:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  40878c:	add	x1, x1, #0xd38
  408790:	add	x0, x0, #0xbf5
  408794:	mov	x2, x1
  408798:	mov	x3, x1
  40879c:	bl	40c880 <sqrt@plt+0xa9d0>
  4087a0:	mov	x0, sp
  4087a4:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4087a8:	ldp	x20, x19, [sp, #32]
  4087ac:	ldp	x29, x30, [sp, #16]
  4087b0:	mov	w0, wzr
  4087b4:	add	sp, sp, #0x30
  4087b8:	ret
  4087bc:	b	4087c0 <sqrt@plt+0x6910>
  4087c0:	mov	x19, x0
  4087c4:	mov	x0, sp
  4087c8:	bl	412960 <_ZdlPvm@@Base+0xba8>
  4087cc:	mov	x0, x19
  4087d0:	bl	401e00 <_Unwind_Resume@plt>
  4087d4:	sub	sp, sp, #0x60
  4087d8:	stp	x29, x30, [sp, #16]
  4087dc:	stp	x26, x25, [sp, #32]
  4087e0:	stp	x24, x23, [sp, #48]
  4087e4:	stp	x22, x21, [sp, #64]
  4087e8:	stp	x20, x19, [sp, #80]
  4087ec:	add	x29, sp, #0x10
  4087f0:	mov	x19, x1
  4087f4:	mov	x20, x0
  4087f8:	bl	41302c <_ZdlPvm@@Base+0x1274>
  4087fc:	mov	x0, x19
  408800:	bl	401c30 <getc@plt>
  408804:	cmn	w0, #0x1
  408808:	b.eq	408948 <sqrt@plt+0x6a98>  // b.none
  40880c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408810:	ldr	w9, [x8, #464]
  408814:	adrp	x24, 42a000 <_Znam@GLIBCXX_3.4>
  408818:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2248>
  40881c:	adrp	x23, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408820:	mov	w21, w0
  408824:	add	x24, x24, #0x278
  408828:	add	x22, x22, #0xf8c
  40882c:	add	x23, x23, #0xd38
  408830:	mov	w25, #0x1                   	// #1
  408834:	add	w9, w9, #0x1
  408838:	mov	w26, #0x4801                	// #18433
  40883c:	str	w9, [x8, #464]
  408840:	add	w8, w21, #0x1
  408844:	cmp	w8, #0xe
  408848:	b.hi	408858 <sqrt@plt+0x69a8>  // b.pmore
  40884c:	lsl	w8, w25, w8
  408850:	tst	w8, w26
  408854:	b.ne	4088b8 <sqrt@plt+0x6a08>  // b.any
  408858:	ldrb	w8, [x24, w21, sxtw]
  40885c:	cbnz	w8, 408880 <sqrt@plt+0x69d0>
  408860:	mov	x0, sp
  408864:	mov	w1, w21
  408868:	bl	40c658 <sqrt@plt+0xa7a8>
  40886c:	mov	x1, sp
  408870:	mov	x0, x22
  408874:	mov	x2, x23
  408878:	mov	x3, x23
  40887c:	bl	40c880 <sqrt@plt+0xa9d0>
  408880:	ldp	w8, w9, [x20, #8]
  408884:	cmp	w8, w9
  408888:	b.lt	408898 <sqrt@plt+0x69e8>  // b.tstop
  40888c:	mov	x0, x20
  408890:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  408894:	ldr	w8, [x20, #8]
  408898:	ldr	x9, [x20]
  40889c:	add	w10, w8, #0x1
  4088a0:	mov	x0, x19
  4088a4:	str	w10, [x20, #8]
  4088a8:	strb	w21, [x9, w8, sxtw]
  4088ac:	bl	401c30 <getc@plt>
  4088b0:	mov	w21, w0
  4088b4:	b	408840 <sqrt@plt+0x6990>
  4088b8:	ldp	w8, w9, [x20, #8]
  4088bc:	cmp	w8, w9
  4088c0:	b.lt	4088d0 <sqrt@plt+0x6a20>  // b.tstop
  4088c4:	mov	x0, x20
  4088c8:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4088cc:	ldr	w8, [x20, #8]
  4088d0:	ldr	x9, [x20]
  4088d4:	add	w10, w8, #0x1
  4088d8:	mov	w11, #0xa                   	// #10
  4088dc:	str	w10, [x20, #8]
  4088e0:	strb	w11, [x9, w8, sxtw]
  4088e4:	ldp	w8, w9, [x20, #8]
  4088e8:	cmp	w8, w9
  4088ec:	b.lt	4088fc <sqrt@plt+0x6a4c>  // b.tstop
  4088f0:	mov	x0, x20
  4088f4:	bl	412b30 <_ZdlPvm@@Base+0xd78>
  4088f8:	ldr	w8, [x20, #8]
  4088fc:	ldr	x9, [x20]
  408900:	add	w10, w8, #0x1
  408904:	cmp	w21, #0xd
  408908:	str	w10, [x20, #8]
  40890c:	strb	wzr, [x9, w8, sxtw]
  408910:	b.ne	408940 <sqrt@plt+0x6a90>  // b.any
  408914:	mov	x0, x19
  408918:	bl	401c30 <getc@plt>
  40891c:	mov	w8, w0
  408920:	cmn	w0, #0x1
  408924:	mov	w0, #0x1                   	// #1
  408928:	b.eq	40894c <sqrt@plt+0x6a9c>  // b.none
  40892c:	cmp	w8, #0xa
  408930:	b.eq	40894c <sqrt@plt+0x6a9c>  // b.none
  408934:	mov	w0, w8
  408938:	mov	x1, x19
  40893c:	bl	401a30 <ungetc@plt>
  408940:	mov	w0, #0x1                   	// #1
  408944:	b	40894c <sqrt@plt+0x6a9c>
  408948:	mov	w0, wzr
  40894c:	ldp	x20, x19, [sp, #80]
  408950:	ldp	x22, x21, [sp, #64]
  408954:	ldp	x24, x23, [sp, #48]
  408958:	ldp	x26, x25, [sp, #32]
  40895c:	ldp	x29, x30, [sp, #16]
  408960:	add	sp, sp, #0x60
  408964:	ret
  408968:	stp	x29, x30, [sp, #-48]!
  40896c:	str	x21, [sp, #16]
  408970:	stp	x20, x19, [sp, #32]
  408974:	mov	x29, sp
  408978:	ldrsw	x21, [x0, #8]
  40897c:	mov	x20, x0
  408980:	mov	x0, x1
  408984:	mov	x19, x1
  408988:	bl	401a60 <strlen@plt>
  40898c:	add	x8, x0, #0x3
  408990:	cmp	x8, x21
  408994:	b.hi	408a3c <sqrt@plt+0x6b8c>  // b.pmore
  408998:	cmp	w21, #0x0
  40899c:	b.gt	4089b0 <sqrt@plt+0x6b00>
  4089a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4089a4:	add	x1, x1, #0xfac
  4089a8:	mov	w0, #0x62                  	// #98
  4089ac:	bl	40b8ec <sqrt@plt+0x9a3c>
  4089b0:	ldr	x9, [x20]
  4089b4:	ldrb	w8, [x9]
  4089b8:	cmp	w8, #0x25
  4089bc:	b.ne	408a3c <sqrt@plt+0x6b8c>  // b.any
  4089c0:	ldr	w8, [x20, #8]
  4089c4:	cmp	w8, #0x1
  4089c8:	b.gt	4089e0 <sqrt@plt+0x6b30>
  4089cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  4089d0:	add	x1, x1, #0xfac
  4089d4:	mov	w0, #0x62                  	// #98
  4089d8:	bl	40b8ec <sqrt@plt+0x9a3c>
  4089dc:	ldr	x9, [x20]
  4089e0:	ldrb	w8, [x9, #1]
  4089e4:	cmp	w8, #0x25
  4089e8:	b.ne	408a3c <sqrt@plt+0x6b8c>  // b.any
  4089ec:	ldrb	w8, [x19]
  4089f0:	add	x0, x9, #0x2
  4089f4:	cbz	w8, 408a10 <sqrt@plt+0x6b60>
  4089f8:	ldrb	w9, [x0]
  4089fc:	cmp	w9, w8, uxtb
  408a00:	b.ne	408a3c <sqrt@plt+0x6b8c>  // b.any
  408a04:	ldrb	w8, [x19, #1]!
  408a08:	add	x0, x0, #0x1
  408a0c:	cbnz	w8, 4089f8 <sqrt@plt+0x6b48>
  408a10:	ldurb	w8, [x19, #-1]
  408a14:	cmp	w8, #0x3a
  408a18:	b.eq	408a40 <sqrt@plt+0x6b90>  // b.none
  408a1c:	ldrb	w8, [x0]
  408a20:	cbz	x8, 408a40 <sqrt@plt+0x6b90>
  408a24:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408a28:	add	x9, x9, #0xa9
  408a2c:	ldrb	w8, [x9, x8]
  408a30:	cmp	w8, #0x0
  408a34:	csel	x0, xzr, x0, eq  // eq = none
  408a38:	b	408a40 <sqrt@plt+0x6b90>
  408a3c:	mov	x0, xzr
  408a40:	ldp	x20, x19, [sp, #32]
  408a44:	ldr	x21, [sp, #16]
  408a48:	ldp	x29, x30, [sp], #48
  408a4c:	ret
  408a50:	stp	x29, x30, [sp, #-64]!
  408a54:	stp	x24, x23, [sp, #16]
  408a58:	stp	x22, x21, [sp, #32]
  408a5c:	stp	x20, x19, [sp, #48]
  408a60:	ldr	x20, [x0]
  408a64:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408a68:	add	x8, x8, #0xa9
  408a6c:	mov	x19, x1
  408a70:	ldrb	w9, [x20]
  408a74:	mov	x29, sp
  408a78:	ldrb	w10, [x8, x9]
  408a7c:	cbz	w10, 408a98 <sqrt@plt+0x6be8>
  408a80:	add	x10, x20, #0x1
  408a84:	str	x10, [x0]
  408a88:	ldrb	w9, [x10], #1
  408a8c:	ldrb	w11, [x8, x9]
  408a90:	cbnz	w11, 408a84 <sqrt@plt+0x6bd4>
  408a94:	sub	x20, x10, #0x1
  408a98:	cbz	w9, 408b04 <sqrt@plt+0x6c54>
  408a9c:	add	x10, x20, #0x1
  408aa0:	str	x10, [x0]
  408aa4:	mov	x9, x10
  408aa8:	ldrb	w10, [x10]
  408aac:	cbz	x10, 408abc <sqrt@plt+0x6c0c>
  408ab0:	ldrb	w11, [x8, x10]
  408ab4:	add	x10, x9, #0x1
  408ab8:	cbz	w11, 408aa0 <sqrt@plt+0x6bf0>
  408abc:	cmp	w2, #0x1
  408ac0:	b.lt	408b04 <sqrt@plt+0x6c54>  // b.tstop
  408ac4:	mov	x21, xzr
  408ac8:	sub	x22, x9, x20
  408acc:	mov	w24, w2
  408ad0:	ldr	x23, [x19, x21, lsl #3]
  408ad4:	mov	x0, x23
  408ad8:	bl	401a60 <strlen@plt>
  408adc:	cmp	x0, x22
  408ae0:	b.ne	408af8 <sqrt@plt+0x6c48>  // b.any
  408ae4:	mov	x0, x23
  408ae8:	mov	x1, x20
  408aec:	mov	x2, x22
  408af0:	bl	401e70 <bcmp@plt>
  408af4:	cbz	w0, 408b08 <sqrt@plt+0x6c58>
  408af8:	add	x21, x21, #0x1
  408afc:	cmp	x24, x21
  408b00:	b.ne	408ad0 <sqrt@plt+0x6c20>  // b.any
  408b04:	mov	w21, #0xffffffff            	// #-1
  408b08:	mov	w0, w21
  408b0c:	ldp	x20, x19, [sp, #48]
  408b10:	ldp	x22, x21, [sp, #32]
  408b14:	ldp	x24, x23, [sp, #16]
  408b18:	ldp	x29, x30, [sp], #64
  408b1c:	ret
  408b20:	stp	x29, x30, [sp, #-32]!
  408b24:	stp	x20, x19, [sp, #16]
  408b28:	mov	x29, sp
  408b2c:	mov	x19, x1
  408b30:	mov	x20, x0
  408b34:	bl	401c30 <getc@plt>
  408b38:	cmn	w0, #0x1
  408b3c:	b.eq	408b8c <sqrt@plt+0x6cdc>  // b.none
  408b40:	cmp	w0, #0xa
  408b44:	b.eq	408ba8 <sqrt@plt+0x6cf8>  // b.none
  408b48:	cmp	w0, #0xd
  408b4c:	b.ne	408b98 <sqrt@plt+0x6ce8>  // b.any
  408b50:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408b54:	ldr	w9, [x8, #464]
  408b58:	add	w9, w9, #0x1
  408b5c:	str	w9, [x8, #464]
  408b60:	cbz	x19, 408b70 <sqrt@plt+0x6cc0>
  408b64:	mov	w0, #0xd                   	// #13
  408b68:	mov	x1, x19
  408b6c:	bl	401aa0 <putc@plt>
  408b70:	mov	x0, x20
  408b74:	bl	401c30 <getc@plt>
  408b78:	cmn	w0, #0x1
  408b7c:	b.eq	408b8c <sqrt@plt+0x6cdc>  // b.none
  408b80:	cmp	w0, #0xa
  408b84:	b.ne	408b98 <sqrt@plt+0x6ce8>  // b.any
  408b88:	cbnz	x19, 408bbc <sqrt@plt+0x6d0c>
  408b8c:	ldp	x20, x19, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #32
  408b94:	ret
  408b98:	mov	x1, x20
  408b9c:	ldp	x20, x19, [sp, #16]
  408ba0:	ldp	x29, x30, [sp], #32
  408ba4:	b	401a30 <ungetc@plt>
  408ba8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408bac:	ldr	w9, [x8, #464]
  408bb0:	add	w9, w9, #0x1
  408bb4:	str	w9, [x8, #464]
  408bb8:	cbz	x19, 408b8c <sqrt@plt+0x6cdc>
  408bbc:	mov	x1, x19
  408bc0:	ldp	x20, x19, [sp, #16]
  408bc4:	mov	w0, #0xa                   	// #10
  408bc8:	ldp	x29, x30, [sp], #32
  408bcc:	b	401aa0 <putc@plt>
  408bd0:	sub	sp, sp, #0x70
  408bd4:	stp	x29, x30, [sp, #32]
  408bd8:	stp	x26, x25, [sp, #48]
  408bdc:	stp	x24, x23, [sp, #64]
  408be0:	stp	x22, x21, [sp, #80]
  408be4:	stp	x20, x19, [sp, #96]
  408be8:	add	x29, sp, #0x20
  408bec:	adrp	x22, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408bf0:	mov	x19, x4
  408bf4:	mov	x20, x3
  408bf8:	mov	x21, x1
  408bfc:	add	x22, x22, #0xa9
  408c00:	stur	x21, [x29, #-8]
  408c04:	ldrb	w8, [x21], #1
  408c08:	ldrb	w8, [x22, x8]
  408c0c:	cbnz	w8, 408c00 <sqrt@plt+0x6d50>
  408c10:	sub	x0, x29, #0x8
  408c14:	sub	x1, x29, #0xc
  408c18:	bl	406af8 <sqrt@plt+0x4c48>
  408c1c:	cbz	w0, 408e44 <sqrt@plt+0x6f94>
  408c20:	ldur	x9, [x29, #-8]
  408c24:	ldrb	w8, [x9]
  408c28:	ldrb	w10, [x22, x8]
  408c2c:	cbz	w10, 408c40 <sqrt@plt+0x6d90>
  408c30:	ldrb	w8, [x9, #1]!
  408c34:	ldrb	w10, [x22, x8]
  408c38:	cbnz	w10, 408c30 <sqrt@plt+0x6d80>
  408c3c:	stur	x9, [x29, #-8]
  408c40:	cbz	w8, 408cac <sqrt@plt+0x6dfc>
  408c44:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  408c48:	add	x1, x1, #0x3d0
  408c4c:	sub	x0, x29, #0x8
  408c50:	mov	w2, #0x3                   	// #3
  408c54:	bl	408a50 <sqrt@plt+0x6ba0>
  408c58:	tbnz	w0, #31, 408cb4 <sqrt@plt+0x6e04>
  408c5c:	ldur	x8, [x29, #-8]
  408c60:	mov	w23, w0
  408c64:	ldrb	w9, [x8]
  408c68:	ldrb	w10, [x22, x9]
  408c6c:	cbz	w10, 408c80 <sqrt@plt+0x6dd0>
  408c70:	ldrb	w9, [x8, #1]!
  408c74:	ldrb	w10, [x22, x9]
  408c78:	cbnz	w10, 408c70 <sqrt@plt+0x6dc0>
  408c7c:	stur	x8, [x29, #-8]
  408c80:	cbz	w9, 408cc0 <sqrt@plt+0x6e10>
  408c84:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  408c88:	add	x1, x1, #0x3e8
  408c8c:	sub	x0, x29, #0x8
  408c90:	mov	w2, #0x2                   	// #2
  408c94:	bl	408a50 <sqrt@plt+0x6ba0>
  408c98:	mov	w22, w0
  408c9c:	tbz	w0, #31, 408cc4 <sqrt@plt+0x6e14>
  408ca0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408ca4:	add	x0, x0, #0xc43
  408ca8:	b	408e04 <sqrt@plt+0x6f54>
  408cac:	mov	w22, wzr
  408cb0:	b	408cd0 <sqrt@plt+0x6e20>
  408cb4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408cb8:	add	x0, x0, #0xc35
  408cbc:	b	408e04 <sqrt@plt+0x6f54>
  408cc0:	mov	w22, wzr
  408cc4:	cbz	w23, 408cd0 <sqrt@plt+0x6e20>
  408cc8:	mov	w0, #0x1                   	// #1
  408ccc:	b	408e44 <sqrt@plt+0x6f94>
  408cd0:	cbz	x19, 408cf4 <sqrt@plt+0x6e44>
  408cd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408cd8:	add	x0, x0, #0xc5f
  408cdc:	mov	x1, x19
  408ce0:	sub	x21, x21, #0x1
  408ce4:	bl	401a10 <fputs@plt>
  408ce8:	mov	x0, x21
  408cec:	mov	x1, x19
  408cf0:	bl	401a10 <fputs@plt>
  408cf4:	ldur	w23, [x29, #-12]
  408cf8:	cbz	w23, 408d94 <sqrt@plt+0x6ee4>
  408cfc:	mov	w24, wzr
  408d00:	mov	w25, #0x1                   	// #1
  408d04:	adrp	x26, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408d08:	mov	x0, x20
  408d0c:	bl	401c30 <getc@plt>
  408d10:	cmn	w0, #0x1
  408d14:	b.eq	408dfc <sqrt@plt+0x6f4c>  // b.none
  408d18:	mov	w21, w0
  408d1c:	cbz	x19, 408d2c <sqrt@plt+0x6e7c>
  408d20:	mov	w0, w21
  408d24:	mov	x1, x19
  408d28:	bl	401aa0 <putc@plt>
  408d2c:	cmp	w21, #0xa
  408d30:	b.eq	408d70 <sqrt@plt+0x6ec0>  // b.none
  408d34:	cmp	w21, #0xd
  408d38:	b.ne	408d80 <sqrt@plt+0x6ed0>  // b.any
  408d3c:	mov	x0, x20
  408d40:	bl	401c30 <getc@plt>
  408d44:	cmp	w0, #0xa
  408d48:	b.eq	408d64 <sqrt@plt+0x6eb4>  // b.none
  408d4c:	ldr	w8, [x26, #464]
  408d50:	add	w24, w24, #0x1
  408d54:	cmn	w0, #0x1
  408d58:	add	w8, w8, #0x1
  408d5c:	str	w8, [x26, #464]
  408d60:	b.eq	408d80 <sqrt@plt+0x6ed0>  // b.none
  408d64:	mov	x1, x20
  408d68:	bl	401a30 <ungetc@plt>
  408d6c:	b	408d80 <sqrt@plt+0x6ed0>
  408d70:	ldr	w8, [x26, #464]
  408d74:	add	w24, w24, #0x1
  408d78:	add	w8, w8, #0x1
  408d7c:	str	w8, [x26, #464]
  408d80:	cmp	w22, #0x0
  408d84:	csel	w8, w25, w24, eq  // eq = none
  408d88:	cmp	w8, w23
  408d8c:	add	w25, w25, #0x1
  408d90:	b.cc	408d08 <sqrt@plt+0x6e58>  // b.lo, b.ul, b.last
  408d94:	mov	x0, x20
  408d98:	mov	x1, x19
  408d9c:	bl	408b20 <sqrt@plt+0x6c70>
  408da0:	mov	x0, sp
  408da4:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  408da8:	mov	x0, sp
  408dac:	mov	x1, x20
  408db0:	bl	4087d4 <sqrt@plt+0x6924>
  408db4:	cbz	w0, 408e1c <sqrt@plt+0x6f6c>
  408db8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  408dbc:	add	x1, x1, #0xca6
  408dc0:	mov	x0, sp
  408dc4:	bl	408968 <sqrt@plt+0x6ab8>
  408dc8:	cbnz	x0, 408de8 <sqrt@plt+0x6f38>
  408dcc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408dd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408dd4:	add	x1, x1, #0xd38
  408dd8:	add	x0, x0, #0xcae
  408ddc:	mov	x2, x1
  408de0:	mov	x3, x1
  408de4:	bl	40c880 <sqrt@plt+0xa9d0>
  408de8:	cbz	x19, 408e38 <sqrt@plt+0x6f88>
  408dec:	ldr	x0, [sp]
  408df0:	mov	x1, x19
  408df4:	bl	401a10 <fputs@plt>
  408df8:	b	408e38 <sqrt@plt+0x6f88>
  408dfc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408e00:	add	x0, x0, #0xc6d
  408e04:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408e08:	add	x1, x1, #0xd38
  408e0c:	mov	x2, x1
  408e10:	mov	x3, x1
  408e14:	bl	40c880 <sqrt@plt+0xa9d0>
  408e18:	b	408e40 <sqrt@plt+0x6f90>
  408e1c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408e20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408e24:	add	x1, x1, #0xd38
  408e28:	add	x0, x0, #0xc8d
  408e2c:	mov	x2, x1
  408e30:	mov	x3, x1
  408e34:	bl	40c880 <sqrt@plt+0xa9d0>
  408e38:	mov	x0, sp
  408e3c:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408e40:	mov	w0, wzr
  408e44:	ldp	x20, x19, [sp, #96]
  408e48:	ldp	x22, x21, [sp, #80]
  408e4c:	ldp	x24, x23, [sp, #64]
  408e50:	ldp	x26, x25, [sp, #48]
  408e54:	ldp	x29, x30, [sp, #32]
  408e58:	add	sp, sp, #0x70
  408e5c:	ret
  408e60:	mov	x19, x0
  408e64:	mov	x0, sp
  408e68:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408e6c:	mov	x0, x19
  408e70:	bl	401e00 <_Unwind_Resume@plt>
  408e74:	sub	sp, sp, #0x60
  408e78:	stp	x29, x30, [sp, #32]
  408e7c:	str	x23, [sp, #48]
  408e80:	stp	x22, x21, [sp, #64]
  408e84:	stp	x20, x19, [sp, #80]
  408e88:	add	x29, sp, #0x20
  408e8c:	str	x1, [x29, #24]
  408e90:	cbz	x4, 408ffc <sqrt@plt+0x714c>
  408e94:	add	x0, x29, #0x18
  408e98:	sub	x1, x29, #0x4
  408e9c:	mov	x19, x4
  408ea0:	mov	x20, x3
  408ea4:	bl	406af8 <sqrt@plt+0x4c48>
  408ea8:	cbz	w0, 408ffc <sqrt@plt+0x714c>
  408eac:	ldur	w21, [x29, #-4]
  408eb0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  408eb4:	add	x1, x1, #0xcc3
  408eb8:	mov	x0, x19
  408ebc:	mov	w2, w21
  408ec0:	bl	401a70 <fprintf@plt>
  408ec4:	cbz	w21, 408f44 <sqrt@plt+0x7094>
  408ec8:	adrp	x23, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408ecc:	mov	x0, x20
  408ed0:	bl	401c30 <getc@plt>
  408ed4:	cmn	w0, #0x1
  408ed8:	b.eq	408f88 <sqrt@plt+0x70d8>  // b.none
  408edc:	mov	x1, x19
  408ee0:	mov	w22, w0
  408ee4:	bl	401aa0 <putc@plt>
  408ee8:	cmp	w22, #0xa
  408eec:	sub	w21, w21, #0x1
  408ef0:	b.eq	408f30 <sqrt@plt+0x7080>  // b.none
  408ef4:	cmp	w22, #0xd
  408ef8:	b.ne	408f28 <sqrt@plt+0x7078>  // b.any
  408efc:	mov	x0, x20
  408f00:	bl	401c30 <getc@plt>
  408f04:	cmp	w0, #0xa
  408f08:	b.eq	408f20 <sqrt@plt+0x7070>  // b.none
  408f0c:	ldr	w8, [x23, #464]
  408f10:	cmn	w0, #0x1
  408f14:	add	w8, w8, #0x1
  408f18:	str	w8, [x23, #464]
  408f1c:	b.eq	408f28 <sqrt@plt+0x7078>  // b.none
  408f20:	mov	x1, x20
  408f24:	bl	401a30 <ungetc@plt>
  408f28:	cbnz	w21, 408ecc <sqrt@plt+0x701c>
  408f2c:	b	408f40 <sqrt@plt+0x7090>
  408f30:	ldr	w8, [x23, #464]
  408f34:	add	w8, w8, #0x1
  408f38:	str	w8, [x23, #464]
  408f3c:	cbnz	w21, 408ecc <sqrt@plt+0x701c>
  408f40:	stur	wzr, [x29, #-4]
  408f44:	mov	x0, x20
  408f48:	mov	x1, x19
  408f4c:	bl	408b20 <sqrt@plt+0x6c70>
  408f50:	add	x0, sp, #0x8
  408f54:	bl	4127c0 <_ZdlPvm@@Base+0xa08>
  408f58:	add	x0, sp, #0x8
  408f5c:	mov	x1, x20
  408f60:	bl	4087d4 <sqrt@plt+0x6924>
  408f64:	cbz	w0, 408fac <sqrt@plt+0x70fc>
  408f68:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  408f6c:	add	x1, x1, #0xd20
  408f70:	add	x0, sp, #0x8
  408f74:	bl	408968 <sqrt@plt+0x6ab8>
  408f78:	cbz	x0, 408fcc <sqrt@plt+0x711c>
  408f7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408f80:	add	x0, x0, #0xd41
  408f84:	b	408fec <sqrt@plt+0x713c>
  408f88:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408f8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408f90:	add	x1, x1, #0xd38
  408f94:	add	x0, x0, #0xce3
  408f98:	mov	x2, x1
  408f9c:	mov	x3, x1
  408fa0:	stur	w21, [x29, #-4]
  408fa4:	bl	40c880 <sqrt@plt+0xa9d0>
  408fa8:	b	408ffc <sqrt@plt+0x714c>
  408fac:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408fb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408fb4:	add	x1, x1, #0xd38
  408fb8:	add	x0, x0, #0xd05
  408fbc:	mov	x2, x1
  408fc0:	mov	x3, x1
  408fc4:	bl	40c880 <sqrt@plt+0xa9d0>
  408fc8:	b	408ff4 <sqrt@plt+0x7144>
  408fcc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  408fd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  408fd4:	add	x1, x1, #0xd38
  408fd8:	add	x0, x0, #0xd2a
  408fdc:	mov	x2, x1
  408fe0:	mov	x3, x1
  408fe4:	bl	40c880 <sqrt@plt+0xa9d0>
  408fe8:	ldr	x0, [sp, #8]
  408fec:	mov	x1, x19
  408ff0:	bl	401a10 <fputs@plt>
  408ff4:	add	x0, sp, #0x8
  408ff8:	bl	412960 <_ZdlPvm@@Base+0xba8>
  408ffc:	ldp	x20, x19, [sp, #80]
  409000:	ldp	x22, x21, [sp, #64]
  409004:	ldr	x23, [sp, #48]
  409008:	ldp	x29, x30, [sp, #32]
  40900c:	mov	w0, wzr
  409010:	add	sp, sp, #0x60
  409014:	ret
  409018:	mov	x19, x0
  40901c:	add	x0, sp, #0x8
  409020:	bl	412960 <_ZdlPvm@@Base+0xba8>
  409024:	mov	x0, x19
  409028:	bl	401e00 <_Unwind_Resume@plt>
  40902c:	stp	x29, x30, [sp, #-32]!
  409030:	str	x19, [sp, #16]
  409034:	mov	x29, sp
  409038:	mov	w8, #0x4                   	// #4
  40903c:	mov	x19, x0
  409040:	str	x8, [x0]
  409044:	mov	w0, #0x10                  	// #16
  409048:	bl	401a00 <_Znam@plt>
  40904c:	stp	xzr, x0, [x19, #8]
  409050:	ldr	x19, [sp, #16]
  409054:	ldp	x29, x30, [sp], #32
  409058:	ret
  40905c:	stp	x29, x30, [sp, #-32]!
  409060:	stp	x20, x19, [sp, #16]
  409064:	mov	x29, sp
  409068:	mov	x20, x1
  40906c:	mov	x19, x0
  409070:	cbnz	x1, 409090 <sqrt@plt+0x71e0>
  409074:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409078:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40907c:	add	x1, x1, #0xd38
  409080:	add	x0, x0, #0x88
  409084:	mov	x2, x1
  409088:	mov	x3, x1
  40908c:	bl	40c8e8 <sqrt@plt+0xaa38>
  409090:	lsl	x8, x20, #2
  409094:	cmp	xzr, x20, lsr #62
  409098:	csinv	x0, x8, xzr, eq  // eq = none
  40909c:	str	x20, [x19]
  4090a0:	bl	401a00 <_Znam@plt>
  4090a4:	stp	xzr, x0, [x19, #8]
  4090a8:	ldp	x20, x19, [sp, #16]
  4090ac:	ldp	x29, x30, [sp], #32
  4090b0:	ret
  4090b4:	ldr	x0, [x0, #16]
  4090b8:	cbz	x0, 4090c0 <sqrt@plt+0x7210>
  4090bc:	b	401d00 <_ZdaPv@plt>
  4090c0:	ret
  4090c4:	stp	x29, x30, [sp, #-48]!
  4090c8:	stp	x22, x21, [sp, #16]
  4090cc:	stp	x20, x19, [sp, #32]
  4090d0:	mov	x29, sp
  4090d4:	ldp	x8, x22, [x0]
  4090d8:	mov	x19, x0
  4090dc:	mov	w20, w1
  4090e0:	cmp	x22, x8
  4090e4:	b.cc	409134 <sqrt@plt+0x7284>  // b.lo, b.ul, b.last
  4090e8:	ldr	x21, [x19, #16]
  4090ec:	lsl	x9, x8, #1
  4090f0:	lsl	x8, x8, #3
  4090f4:	cmp	xzr, x9, lsr #62
  4090f8:	csinv	x0, x8, xzr, eq  // eq = none
  4090fc:	str	x9, [x19]
  409100:	bl	401a00 <_Znam@plt>
  409104:	str	x0, [x19, #16]
  409108:	cbz	x22, 409124 <sqrt@plt+0x7274>
  40910c:	mov	x8, x21
  409110:	ldr	w9, [x8], #4
  409114:	subs	x22, x22, #0x1
  409118:	str	w9, [x0], #4
  40911c:	b.ne	409110 <sqrt@plt+0x7260>  // b.any
  409120:	b	409128 <sqrt@plt+0x7278>
  409124:	cbz	x21, 409154 <sqrt@plt+0x72a4>
  409128:	mov	x0, x21
  40912c:	bl	401d00 <_ZdaPv@plt>
  409130:	ldr	x22, [x19, #8]
  409134:	ldr	x8, [x19, #16]
  409138:	add	x9, x22, #0x1
  40913c:	str	w20, [x8, x22, lsl #2]
  409140:	str	x9, [x19, #8]
  409144:	ldp	x20, x19, [sp, #32]
  409148:	ldp	x22, x21, [sp, #16]
  40914c:	ldp	x29, x30, [sp], #48
  409150:	ret
  409154:	mov	x22, xzr
  409158:	b	409134 <sqrt@plt+0x7284>
  40915c:	stp	x29, x30, [sp, #-32]!
  409160:	stp	x20, x19, [sp, #16]
  409164:	mov	x29, sp
  409168:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40916c:	ldr	q0, [x8]
  409170:	mov	x19, x0
  409174:	str	q0, [x0]
  409178:	mov	w0, #0x200                 	// #512
  40917c:	bl	401a00 <_Znam@plt>
  409180:	mov	w2, #0x200                 	// #512
  409184:	mov	w1, wzr
  409188:	mov	x20, x0
  40918c:	bl	401b10 <memset@plt>
  409190:	str	x20, [x19, #16]
  409194:	ldp	x20, x19, [sp, #16]
  409198:	ldp	x29, x30, [sp], #32
  40919c:	ret
  4091a0:	ldr	x0, [x0, #16]
  4091a4:	cbz	x0, 4091ac <sqrt@plt+0x72fc>
  4091a8:	b	401d00 <_ZdaPv@plt>
  4091ac:	ret
  4091b0:	stp	x29, x30, [sp, #-80]!
  4091b4:	str	x25, [sp, #16]
  4091b8:	stp	x24, x23, [sp, #32]
  4091bc:	stp	x22, x21, [sp, #48]
  4091c0:	stp	x20, x19, [sp, #64]
  4091c4:	mov	x29, sp
  4091c8:	ldp	x8, x24, [x0]
  4091cc:	mov	x19, x0
  4091d0:	mov	x20, x1
  4091d4:	cmp	x24, x8
  4091d8:	b.cc	409240 <sqrt@plt+0x7390>  // b.lo, b.ul, b.last
  4091dc:	ldr	x21, [x19, #16]
  4091e0:	lsl	x25, x8, #1
  4091e4:	lsl	x23, x8, #3
  4091e8:	cmp	xzr, x25, lsr #62
  4091ec:	csinv	x0, x23, xzr, eq  // eq = none
  4091f0:	str	x25, [x19]
  4091f4:	bl	401a00 <_Znam@plt>
  4091f8:	mov	x22, x0
  4091fc:	cbz	x25, 409210 <sqrt@plt+0x7360>
  409200:	mov	x0, x22
  409204:	mov	w1, wzr
  409208:	mov	x2, x23
  40920c:	bl	401b10 <memset@plt>
  409210:	str	x22, [x19, #16]
  409214:	cbz	x24, 409230 <sqrt@plt+0x7380>
  409218:	mov	x8, x21
  40921c:	ldr	w9, [x8], #4
  409220:	subs	x24, x24, #0x1
  409224:	str	w9, [x22], #4
  409228:	b.ne	40921c <sqrt@plt+0x736c>  // b.any
  40922c:	b	409234 <sqrt@plt+0x7384>
  409230:	cbz	x21, 40926c <sqrt@plt+0x73bc>
  409234:	mov	x0, x21
  409238:	bl	401d00 <_ZdaPv@plt>
  40923c:	ldr	x24, [x19, #8]
  409240:	ldr	x8, [x19, #16]
  409244:	ldr	x25, [sp, #16]
  409248:	str	w20, [x8, x24, lsl #2]
  40924c:	ldr	x8, [x19, #8]
  409250:	add	x8, x8, #0x1
  409254:	str	x8, [x19, #8]
  409258:	ldp	x20, x19, [sp, #64]
  40925c:	ldp	x22, x21, [sp, #48]
  409260:	ldp	x24, x23, [sp, #32]
  409264:	ldp	x29, x30, [sp], #80
  409268:	ret
  40926c:	mov	x24, xzr
  409270:	b	409240 <sqrt@plt+0x7390>
  409274:	stp	x29, x30, [sp, #-32]!
  409278:	stp	x20, x19, [sp, #16]
  40927c:	mov	x29, sp
  409280:	ldr	x20, [x0, #8]
  409284:	mov	x19, x0
  409288:	add	x0, x20, #0x1
  40928c:	bl	401a00 <_Znam@plt>
  409290:	cbz	x20, 4092b0 <sqrt@plt+0x7400>
  409294:	ldr	x8, [x19, #16]
  409298:	mov	x9, x0
  40929c:	mov	x10, x20
  4092a0:	ldr	w11, [x8], #4
  4092a4:	subs	x10, x10, #0x1
  4092a8:	strb	w11, [x9], #1
  4092ac:	b.ne	4092a0 <sqrt@plt+0x73f0>  // b.any
  4092b0:	strb	wzr, [x0, x20]
  4092b4:	ldp	x20, x19, [sp, #16]
  4092b8:	ldp	x29, x30, [sp], #32
  4092bc:	ret
  4092c0:	str	xzr, [x0, #8]
  4092c4:	ret
  4092c8:	mov	w8, #0x3e80000             	// #65536000
  4092cc:	mov	w9, #0x4dd3                	// #19923
  4092d0:	sub	w8, w8, w0, lsl #16
  4092d4:	movk	w9, #0x1062, lsl #16
  4092d8:	umull	x8, w8, w9
  4092dc:	lsr	x0, x8, #38
  4092e0:	ret
  4092e4:	stp	x29, x30, [sp, #-32]!
  4092e8:	stp	x20, x19, [sp, #16]
  4092ec:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4092f0:	ldr	x0, [x20, #504]
  4092f4:	mov	x29, sp
  4092f8:	ldr	x19, [x0, #24]
  4092fc:	cbz	x19, 409314 <sqrt@plt+0x7464>
  409300:	mov	x0, x19
  409304:	bl	40b978 <sqrt@plt+0x9ac8>
  409308:	mov	x0, x19
  40930c:	bl	411dac <_ZdlPv@@Base>
  409310:	ldr	x0, [x20, #504]
  409314:	ldr	x19, [x0, #32]
  409318:	cbz	x19, 409330 <sqrt@plt+0x7480>
  40931c:	mov	x0, x19
  409320:	bl	40b978 <sqrt@plt+0x9ac8>
  409324:	mov	x0, x19
  409328:	bl	411dac <_ZdlPv@@Base>
  40932c:	ldr	x0, [x20, #504]
  409330:	cbz	x0, 409338 <sqrt@plt+0x7488>
  409334:	bl	411dac <_ZdlPv@@Base>
  409338:	str	xzr, [x20, #504]
  40933c:	ldp	x20, x19, [sp, #16]
  409340:	ldp	x29, x30, [sp], #32
  409344:	ret
  409348:	sub	sp, sp, #0x20
  40934c:	stp	x29, x30, [sp, #16]
  409350:	add	x29, sp, #0x10
  409354:	mov	w1, w0
  409358:	mov	x0, sp
  40935c:	bl	40c678 <sqrt@plt+0xa7c8>
  409360:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409364:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409368:	add	x2, x2, #0xd38
  40936c:	add	x0, x0, #0xb7
  409370:	mov	x1, sp
  409374:	mov	x3, x2
  409378:	bl	40c8e8 <sqrt@plt+0xaa38>
  40937c:	ldp	x29, x30, [sp, #16]
  409380:	add	sp, sp, #0x20
  409384:	ret
  409388:	stp	x29, x30, [sp, #-16]!
  40938c:	mov	x29, sp
  409390:	bl	4093c4 <sqrt@plt+0x7514>
  409394:	cmp	w0, #0x10, lsl #12
  409398:	b.ls	4093bc <sqrt@plt+0x750c>  // b.plast
  40939c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4093a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  4093a4:	add	x1, x1, #0xd38
  4093a8:	add	x0, x0, #0xe5
  4093ac:	mov	x2, x1
  4093b0:	mov	x3, x1
  4093b4:	bl	40c880 <sqrt@plt+0xa9d0>
  4093b8:	mov	w0, wzr
  4093bc:	ldp	x29, x30, [sp], #16
  4093c0:	ret
  4093c4:	sub	sp, sp, #0x50
  4093c8:	stp	x29, x30, [sp, #32]
  4093cc:	str	x21, [sp, #48]
  4093d0:	stp	x20, x19, [sp, #64]
  4093d4:	add	x29, sp, #0x20
  4093d8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  4093dc:	ldr	q0, [x8]
  4093e0:	mov	w0, #0x200                 	// #512
  4093e4:	str	q0, [sp]
  4093e8:	bl	401a00 <_Znam@plt>
  4093ec:	mov	w2, #0x200                 	// #512
  4093f0:	mov	w1, wzr
  4093f4:	mov	x19, x0
  4093f8:	bl	401b10 <memset@plt>
  4093fc:	str	x19, [sp, #16]
  409400:	bl	409b74 <sqrt@plt+0x7cc4>
  409404:	mov	x19, x0
  409408:	cmp	w19, #0x2d
  40940c:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409410:	b.ne	40942c <sqrt@plt+0x757c>  // b.any
  409414:	and	x1, x19, #0xffffffff
  409418:	mov	x0, sp
  40941c:	bl	4091b0 <sqrt@plt+0x7300>
  409420:	ldr	x0, [x20, #488]
  409424:	bl	401c30 <getc@plt>
  409428:	mov	w19, w0
  40942c:	sub	w8, w19, #0x30
  409430:	cmp	w8, #0x9
  409434:	b.hi	409460 <sqrt@plt+0x75b0>  // b.pmore
  409438:	mov	w1, w19
  40943c:	mov	x0, sp
  409440:	bl	4091b0 <sqrt@plt+0x7300>
  409444:	ldr	x0, [x20, #488]
  409448:	bl	401c30 <getc@plt>
  40944c:	sub	w8, w0, #0x30
  409450:	mov	w19, w0
  409454:	cmp	w8, #0xa
  409458:	b.cc	409438 <sqrt@plt+0x7588>  // b.lo, b.ul, b.last
  40945c:	b	40947c <sqrt@plt+0x75cc>
  409460:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409464:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409468:	add	x1, x1, #0xd38
  40946c:	add	x0, x0, #0x17d
  409470:	mov	x2, x1
  409474:	mov	x3, x1
  409478:	bl	40c8e8 <sqrt@plt+0xaa38>
  40947c:	cmn	w19, #0x1
  409480:	b.eq	4094b4 <sqrt@plt+0x7604>  // b.none
  409484:	ldr	x1, [x20, #488]
  409488:	mov	w0, w19
  40948c:	bl	401a30 <ungetc@plt>
  409490:	cmn	w0, #0x1
  409494:	b.ne	4094b4 <sqrt@plt+0x7604>  // b.any
  409498:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40949c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  4094a0:	add	x1, x1, #0xd38
  4094a4:	add	x0, x0, #0x4ba
  4094a8:	mov	x2, x1
  4094ac:	mov	x3, x1
  4094b0:	bl	40c8e8 <sqrt@plt+0xaa38>
  4094b4:	ldr	x20, [sp, #8]
  4094b8:	add	x0, x20, #0x1
  4094bc:	bl	401a00 <_Znam@plt>
  4094c0:	mov	x19, x0
  4094c4:	cbz	x20, 4094e4 <sqrt@plt+0x7634>
  4094c8:	ldr	x8, [sp, #16]
  4094cc:	mov	x9, x19
  4094d0:	mov	x10, x20
  4094d4:	ldr	w11, [x8], #4
  4094d8:	subs	x10, x10, #0x1
  4094dc:	strb	w11, [x9], #1
  4094e0:	b.ne	4094d4 <sqrt@plt+0x7624>  // b.any
  4094e4:	strb	wzr, [x19, x20]
  4094e8:	bl	401d10 <__errno_location@plt>
  4094ec:	mov	x21, x0
  4094f0:	str	wzr, [x0]
  4094f4:	mov	w2, #0xa                   	// #10
  4094f8:	mov	x0, x19
  4094fc:	mov	x1, xzr
  409500:	bl	401af0 <strtol@plt>
  409504:	mov	w8, #0x7fffffff            	// #2147483647
  409508:	add	x8, x0, x8
  40950c:	mov	w9, #0xfffffffe            	// #-2
  409510:	cmp	x8, x9
  409514:	b.hi	409524 <sqrt@plt+0x7674>  // b.pmore
  409518:	ldr	w8, [x21]
  40951c:	mov	x20, x0
  409520:	cbz	w8, 409544 <sqrt@plt+0x7694>
  409524:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409528:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40952c:	add	x1, x1, #0xd38
  409530:	add	x0, x0, #0x197
  409534:	mov	x2, x1
  409538:	mov	x3, x1
  40953c:	bl	40c880 <sqrt@plt+0xa9d0>
  409540:	mov	x20, xzr
  409544:	mov	x0, x19
  409548:	bl	401d00 <_ZdaPv@plt>
  40954c:	ldr	x0, [sp, #16]
  409550:	cbz	x0, 409558 <sqrt@plt+0x76a8>
  409554:	bl	401d00 <_ZdaPv@plt>
  409558:	mov	w0, w20
  40955c:	ldp	x20, x19, [sp, #64]
  409560:	ldr	x21, [sp, #48]
  409564:	ldp	x29, x30, [sp, #32]
  409568:	add	sp, sp, #0x50
  40956c:	ret
  409570:	b	40957c <sqrt@plt+0x76cc>
  409574:	b	40957c <sqrt@plt+0x76cc>
  409578:	b	40957c <sqrt@plt+0x76cc>
  40957c:	mov	x19, x0
  409580:	ldr	x0, [sp, #16]
  409584:	cbz	x0, 40958c <sqrt@plt+0x76dc>
  409588:	bl	401d00 <_ZdaPv@plt>
  40958c:	mov	x0, x19
  409590:	bl	401e00 <_Unwind_Resume@plt>
  409594:	stp	x29, x30, [sp, #-32]!
  409598:	stp	x20, x19, [sp, #16]
  40959c:	mov	x29, sp
  4095a0:	mov	x19, x0
  4095a4:	cbnz	x0, 4095c4 <sqrt@plt+0x7714>
  4095a8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4095ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  4095b0:	add	x1, x1, #0xd38
  4095b4:	add	x0, x0, #0x10b
  4095b8:	mov	x2, x1
  4095bc:	mov	x3, x1
  4095c0:	bl	40c8e8 <sqrt@plt+0xaa38>
  4095c4:	mov	w0, #0x18                  	// #24
  4095c8:	bl	411d08 <_Znwm@@Base>
  4095cc:	mov	x20, x0
  4095d0:	mov	x1, x19
  4095d4:	bl	40905c <sqrt@plt+0x71ac>
  4095d8:	cbz	x19, 4095f4 <sqrt@plt+0x7744>
  4095dc:	bl	4093c4 <sqrt@plt+0x7514>
  4095e0:	mov	w1, w0
  4095e4:	mov	x0, x20
  4095e8:	bl	4090c4 <sqrt@plt+0x7214>
  4095ec:	subs	x19, x19, #0x1
  4095f0:	b.ne	4095dc <sqrt@plt+0x772c>  // b.any
  4095f4:	bl	40a144 <sqrt@plt+0x8294>
  4095f8:	mov	x0, x20
  4095fc:	ldp	x20, x19, [sp, #16]
  409600:	ldp	x29, x30, [sp], #32
  409604:	ret
  409608:	mov	x19, x0
  40960c:	mov	x0, x20
  409610:	bl	411dac <_ZdlPv@@Base>
  409614:	mov	x0, x19
  409618:	bl	401e00 <_Unwind_Resume@plt>
  40961c:	b	40a144 <sqrt@plt+0x8294>
  409620:	stp	x29, x30, [sp, #-48]!
  409624:	str	x21, [sp, #16]
  409628:	stp	x20, x19, [sp, #32]
  40962c:	mov	x29, sp
  409630:	mov	x20, x0
  409634:	cbnz	x0, 409654 <sqrt@plt+0x77a4>
  409638:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40963c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409640:	add	x1, x1, #0xd38
  409644:	add	x0, x0, #0x10b
  409648:	mov	x2, x1
  40964c:	mov	x3, x1
  409650:	bl	40c8e8 <sqrt@plt+0xaa38>
  409654:	mov	w0, #0x18                  	// #24
  409658:	bl	411d08 <_Znwm@@Base>
  40965c:	mov	x19, x0
  409660:	mov	x1, x20
  409664:	bl	40905c <sqrt@plt+0x71ac>
  409668:	cbz	x20, 4096d0 <sqrt@plt+0x7820>
  40966c:	mov	x21, x20
  409670:	bl	4093c4 <sqrt@plt+0x7514>
  409674:	mov	w1, w0
  409678:	mov	x0, x19
  40967c:	bl	4090c4 <sqrt@plt+0x7214>
  409680:	subs	x21, x21, #0x1
  409684:	b.ne	409670 <sqrt@plt+0x77c0>  // b.any
  409688:	tbz	w20, #0, 4096d0 <sqrt@plt+0x7820>
  40968c:	bl	4096fc <sqrt@plt+0x784c>
  409690:	ldr	x8, [x0, #8]
  409694:	mov	x20, x0
  409698:	cmp	x8, #0x2
  40969c:	b.cc	4096bc <sqrt@plt+0x780c>  // b.lo, b.ul, b.last
  4096a0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4096a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  4096a8:	add	x1, x1, #0xd38
  4096ac:	add	x0, x0, #0x135
  4096b0:	mov	x2, x1
  4096b4:	mov	x3, x1
  4096b8:	bl	40c880 <sqrt@plt+0xa9d0>
  4096bc:	ldr	x0, [x20, #16]
  4096c0:	cbz	x0, 4096c8 <sqrt@plt+0x7818>
  4096c4:	bl	401d00 <_ZdaPv@plt>
  4096c8:	mov	x0, x20
  4096cc:	bl	411dac <_ZdlPv@@Base>
  4096d0:	bl	40a144 <sqrt@plt+0x8294>
  4096d4:	mov	x0, x19
  4096d8:	ldp	x20, x19, [sp, #32]
  4096dc:	ldr	x21, [sp, #16]
  4096e0:	ldp	x29, x30, [sp], #48
  4096e4:	ret
  4096e8:	mov	x20, x0
  4096ec:	mov	x0, x19
  4096f0:	bl	411dac <_ZdlPv@@Base>
  4096f4:	mov	x0, x20
  4096f8:	bl	401e00 <_Unwind_Resume@plt>
  4096fc:	sub	sp, sp, #0x80
  409700:	stp	x29, x30, [sp, #32]
  409704:	stp	x28, x27, [sp, #48]
  409708:	stp	x26, x25, [sp, #64]
  40970c:	stp	x24, x23, [sp, #80]
  409710:	stp	x22, x21, [sp, #96]
  409714:	stp	x20, x19, [sp, #112]
  409718:	add	x29, sp, #0x20
  40971c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  409720:	ldr	q0, [x8]
  409724:	mov	w0, #0x200                 	// #512
  409728:	str	q0, [sp]
  40972c:	bl	401a00 <_Znam@plt>
  409730:	mov	w2, #0x200                 	// #512
  409734:	mov	w1, wzr
  409738:	mov	x19, x0
  40973c:	bl	401b10 <memset@plt>
  409740:	adrp	x26, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409744:	ldr	x0, [x26, #488]
  409748:	str	x19, [sp, #16]
  40974c:	bl	401c30 <getc@plt>
  409750:	mov	w23, w0
  409754:	mov	w0, #0x18                  	// #24
  409758:	bl	411d08 <_Znwm@@Base>
  40975c:	mov	x19, x0
  409760:	mov	w8, #0x4                   	// #4
  409764:	str	x8, [x0]
  409768:	mov	w0, #0x10                  	// #16
  40976c:	bl	401a00 <_Znam@plt>
  409770:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3248>
  409774:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409778:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3248>
  40977c:	add	x20, x20, #0x4ba
  409780:	add	x21, x21, #0xd38
  409784:	mov	w27, #0x7fffffff            	// #2147483647
  409788:	mov	w28, #0xfffffffe            	// #-2
  40978c:	add	x22, x22, #0x1b2
  409790:	stp	xzr, x0, [x19, #8]
  409794:	str	xzr, [sp, #8]
  409798:	cmp	w23, #0x9
  40979c:	b.eq	4097a8 <sqrt@plt+0x78f8>  // b.none
  4097a0:	cmp	w23, #0x20
  4097a4:	b.ne	4097b8 <sqrt@plt+0x7908>  // b.any
  4097a8:	ldr	x0, [x26, #488]
  4097ac:	bl	401c30 <getc@plt>
  4097b0:	mov	w23, w0
  4097b4:	b	409798 <sqrt@plt+0x78e8>
  4097b8:	cmp	w23, #0x2d
  4097bc:	b.ne	4097e4 <sqrt@plt+0x7934>  // b.any
  4097c0:	ldr	x0, [x26, #488]
  4097c4:	bl	401c30 <getc@plt>
  4097c8:	sub	w8, w0, #0x30
  4097cc:	mov	w23, w0
  4097d0:	cmp	w8, #0x9
  4097d4:	b.hi	409818 <sqrt@plt+0x7968>  // b.pmore
  4097d8:	mov	x0, sp
  4097dc:	mov	w1, #0x2d                  	// #45
  4097e0:	bl	4091b0 <sqrt@plt+0x7300>
  4097e4:	sub	w8, w23, #0x30
  4097e8:	cmp	w8, #0x9
  4097ec:	b.hi	40984c <sqrt@plt+0x799c>  // b.pmore
  4097f0:	mov	w1, w23
  4097f4:	mov	x0, sp
  4097f8:	bl	4091b0 <sqrt@plt+0x7300>
  4097fc:	ldr	x0, [x26, #488]
  409800:	bl	401c30 <getc@plt>
  409804:	sub	w8, w0, #0x30
  409808:	mov	w23, w0
  40980c:	cmp	w8, #0xa
  409810:	b.cc	4097f0 <sqrt@plt+0x7940>  // b.lo, b.ul, b.last
  409814:	b	40984c <sqrt@plt+0x799c>
  409818:	cmn	w23, #0x1
  40981c:	b.eq	409848 <sqrt@plt+0x7998>  // b.none
  409820:	ldr	x1, [x26, #488]
  409824:	mov	w0, w23
  409828:	bl	401a30 <ungetc@plt>
  40982c:	cmn	w0, #0x1
  409830:	b.ne	409848 <sqrt@plt+0x7998>  // b.any
  409834:	mov	x0, x20
  409838:	mov	x1, x21
  40983c:	mov	x2, x21
  409840:	mov	x3, x21
  409844:	bl	40c8e8 <sqrt@plt+0xaa38>
  409848:	mov	w23, #0x2d                  	// #45
  40984c:	ldr	x25, [sp, #8]
  409850:	cbz	x25, 4098dc <sqrt@plt+0x7a2c>
  409854:	add	x0, x25, #0x1
  409858:	bl	401a00 <_Znam@plt>
  40985c:	ldr	x8, [sp, #16]
  409860:	mov	x24, x0
  409864:	mov	x9, xzr
  409868:	ldr	w10, [x8, x9, lsl #2]
  40986c:	strb	w10, [x24, x9]
  409870:	add	x9, x9, #0x1
  409874:	cmp	x25, x9
  409878:	b.ne	409868 <sqrt@plt+0x79b8>  // b.any
  40987c:	strb	wzr, [x24, x25]
  409880:	bl	401d10 <__errno_location@plt>
  409884:	mov	x25, x0
  409888:	str	wzr, [x0]
  40988c:	mov	w2, #0xa                   	// #10
  409890:	mov	x0, x24
  409894:	mov	x1, xzr
  409898:	bl	401af0 <strtol@plt>
  40989c:	add	x8, x0, x27
  4098a0:	cmp	x8, x28
  4098a4:	b.hi	4098b4 <sqrt@plt+0x7a04>  // b.pmore
  4098a8:	ldr	w8, [x25]
  4098ac:	mov	x1, x0
  4098b0:	cbz	w8, 4098cc <sqrt@plt+0x7a1c>
  4098b4:	mov	x0, x22
  4098b8:	mov	x1, x21
  4098bc:	mov	x2, x21
  4098c0:	mov	x3, x21
  4098c4:	bl	40c880 <sqrt@plt+0xa9d0>
  4098c8:	mov	x1, xzr
  4098cc:	mov	x0, x19
  4098d0:	bl	4090c4 <sqrt@plt+0x7214>
  4098d4:	mov	x0, x24
  4098d8:	bl	401d00 <_ZdaPv@plt>
  4098dc:	cmp	w23, #0x9
  4098e0:	b.le	4098f0 <sqrt@plt+0x7a40>
  4098e4:	cmp	w23, #0x20
  4098e8:	b.eq	409794 <sqrt@plt+0x78e4>  // b.none
  4098ec:	b	409900 <sqrt@plt+0x7a50>
  4098f0:	b.eq	409794 <sqrt@plt+0x78e4>  // b.none
  4098f4:	cmn	w23, #0x1
  4098f8:	b.eq	409968 <sqrt@plt+0x7ab8>  // b.none
  4098fc:	b	40994c <sqrt@plt+0x7a9c>
  409900:	cmp	w23, #0xa
  409904:	b.eq	409918 <sqrt@plt+0x7a68>  // b.none
  409908:	cmp	w23, #0x23
  40990c:	b.ne	40994c <sqrt@plt+0x7a9c>  // b.any
  409910:	bl	409be8 <sqrt@plt+0x7d38>
  409914:	b	409968 <sqrt@plt+0x7ab8>
  409918:	ldr	x1, [x26, #488]
  40991c:	mov	w0, #0xa                   	// #10
  409920:	bl	401a30 <ungetc@plt>
  409924:	cmn	w0, #0x1
  409928:	b.ne	409968 <sqrt@plt+0x7ab8>  // b.any
  40992c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409930:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409934:	add	x1, x1, #0xd38
  409938:	add	x0, x0, #0x4ba
  40993c:	mov	x2, x1
  409940:	mov	x3, x1
  409944:	bl	40c8e8 <sqrt@plt+0xaa38>
  409948:	b	409968 <sqrt@plt+0x7ab8>
  40994c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409950:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409954:	add	x1, x1, #0xd38
  409958:	add	x0, x0, #0x17d
  40995c:	mov	x2, x1
  409960:	mov	x3, x1
  409964:	bl	40c880 <sqrt@plt+0xa9d0>
  409968:	ldr	x0, [sp, #16]
  40996c:	cbz	x0, 409974 <sqrt@plt+0x7ac4>
  409970:	bl	401d00 <_ZdaPv@plt>
  409974:	mov	x0, x19
  409978:	ldp	x20, x19, [sp, #112]
  40997c:	ldp	x22, x21, [sp, #96]
  409980:	ldp	x24, x23, [sp, #80]
  409984:	ldp	x26, x25, [sp, #64]
  409988:	ldp	x28, x27, [sp, #48]
  40998c:	ldp	x29, x30, [sp, #32]
  409990:	add	sp, sp, #0x80
  409994:	ret
  409998:	b	4099bc <sqrt@plt+0x7b0c>
  40999c:	mov	x20, x0
  4099a0:	mov	x0, x19
  4099a4:	bl	411dac <_ZdlPv@@Base>
  4099a8:	b	4099c0 <sqrt@plt+0x7b10>
  4099ac:	b	4099bc <sqrt@plt+0x7b0c>
  4099b0:	b	4099bc <sqrt@plt+0x7b0c>
  4099b4:	b	4099bc <sqrt@plt+0x7b0c>
  4099b8:	b	4099bc <sqrt@plt+0x7b0c>
  4099bc:	mov	x20, x0
  4099c0:	ldr	x0, [sp, #16]
  4099c4:	cbz	x0, 4099cc <sqrt@plt+0x7b1c>
  4099c8:	bl	401d00 <_ZdaPv@plt>
  4099cc:	mov	x0, x20
  4099d0:	bl	401e00 <_Unwind_Resume@plt>
  4099d4:	stp	x29, x30, [sp, #-32]!
  4099d8:	str	x19, [sp, #16]
  4099dc:	mov	x29, sp
  4099e0:	bl	4096fc <sqrt@plt+0x784c>
  4099e4:	ldr	x8, [x0, #8]
  4099e8:	mov	x19, x0
  4099ec:	cbz	x8, 409a00 <sqrt@plt+0x7b50>
  4099f0:	tbz	w8, #0, 409a1c <sqrt@plt+0x7b6c>
  4099f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  4099f8:	add	x0, x0, #0x15b
  4099fc:	b	409a08 <sqrt@plt+0x7b58>
  409a00:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409a04:	add	x0, x0, #0x148
  409a08:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409a0c:	add	x1, x1, #0xd38
  409a10:	mov	x2, x1
  409a14:	mov	x3, x1
  409a18:	bl	40c880 <sqrt@plt+0xa9d0>
  409a1c:	bl	40a144 <sqrt@plt+0x8294>
  409a20:	mov	x0, x19
  409a24:	ldr	x19, [sp, #16]
  409a28:	ldp	x29, x30, [sp], #32
  409a2c:	ret
  409a30:	sub	sp, sp, #0x40
  409a34:	stp	x29, x30, [sp, #32]
  409a38:	stp	x20, x19, [sp, #48]
  409a3c:	add	x29, sp, #0x20
  409a40:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  409a44:	ldr	q0, [x8]
  409a48:	mov	w0, #0x200                 	// #512
  409a4c:	str	q0, [sp]
  409a50:	bl	401a00 <_Znam@plt>
  409a54:	mov	w2, #0x200                 	// #512
  409a58:	mov	w1, wzr
  409a5c:	mov	x19, x0
  409a60:	bl	401b10 <memset@plt>
  409a64:	str	x19, [sp, #16]
  409a68:	bl	409b74 <sqrt@plt+0x7cc4>
  409a6c:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409a70:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409a74:	cmp	w0, #0xa
  409a78:	b.eq	409a94 <sqrt@plt+0x7be4>  // b.none
  409a7c:	cmn	w0, #0x1
  409a80:	b.eq	409afc <sqrt@plt+0x7c4c>  // b.none
  409a84:	mov	w1, w0
  409a88:	mov	x0, sp
  409a8c:	bl	4091b0 <sqrt@plt+0x7300>
  409a90:	b	409abc <sqrt@plt+0x7c0c>
  409a94:	ldr	w8, [x20, #464]
  409a98:	ldr	x0, [x19, #488]
  409a9c:	add	w8, w8, #0x1
  409aa0:	str	w8, [x20, #464]
  409aa4:	bl	401c30 <getc@plt>
  409aa8:	cmp	w0, #0x2b
  409aac:	b.ne	409ac8 <sqrt@plt+0x7c18>  // b.any
  409ab0:	mov	x0, sp
  409ab4:	mov	w1, #0xa                   	// #10
  409ab8:	bl	4091b0 <sqrt@plt+0x7300>
  409abc:	ldr	x0, [x19, #488]
  409ac0:	bl	401c30 <getc@plt>
  409ac4:	b	409a74 <sqrt@plt+0x7bc4>
  409ac8:	cmn	w0, #0x1
  409acc:	b.eq	409afc <sqrt@plt+0x7c4c>  // b.none
  409ad0:	ldr	x1, [x19, #488]
  409ad4:	bl	401a30 <ungetc@plt>
  409ad8:	cmn	w0, #0x1
  409adc:	b.ne	409afc <sqrt@plt+0x7c4c>  // b.any
  409ae0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409ae4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409ae8:	add	x1, x1, #0xd38
  409aec:	add	x0, x0, #0x4ba
  409af0:	mov	x2, x1
  409af4:	mov	x3, x1
  409af8:	bl	40c8e8 <sqrt@plt+0xaa38>
  409afc:	ldr	x20, [sp, #8]
  409b00:	add	x0, x20, #0x1
  409b04:	bl	401a00 <_Znam@plt>
  409b08:	mov	x19, x0
  409b0c:	ldr	x0, [sp, #16]
  409b10:	cbz	x20, 409b38 <sqrt@plt+0x7c88>
  409b14:	mov	x8, x0
  409b18:	mov	x9, x19
  409b1c:	mov	x10, x20
  409b20:	ldr	w11, [x8], #4
  409b24:	subs	x10, x10, #0x1
  409b28:	strb	w11, [x9], #1
  409b2c:	b.ne	409b20 <sqrt@plt+0x7c70>  // b.any
  409b30:	strb	wzr, [x19, x20]
  409b34:	b	409b40 <sqrt@plt+0x7c90>
  409b38:	strb	wzr, [x19, x20]
  409b3c:	cbz	x0, 409b44 <sqrt@plt+0x7c94>
  409b40:	bl	401d00 <_ZdaPv@plt>
  409b44:	mov	x0, x19
  409b48:	ldp	x20, x19, [sp, #48]
  409b4c:	ldp	x29, x30, [sp, #32]
  409b50:	add	sp, sp, #0x40
  409b54:	ret
  409b58:	b	409b5c <sqrt@plt+0x7cac>
  409b5c:	mov	x19, x0
  409b60:	ldr	x0, [sp, #16]
  409b64:	cbz	x0, 409b6c <sqrt@plt+0x7cbc>
  409b68:	bl	401d00 <_ZdaPv@plt>
  409b6c:	mov	x0, x19
  409b70:	bl	401e00 <_Unwind_Resume@plt>
  409b74:	stp	x29, x30, [sp, #-32]!
  409b78:	stp	x20, x19, [sp, #16]
  409b7c:	mov	x29, sp
  409b80:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409b84:	ldr	x0, [x20, #488]
  409b88:	bl	401c30 <getc@plt>
  409b8c:	mov	w19, w0
  409b90:	cmp	w0, #0x9
  409b94:	b.gt	409ba0 <sqrt@plt+0x7cf0>
  409b98:	b.eq	409b84 <sqrt@plt+0x7cd4>  // b.none
  409b9c:	b	409bdc <sqrt@plt+0x7d2c>
  409ba0:	cmp	w19, #0x20
  409ba4:	b.eq	409b84 <sqrt@plt+0x7cd4>  // b.none
  409ba8:	cmp	w19, #0xa
  409bac:	b.ne	409bcc <sqrt@plt+0x7d1c>  // b.any
  409bb0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409bb4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2248>
  409bb8:	add	x1, x1, #0xd38
  409bbc:	add	x0, x0, #0xf42
  409bc0:	mov	x2, x1
  409bc4:	mov	x3, x1
  409bc8:	bl	40c880 <sqrt@plt+0xa9d0>
  409bcc:	mov	w0, w19
  409bd0:	ldp	x20, x19, [sp, #16]
  409bd4:	ldp	x29, x30, [sp], #32
  409bd8:	ret
  409bdc:	cmn	w19, #0x1
  409be0:	b.eq	409bb0 <sqrt@plt+0x7d00>  // b.none
  409be4:	b	409bcc <sqrt@plt+0x7d1c>
  409be8:	stp	x29, x30, [sp, #-32]!
  409bec:	str	x19, [sp, #16]
  409bf0:	mov	x29, sp
  409bf4:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409bf8:	ldr	x0, [x19, #488]
  409bfc:	bl	401c30 <getc@plt>
  409c00:	cmn	w0, #0x1
  409c04:	b.eq	409c20 <sqrt@plt+0x7d70>  // b.none
  409c08:	cmp	w0, #0xa
  409c0c:	b.ne	409bf8 <sqrt@plt+0x7d48>  // b.any
  409c10:	ldr	x1, [x19, #488]
  409c14:	bl	401a30 <ungetc@plt>
  409c18:	cmn	w0, #0x1
  409c1c:	b.eq	409c2c <sqrt@plt+0x7d7c>  // b.none
  409c20:	ldr	x19, [sp, #16]
  409c24:	ldp	x29, x30, [sp], #32
  409c28:	ret
  409c2c:	ldr	x19, [sp, #16]
  409c30:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409c34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409c38:	add	x1, x1, #0xd38
  409c3c:	add	x0, x0, #0x4ba
  409c40:	mov	x2, x1
  409c44:	mov	x3, x1
  409c48:	ldp	x29, x30, [sp], #32
  409c4c:	b	40c8e8 <sqrt@plt+0xaa38>
  409c50:	sub	sp, sp, #0x40
  409c54:	stp	x29, x30, [sp, #32]
  409c58:	stp	x20, x19, [sp, #48]
  409c5c:	add	x29, sp, #0x20
  409c60:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  409c64:	ldr	q0, [x8]
  409c68:	mov	w0, #0x200                 	// #512
  409c6c:	str	q0, [sp]
  409c70:	bl	401a00 <_Znam@plt>
  409c74:	mov	w2, #0x200                 	// #512
  409c78:	mov	w1, wzr
  409c7c:	mov	x19, x0
  409c80:	bl	401b10 <memset@plt>
  409c84:	str	x19, [sp, #16]
  409c88:	bl	409b74 <sqrt@plt+0x7cc4>
  409c8c:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409c90:	sub	w8, w0, #0x9
  409c94:	cmp	w8, #0x2
  409c98:	b.cc	409cc4 <sqrt@plt+0x7e14>  // b.lo, b.ul, b.last
  409c9c:	cmn	w0, #0x1
  409ca0:	b.eq	409cf0 <sqrt@plt+0x7e40>  // b.none
  409ca4:	cmp	w0, #0x20
  409ca8:	b.eq	409cc4 <sqrt@plt+0x7e14>  // b.none
  409cac:	mov	w1, w0
  409cb0:	mov	x0, sp
  409cb4:	bl	4091b0 <sqrt@plt+0x7300>
  409cb8:	ldr	x0, [x19, #488]
  409cbc:	bl	401c30 <getc@plt>
  409cc0:	b	409c90 <sqrt@plt+0x7de0>
  409cc4:	ldr	x1, [x19, #488]
  409cc8:	bl	401a30 <ungetc@plt>
  409ccc:	cmn	w0, #0x1
  409cd0:	b.ne	409cf0 <sqrt@plt+0x7e40>  // b.any
  409cd4:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409cd8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409cdc:	add	x1, x1, #0xd38
  409ce0:	add	x0, x0, #0x4ba
  409ce4:	mov	x2, x1
  409ce8:	mov	x3, x1
  409cec:	bl	40c8e8 <sqrt@plt+0xaa38>
  409cf0:	ldr	x20, [sp, #8]
  409cf4:	add	x0, x20, #0x1
  409cf8:	bl	401a00 <_Znam@plt>
  409cfc:	mov	x19, x0
  409d00:	ldr	x0, [sp, #16]
  409d04:	cbz	x20, 409d2c <sqrt@plt+0x7e7c>
  409d08:	mov	x8, x0
  409d0c:	mov	x9, x19
  409d10:	mov	x10, x20
  409d14:	ldr	w11, [x8], #4
  409d18:	subs	x10, x10, #0x1
  409d1c:	strb	w11, [x9], #1
  409d20:	b.ne	409d14 <sqrt@plt+0x7e64>  // b.any
  409d24:	strb	wzr, [x19, x20]
  409d28:	b	409d34 <sqrt@plt+0x7e84>
  409d2c:	strb	wzr, [x19, x20]
  409d30:	cbz	x0, 409d38 <sqrt@plt+0x7e88>
  409d34:	bl	401d00 <_ZdaPv@plt>
  409d38:	mov	x0, x19
  409d3c:	ldp	x20, x19, [sp, #48]
  409d40:	ldp	x29, x30, [sp, #32]
  409d44:	add	sp, sp, #0x40
  409d48:	ret
  409d4c:	b	409d50 <sqrt@plt+0x7ea0>
  409d50:	mov	x19, x0
  409d54:	ldr	x0, [sp, #16]
  409d58:	cbz	x0, 409d60 <sqrt@plt+0x7eb0>
  409d5c:	bl	401d00 <_ZdaPv@plt>
  409d60:	mov	x0, x19
  409d64:	bl	401e00 <_Unwind_Resume@plt>
  409d68:	stp	x29, x30, [sp, #-32]!
  409d6c:	stp	x20, x19, [sp, #16]
  409d70:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409d74:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409d78:	mov	x29, sp
  409d7c:	ldr	x0, [x19, #488]
  409d80:	bl	401c30 <getc@plt>
  409d84:	cmp	w0, #0x1f
  409d88:	b.gt	409dac <sqrt@plt+0x7efc>
  409d8c:	cmp	w0, #0x9
  409d90:	b.eq	409d7c <sqrt@plt+0x7ecc>  // b.none
  409d94:	cmp	w0, #0xa
  409d98:	b.ne	409dc4 <sqrt@plt+0x7f14>  // b.any
  409d9c:	ldr	w8, [x20, #464]
  409da0:	add	w8, w8, #0x1
  409da4:	str	w8, [x20, #464]
  409da8:	b	409d7c <sqrt@plt+0x7ecc>
  409dac:	cmp	w0, #0x20
  409db0:	b.eq	409d7c <sqrt@plt+0x7ecc>  // b.none
  409db4:	cmp	w0, #0x23
  409db8:	b.ne	409dc4 <sqrt@plt+0x7f14>  // b.any
  409dbc:	bl	409dd4 <sqrt@plt+0x7f24>
  409dc0:	b	409d7c <sqrt@plt+0x7ecc>
  409dc4:	ldp	x20, x19, [sp, #16]
  409dc8:	mov	w0, w0
  409dcc:	ldp	x29, x30, [sp], #32
  409dd0:	ret
  409dd4:	stp	x29, x30, [sp, #-32]!
  409dd8:	str	x19, [sp, #16]
  409ddc:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409de0:	mov	x29, sp
  409de4:	ldr	x0, [x19, #488]
  409de8:	bl	401c30 <getc@plt>
  409dec:	cmn	w0, #0x1
  409df0:	b.eq	409e0c <sqrt@plt+0x7f5c>  // b.none
  409df4:	cmp	w0, #0xa
  409df8:	b.ne	409de4 <sqrt@plt+0x7f34>  // b.any
  409dfc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409e00:	ldr	w9, [x8, #464]
  409e04:	add	w9, w9, #0x1
  409e08:	str	w9, [x8, #464]
  409e0c:	ldr	x19, [sp, #16]
  409e10:	ldp	x29, x30, [sp], #32
  409e14:	ret
  409e18:	stp	x29, x30, [sp, #-64]!
  409e1c:	stp	x24, x23, [sp, #16]
  409e20:	stp	x22, x21, [sp, #32]
  409e24:	stp	x20, x19, [sp, #48]
  409e28:	mov	x29, sp
  409e2c:	ldr	x22, [x0, #8]
  409e30:	cbz	x22, 409efc <sqrt@plt+0x804c>
  409e34:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3248>
  409e38:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409e3c:	mov	x19, x0
  409e40:	mov	x24, xzr
  409e44:	adrp	x23, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409e48:	add	x20, x20, #0x4a7
  409e4c:	add	x21, x21, #0xd38
  409e50:	mov	x8, x22
  409e54:	cmp	x8, x24
  409e58:	b.hi	409e70 <sqrt@plt+0x7fc0>  // b.pmore
  409e5c:	mov	x0, x20
  409e60:	mov	x1, x21
  409e64:	mov	x2, x21
  409e68:	mov	x3, x21
  409e6c:	bl	40c8e8 <sqrt@plt+0xaa38>
  409e70:	ldr	x8, [x19, #16]
  409e74:	ldr	x9, [x23, #504]
  409e78:	ldr	w8, [x8, x24, lsl #2]
  409e7c:	ldr	w10, [x9, #8]
  409e80:	add	x24, x24, #0x2
  409e84:	cmp	x24, x22
  409e88:	add	w8, w10, w8
  409e8c:	str	w8, [x9, #8]
  409e90:	b.cs	409e9c <sqrt@plt+0x7fec>  // b.hs, b.nlast
  409e94:	ldr	x8, [x19, #8]
  409e98:	b	409e54 <sqrt@plt+0x7fa4>
  409e9c:	cmp	x22, #0x2
  409ea0:	b.cc	409efc <sqrt@plt+0x804c>  // b.lo, b.ul, b.last
  409ea4:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3248>
  409ea8:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409eac:	mov	w24, #0x1                   	// #1
  409eb0:	add	x20, x20, #0x4a7
  409eb4:	add	x21, x21, #0xd38
  409eb8:	ldr	x8, [x19, #8]
  409ebc:	cmp	x8, x24
  409ec0:	b.hi	409ed8 <sqrt@plt+0x8028>  // b.pmore
  409ec4:	mov	x0, x20
  409ec8:	mov	x1, x21
  409ecc:	mov	x2, x21
  409ed0:	mov	x3, x21
  409ed4:	bl	40c8e8 <sqrt@plt+0xaa38>
  409ed8:	ldr	x8, [x19, #16]
  409edc:	ldr	x9, [x23, #504]
  409ee0:	ldr	w8, [x8, x24, lsl #2]
  409ee4:	ldr	w10, [x9, #12]
  409ee8:	add	x24, x24, #0x2
  409eec:	cmp	x24, x22
  409ef0:	add	w8, w10, w8
  409ef4:	str	w8, [x9, #12]
  409ef8:	b.cc	409eb8 <sqrt@plt+0x8008>  // b.lo, b.ul, b.last
  409efc:	ldp	x20, x19, [sp, #48]
  409f00:	ldp	x22, x21, [sp, #32]
  409f04:	ldp	x24, x23, [sp, #16]
  409f08:	ldp	x29, x30, [sp], #64
  409f0c:	ret
  409f10:	stp	x29, x30, [sp, #-48]!
  409f14:	str	x21, [sp, #16]
  409f18:	stp	x20, x19, [sp, #32]
  409f1c:	mov	x29, sp
  409f20:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  409f24:	add	x1, x1, #0x402
  409f28:	mov	x19, x0
  409f2c:	bl	401d40 <strcmp@plt>
  409f30:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  409f34:	add	x8, x8, #0x1d5
  409f38:	cmp	w0, #0x0
  409f3c:	csel	x19, x8, x19, eq  // eq = none
  409f40:	mov	x0, x19
  409f44:	bl	401a60 <strlen@plt>
  409f48:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409f4c:	ldr	x8, [x21, #448]
  409f50:	add	x20, x0, #0x1
  409f54:	cbz	x8, 409f60 <sqrt@plt+0x80b0>
  409f58:	mov	x0, x8
  409f5c:	bl	401b00 <free@plt>
  409f60:	mov	x0, x20
  409f64:	bl	401d70 <malloc@plt>
  409f68:	str	x0, [x21, #448]
  409f6c:	cbnz	x0, 409f90 <sqrt@plt+0x80e0>
  409f70:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409f74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  409f78:	add	x1, x1, #0xd38
  409f7c:	add	x0, x0, #0x1e6
  409f80:	mov	x2, x1
  409f84:	mov	x3, x1
  409f88:	bl	40c8e8 <sqrt@plt+0xaa38>
  409f8c:	ldr	x0, [x21, #448]
  409f90:	mov	x1, x19
  409f94:	mov	x2, x20
  409f98:	ldp	x20, x19, [sp, #32]
  409f9c:	ldr	x21, [sp, #16]
  409fa0:	ldp	x29, x30, [sp], #48
  409fa4:	b	401c60 <strncpy@plt>
  409fa8:	stp	x29, x30, [sp, #-48]!
  409fac:	str	x21, [sp, #16]
  409fb0:	stp	x20, x19, [sp, #32]
  409fb4:	mov	x29, sp
  409fb8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  409fbc:	add	x1, x1, #0x402
  409fc0:	mov	x19, x0
  409fc4:	bl	401d40 <strcmp@plt>
  409fc8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  409fcc:	add	x8, x8, #0x1d5
  409fd0:	cmp	w0, #0x0
  409fd4:	csel	x19, x8, x19, eq  // eq = none
  409fd8:	mov	x0, x19
  409fdc:	bl	401a60 <strlen@plt>
  409fe0:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  409fe4:	ldr	x8, [x21, #456]
  409fe8:	add	x20, x0, #0x1
  409fec:	cbz	x8, 409ff8 <sqrt@plt+0x8148>
  409ff0:	mov	x0, x8
  409ff4:	bl	401b00 <free@plt>
  409ff8:	mov	x0, x20
  409ffc:	bl	401d70 <malloc@plt>
  40a000:	str	x0, [x21, #456]
  40a004:	cbnz	x0, 40a028 <sqrt@plt+0x8178>
  40a008:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a00c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a010:	add	x1, x1, #0xd38
  40a014:	add	x0, x0, #0x1e6
  40a018:	mov	x2, x1
  40a01c:	mov	x3, x1
  40a020:	bl	40c8e8 <sqrt@plt+0xaa38>
  40a024:	ldr	x0, [x21, #456]
  40a028:	mov	x1, x19
  40a02c:	mov	x2, x20
  40a030:	ldp	x20, x19, [sp, #32]
  40a034:	ldr	x21, [sp, #16]
  40a038:	ldp	x29, x30, [sp], #48
  40a03c:	b	401c60 <strncpy@plt>
  40a040:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a044:	ldr	x8, [x8, #480]
  40a048:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a04c:	ldr	w3, [x1, #8]
  40a050:	ldr	x2, [x1, #16]
  40a054:	ldr	x9, [x8]
  40a058:	ldr	x4, [x10, #504]
  40a05c:	mov	x1, x0
  40a060:	mov	x0, x8
  40a064:	ldr	x5, [x9, #24]
  40a068:	br	x5
  40a06c:	stp	x29, x30, [sp, #-32]!
  40a070:	str	x19, [sp, #16]
  40a074:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a078:	mov	x29, sp
  40a07c:	ldr	x0, [x19, #488]
  40a080:	bl	401c30 <getc@plt>
  40a084:	cmp	w0, #0x9
  40a088:	b.le	40a098 <sqrt@plt+0x81e8>
  40a08c:	cmp	w0, #0x20
  40a090:	b.eq	40a07c <sqrt@plt+0x81cc>  // b.none
  40a094:	b	40a0a8 <sqrt@plt+0x81f8>
  40a098:	b.eq	40a07c <sqrt@plt+0x81cc>  // b.none
  40a09c:	cmn	w0, #0x1
  40a0a0:	b.eq	40a0dc <sqrt@plt+0x822c>  // b.none
  40a0a4:	b	40a0c0 <sqrt@plt+0x8210>
  40a0a8:	cmp	w0, #0xa
  40a0ac:	b.eq	40a0cc <sqrt@plt+0x821c>  // b.none
  40a0b0:	cmp	w0, #0x23
  40a0b4:	b.ne	40a0c0 <sqrt@plt+0x8210>  // b.any
  40a0b8:	bl	409dd4 <sqrt@plt+0x7f24>
  40a0bc:	b	40a0dc <sqrt@plt+0x822c>
  40a0c0:	bl	409dd4 <sqrt@plt+0x7f24>
  40a0c4:	mov	w0, wzr
  40a0c8:	b	40a0e0 <sqrt@plt+0x8230>
  40a0cc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a0d0:	ldr	w9, [x8, #464]
  40a0d4:	add	w9, w9, #0x1
  40a0d8:	str	w9, [x8, #464]
  40a0dc:	mov	w0, #0x1                   	// #1
  40a0e0:	ldr	x19, [sp, #16]
  40a0e4:	ldp	x29, x30, [sp], #32
  40a0e8:	ret
  40a0ec:	stp	x29, x30, [sp, #-32]!
  40a0f0:	str	x19, [sp, #16]
  40a0f4:	mov	x29, sp
  40a0f8:	bl	40a06c <sqrt@plt+0x81bc>
  40a0fc:	tbnz	w0, #0, 40a138 <sqrt@plt+0x8288>
  40a100:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a104:	ldr	w8, [x19, #464]
  40a108:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a10c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a110:	add	x1, x1, #0xd38
  40a114:	sub	w8, w8, #0x1
  40a118:	add	x0, x0, #0x135
  40a11c:	mov	x2, x1
  40a120:	mov	x3, x1
  40a124:	str	w8, [x19, #464]
  40a128:	bl	40c880 <sqrt@plt+0xa9d0>
  40a12c:	ldr	w8, [x19, #464]
  40a130:	add	w8, w8, #0x1
  40a134:	str	w8, [x19, #464]
  40a138:	ldr	x19, [sp, #16]
  40a13c:	ldp	x29, x30, [sp], #32
  40a140:	ret
  40a144:	stp	x29, x30, [sp, #-32]!
  40a148:	str	x19, [sp, #16]
  40a14c:	mov	x29, sp
  40a150:	bl	40a06c <sqrt@plt+0x81bc>
  40a154:	tbnz	w0, #0, 40a190 <sqrt@plt+0x82e0>
  40a158:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a15c:	ldr	w8, [x19, #464]
  40a160:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a164:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a168:	add	x1, x1, #0xd38
  40a16c:	sub	w8, w8, #0x1
  40a170:	add	x0, x0, #0x206
  40a174:	mov	x2, x1
  40a178:	mov	x3, x1
  40a17c:	str	w8, [x19, #464]
  40a180:	bl	40c8b4 <sqrt@plt+0xaa04>
  40a184:	ldr	w8, [x19, #464]
  40a188:	add	w8, w8, #0x1
  40a18c:	str	w8, [x19, #464]
  40a190:	ldr	x19, [sp, #16]
  40a194:	ldp	x29, x30, [sp], #32
  40a198:	ret
  40a19c:	b	40a144 <sqrt@plt+0x8294>
  40a1a0:	sub	sp, sp, #0x40
  40a1a4:	stp	x29, x30, [sp, #16]
  40a1a8:	stp	x22, x21, [sp, #32]
  40a1ac:	stp	x20, x19, [sp, #48]
  40a1b0:	add	x29, sp, #0x10
  40a1b4:	mov	x19, x0
  40a1b8:	bl	409b74 <sqrt@plt+0x7cc4>
  40a1bc:	mov	x1, x0
  40a1c0:	sub	w8, w1, #0x63
  40a1c4:	cmp	w8, #0x8
  40a1c8:	b.hi	40a21c <sqrt@plt+0x836c>  // b.pmore
  40a1cc:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40a1d0:	add	x9, x9, #0x10
  40a1d4:	adr	x10, 40a1e4 <sqrt@plt+0x8334>
  40a1d8:	ldrb	w11, [x9, x8]
  40a1dc:	add	x10, x10, x11, lsl #2
  40a1e0:	br	x10
  40a1e4:	bl	409388 <sqrt@plt+0x74d8>
  40a1e8:	mov	w20, w0
  40a1ec:	bl	409388 <sqrt@plt+0x74d8>
  40a1f0:	mov	w21, w0
  40a1f4:	bl	409388 <sqrt@plt+0x74d8>
  40a1f8:	mov	w3, w0
  40a1fc:	mov	x0, x19
  40a200:	mov	w1, w20
  40a204:	mov	w2, w21
  40a208:	ldp	x20, x19, [sp, #48]
  40a20c:	ldp	x22, x21, [sp, #32]
  40a210:	ldp	x29, x30, [sp, #16]
  40a214:	add	sp, sp, #0x40
  40a218:	b	40bab0 <sqrt@plt+0x9c00>
  40a21c:	cmp	w1, #0x72
  40a220:	b.ne	40a25c <sqrt@plt+0x83ac>  // b.any
  40a224:	bl	409388 <sqrt@plt+0x74d8>
  40a228:	mov	w20, w0
  40a22c:	bl	409388 <sqrt@plt+0x74d8>
  40a230:	mov	w21, w0
  40a234:	bl	409388 <sqrt@plt+0x74d8>
  40a238:	mov	w3, w0
  40a23c:	mov	x0, x19
  40a240:	mov	w1, w20
  40a244:	mov	w2, w21
  40a248:	ldp	x20, x19, [sp, #48]
  40a24c:	ldp	x22, x21, [sp, #32]
  40a250:	ldp	x29, x30, [sp, #16]
  40a254:	add	sp, sp, #0x40
  40a258:	b	40ba84 <sqrt@plt+0x9bd4>
  40a25c:	mov	x0, sp
  40a260:	bl	40c658 <sqrt@plt+0xa7a8>
  40a264:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a268:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a26c:	add	x2, x2, #0xd38
  40a270:	add	x0, x0, #0x229
  40a274:	mov	x1, sp
  40a278:	mov	x3, x2
  40a27c:	bl	40c880 <sqrt@plt+0xa9d0>
  40a280:	ldp	x20, x19, [sp, #48]
  40a284:	ldp	x22, x21, [sp, #32]
  40a288:	ldp	x29, x30, [sp, #16]
  40a28c:	add	sp, sp, #0x40
  40a290:	ret
  40a294:	mov	x0, x19
  40a298:	ldp	x20, x19, [sp, #48]
  40a29c:	ldp	x22, x21, [sp, #32]
  40a2a0:	ldp	x29, x30, [sp, #16]
  40a2a4:	add	sp, sp, #0x40
  40a2a8:	b	40ba7c <sqrt@plt+0x9bcc>
  40a2ac:	bl	409388 <sqrt@plt+0x74d8>
  40a2b0:	mov	w1, w0
  40a2b4:	mov	x0, x19
  40a2b8:	ldp	x20, x19, [sp, #48]
  40a2bc:	ldp	x22, x21, [sp, #32]
  40a2c0:	ldp	x29, x30, [sp, #16]
  40a2c4:	add	sp, sp, #0x40
  40a2c8:	b	40bb14 <sqrt@plt+0x9c64>
  40a2cc:	bl	409388 <sqrt@plt+0x74d8>
  40a2d0:	mov	w20, w0
  40a2d4:	bl	409388 <sqrt@plt+0x74d8>
  40a2d8:	mov	w21, w0
  40a2dc:	bl	409388 <sqrt@plt+0x74d8>
  40a2e0:	mov	w22, w0
  40a2e4:	bl	409388 <sqrt@plt+0x74d8>
  40a2e8:	mov	w4, w0
  40a2ec:	mov	x0, x19
  40a2f0:	mov	w1, w20
  40a2f4:	mov	w2, w21
  40a2f8:	mov	w3, w22
  40a2fc:	ldp	x20, x19, [sp, #48]
  40a300:	ldp	x22, x21, [sp, #32]
  40a304:	ldp	x29, x30, [sp, #16]
  40a308:	add	sp, sp, #0x40
  40a30c:	b	40badc <sqrt@plt+0x9c2c>
  40a310:	stp	x29, x30, [sp, #-48]!
  40a314:	stp	x22, x21, [sp, #16]
  40a318:	stp	x20, x19, [sp, #32]
  40a31c:	mov	x29, sp
  40a320:	bl	409b74 <sqrt@plt+0x7cc4>
  40a324:	mov	x19, x0
  40a328:	cmp	w19, #0x60
  40a32c:	b.le	40a384 <sqrt@plt+0x84d4>
  40a330:	sub	w8, w19, #0x61
  40a334:	cmp	w8, #0xb
  40a338:	b.hi	40a410 <sqrt@plt+0x8560>  // b.pmore
  40a33c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40a340:	add	x9, x9, #0x19
  40a344:	adr	x10, 40a354 <sqrt@plt+0x84a4>
  40a348:	ldrb	w11, [x9, x8]
  40a34c:	add	x10, x10, x11, lsl #2
  40a350:	br	x10
  40a354:	mov	w0, #0x4                   	// #4
  40a358:	bl	409594 <sqrt@plt+0x76e4>
  40a35c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a360:	mov	x19, x0
  40a364:	ldr	x0, [x8, #480]
  40a368:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a36c:	ldr	w3, [x19, #8]
  40a370:	ldr	x2, [x19, #16]
  40a374:	ldr	x8, [x0]
  40a378:	ldr	x4, [x9, #504]
  40a37c:	mov	w1, #0x61                  	// #97
  40a380:	b	40a4d4 <sqrt@plt+0x8624>
  40a384:	cmp	w19, #0x45
  40a388:	b.gt	40a450 <sqrt@plt+0x85a0>
  40a38c:	cmp	w19, #0x43
  40a390:	b.eq	40a560 <sqrt@plt+0x86b0>  // b.none
  40a394:	cmp	w19, #0x45
  40a398:	b.ne	40a45c <sqrt@plt+0x85ac>  // b.any
  40a39c:	mov	w0, #0x2                   	// #2
  40a3a0:	bl	409594 <sqrt@plt+0x76e4>
  40a3a4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a3a8:	mov	x20, x0
  40a3ac:	ldr	x0, [x8, #480]
  40a3b0:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a3b4:	ldr	w3, [x20, #8]
  40a3b8:	ldr	x2, [x20, #16]
  40a3bc:	ldr	x8, [x0]
  40a3c0:	ldr	x4, [x21, #504]
  40a3c4:	mov	w1, w19
  40a3c8:	ldr	x8, [x8, #24]
  40a3cc:	blr	x8
  40a3d0:	ldr	x8, [x20, #8]
  40a3d4:	cbnz	x8, 40a3f4 <sqrt@plt+0x8544>
  40a3d8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a3dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a3e0:	add	x1, x1, #0xd38
  40a3e4:	add	x0, x0, #0x4a7
  40a3e8:	mov	x2, x1
  40a3ec:	mov	x3, x1
  40a3f0:	bl	40c8e8 <sqrt@plt+0xaa38>
  40a3f4:	ldr	x0, [x20, #16]
  40a3f8:	ldr	x8, [x21, #504]
  40a3fc:	ldr	w9, [x0]
  40a400:	ldr	w10, [x8, #8]
  40a404:	add	w9, w10, w9
  40a408:	str	w9, [x8, #8]
  40a40c:	b	40a49c <sqrt@plt+0x85ec>
  40a410:	cmp	w19, #0x70
  40a414:	b.eq	40a45c <sqrt@plt+0x85ac>  // b.none
  40a418:	cmp	w19, #0x74
  40a41c:	b.ne	40a45c <sqrt@plt+0x85ac>  // b.any
  40a420:	mov	w0, #0x1                   	// #1
  40a424:	bl	409620 <sqrt@plt+0x7770>
  40a428:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a42c:	mov	x19, x0
  40a430:	ldr	x0, [x8, #480]
  40a434:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a438:	ldr	w3, [x19, #8]
  40a43c:	ldr	x2, [x19, #16]
  40a440:	ldr	x8, [x0]
  40a444:	ldr	x4, [x9, #504]
  40a448:	mov	w1, #0x74                  	// #116
  40a44c:	b	40a4d4 <sqrt@plt+0x8624>
  40a450:	cmp	w19, #0x46
  40a454:	b.eq	40a5e8 <sqrt@plt+0x8738>  // b.none
  40a458:	cmp	w19, #0x50
  40a45c:	bl	4099d4 <sqrt@plt+0x7b24>
  40a460:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a464:	mov	x20, x0
  40a468:	ldr	x0, [x8, #480]
  40a46c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a470:	ldr	w3, [x20, #8]
  40a474:	ldr	x2, [x20, #16]
  40a478:	ldr	x8, [x0]
  40a47c:	ldr	x4, [x9, #504]
  40a480:	mov	w1, w19
  40a484:	ldr	x8, [x8, #24]
  40a488:	blr	x8
  40a48c:	mov	x0, x20
  40a490:	bl	409e18 <sqrt@plt+0x7f68>
  40a494:	ldr	x0, [x20, #16]
  40a498:	cbz	x0, 40a4a0 <sqrt@plt+0x85f0>
  40a49c:	bl	401d00 <_ZdaPv@plt>
  40a4a0:	mov	x0, x20
  40a4a4:	b	40a5d8 <sqrt@plt+0x8728>
  40a4a8:	mov	w0, #0x2                   	// #2
  40a4ac:	bl	409594 <sqrt@plt+0x76e4>
  40a4b0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a4b4:	mov	x19, x0
  40a4b8:	ldr	x0, [x8, #480]
  40a4bc:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a4c0:	ldr	w3, [x19, #8]
  40a4c4:	ldr	x2, [x19, #16]
  40a4c8:	ldr	x8, [x0]
  40a4cc:	ldr	x4, [x9, #504]
  40a4d0:	mov	w1, #0x6c                  	// #108
  40a4d4:	ldr	x8, [x8, #24]
  40a4d8:	blr	x8
  40a4dc:	mov	x0, x19
  40a4e0:	bl	409e18 <sqrt@plt+0x7f68>
  40a4e4:	ldr	x0, [x19, #16]
  40a4e8:	cbnz	x0, 40a5d0 <sqrt@plt+0x8720>
  40a4ec:	b	40a5d4 <sqrt@plt+0x8724>
  40a4f0:	mov	w0, #0x1                   	// #1
  40a4f4:	bl	409594 <sqrt@plt+0x76e4>
  40a4f8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a4fc:	mov	x19, x0
  40a500:	ldr	x0, [x8, #480]
  40a504:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a508:	ldr	w3, [x19, #8]
  40a50c:	ldr	x2, [x19, #16]
  40a510:	ldr	x8, [x0]
  40a514:	ldr	x4, [x20, #504]
  40a518:	mov	w1, #0x63                  	// #99
  40a51c:	b	40a58c <sqrt@plt+0x86dc>
  40a520:	bl	4093c4 <sqrt@plt+0x7514>
  40a524:	mov	w19, w0
  40a528:	cmp	w0, #0x3e8
  40a52c:	b.hi	40a614 <sqrt@plt+0x8764>  // b.pmore
  40a530:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a534:	ldr	x8, [x20, #504]
  40a538:	mov	w9, #0x3e80000             	// #65536000
  40a53c:	sub	w9, w9, w19, lsl #16
  40a540:	ldr	x0, [x8, #32]
  40a544:	mov	w8, #0x4dd3                	// #19923
  40a548:	movk	w8, #0x1062, lsl #16
  40a54c:	umull	x8, w9, w8
  40a550:	lsr	x1, x8, #38
  40a554:	bl	40bb14 <sqrt@plt+0x9c64>
  40a558:	ldr	x1, [x20, #504]
  40a55c:	b	40a654 <sqrt@plt+0x87a4>
  40a560:	mov	w0, #0x1                   	// #1
  40a564:	bl	409620 <sqrt@plt+0x7770>
  40a568:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a56c:	mov	x19, x0
  40a570:	ldr	x0, [x8, #480]
  40a574:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a578:	ldr	w3, [x19, #8]
  40a57c:	ldr	x2, [x19, #16]
  40a580:	ldr	x8, [x0]
  40a584:	ldr	x4, [x20, #504]
  40a588:	mov	w1, #0x43                  	// #67
  40a58c:	ldr	x8, [x8, #24]
  40a590:	blr	x8
  40a594:	ldr	x8, [x19, #8]
  40a598:	cbnz	x8, 40a5b8 <sqrt@plt+0x8708>
  40a59c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a5a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a5a4:	add	x1, x1, #0xd38
  40a5a8:	add	x0, x0, #0x4a7
  40a5ac:	mov	x2, x1
  40a5b0:	mov	x3, x1
  40a5b4:	bl	40c8e8 <sqrt@plt+0xaa38>
  40a5b8:	ldr	x0, [x19, #16]
  40a5bc:	ldr	x8, [x20, #504]
  40a5c0:	ldr	w9, [x0]
  40a5c4:	ldr	w10, [x8, #8]
  40a5c8:	add	w9, w10, w9
  40a5cc:	str	w9, [x8, #8]
  40a5d0:	bl	401d00 <_ZdaPv@plt>
  40a5d4:	mov	x0, x19
  40a5d8:	ldp	x20, x19, [sp, #32]
  40a5dc:	ldp	x22, x21, [sp, #16]
  40a5e0:	ldp	x29, x30, [sp], #48
  40a5e4:	b	411dac <_ZdlPv@@Base>
  40a5e8:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a5ec:	ldr	x8, [x19, #504]
  40a5f0:	ldr	x0, [x8, #32]
  40a5f4:	bl	40a1a0 <sqrt@plt+0x82f0>
  40a5f8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a5fc:	ldr	x0, [x8, #480]
  40a600:	ldr	x1, [x19, #504]
  40a604:	ldr	x8, [x0]
  40a608:	ldr	x8, [x8, #40]
  40a60c:	blr	x8
  40a610:	b	40a680 <sqrt@plt+0x87d0>
  40a614:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a618:	ldr	x22, [x21, #504]
  40a61c:	ldr	x20, [x22, #32]
  40a620:	cbz	x20, 40a638 <sqrt@plt+0x8788>
  40a624:	mov	x0, x20
  40a628:	bl	40b978 <sqrt@plt+0x9ac8>
  40a62c:	mov	x0, x20
  40a630:	bl	411dac <_ZdlPv@@Base>
  40a634:	ldr	x22, [x21, #504]
  40a638:	mov	w0, #0x28                  	// #40
  40a63c:	bl	411d08 <_Znwm@@Base>
  40a640:	ldr	x1, [x22, #24]
  40a644:	mov	x20, x0
  40a648:	bl	40b948 <sqrt@plt+0x9a98>
  40a64c:	ldr	x1, [x21, #504]
  40a650:	str	x20, [x1, #32]
  40a654:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a658:	ldr	x0, [x8, #480]
  40a65c:	ldr	x8, [x0]
  40a660:	ldr	x8, [x8, #40]
  40a664:	blr	x8
  40a668:	bl	4093c4 <sqrt@plt+0x7514>
  40a66c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a670:	ldr	x8, [x8, #504]
  40a674:	ldr	w9, [x8, #8]
  40a678:	add	w9, w9, w19
  40a67c:	str	w9, [x8, #8]
  40a680:	ldp	x20, x19, [sp, #32]
  40a684:	ldp	x22, x21, [sp, #16]
  40a688:	ldp	x29, x30, [sp], #48
  40a68c:	b	40a144 <sqrt@plt+0x8294>
  40a690:	mov	x19, x0
  40a694:	mov	x0, x20
  40a698:	bl	411dac <_ZdlPv@@Base>
  40a69c:	mov	x0, x19
  40a6a0:	bl	401e00 <_Unwind_Resume@plt>
  40a6a4:	sub	sp, sp, #0x40
  40a6a8:	stp	x29, x30, [sp, #16]
  40a6ac:	str	x21, [sp, #32]
  40a6b0:	stp	x20, x19, [sp, #48]
  40a6b4:	add	x29, sp, #0x10
  40a6b8:	bl	409c50 <sqrt@plt+0x7da0>
  40a6bc:	ldrb	w1, [x0]
  40a6c0:	mov	x19, x0
  40a6c4:	cmp	w1, #0x53
  40a6c8:	b.le	40a720 <sqrt@plt+0x8870>
  40a6cc:	sub	w8, w1, #0x66
  40a6d0:	cmp	w8, #0xf
  40a6d4:	b.hi	40a74c <sqrt@plt+0x889c>  // b.pmore
  40a6d8:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40a6dc:	add	x9, x9, #0x25
  40a6e0:	adr	x10, 40a6f0 <sqrt@plt+0x8840>
  40a6e4:	ldrb	w11, [x9, x8]
  40a6e8:	add	x10, x10, x11, lsl #2
  40a6ec:	br	x10
  40a6f0:	bl	4093c4 <sqrt@plt+0x7514>
  40a6f4:	mov	w20, w0
  40a6f8:	bl	409c50 <sqrt@plt+0x7da0>
  40a6fc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a700:	ldr	x8, [x8, #480]
  40a704:	mov	x21, x0
  40a708:	mov	w1, w20
  40a70c:	mov	x2, x21
  40a710:	mov	x0, x8
  40a714:	bl	40b318 <sqrt@plt+0x9468>
  40a718:	mov	x0, x21
  40a71c:	b	40a86c <sqrt@plt+0x89bc>
  40a720:	cmp	w1, #0x46
  40a724:	b.eq	40a7a8 <sqrt@plt+0x88f8>  // b.none
  40a728:	cmp	w1, #0x48
  40a72c:	b.eq	40a7b8 <sqrt@plt+0x8908>  // b.none
  40a730:	cmp	w1, #0x53
  40a734:	b.ne	40a7d8 <sqrt@plt+0x8928>  // b.any
  40a738:	bl	4093c4 <sqrt@plt+0x7514>
  40a73c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a740:	ldr	x8, [x8, #504]
  40a744:	str	w0, [x8, #20]
  40a748:	b	40a870 <sqrt@plt+0x89c0>
  40a74c:	cmp	w1, #0x54
  40a750:	b.eq	40a878 <sqrt@plt+0x89c8>  // b.none
  40a754:	cmp	w1, #0x58
  40a758:	b.ne	40a7d8 <sqrt@plt+0x8928>  // b.any
  40a75c:	bl	409a30 <sqrt@plt+0x7b80>
  40a760:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a764:	ldr	w8, [x8, #496]
  40a768:	mov	x20, x0
  40a76c:	cmp	w8, #0x0
  40a770:	b.le	40a89c <sqrt@plt+0x89ec>
  40a774:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40a778:	add	x1, x1, #0x2bf
  40a77c:	mov	w2, #0x7                   	// #7
  40a780:	mov	x0, x20
  40a784:	bl	401c40 <strncmp@plt>
  40a788:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a78c:	ldr	x8, [x8, #480]
  40a790:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a794:	ldr	x2, [x9, #504]
  40a798:	ldr	x9, [x8]
  40a79c:	cbz	w0, 40a8bc <sqrt@plt+0x8a0c>
  40a7a0:	ldr	x9, [x9, #80]
  40a7a4:	b	40a8c0 <sqrt@plt+0x8a10>
  40a7a8:	bl	409a30 <sqrt@plt+0x7b80>
  40a7ac:	mov	x20, x0
  40a7b0:	bl	409fa8 <sqrt@plt+0x80f8>
  40a7b4:	b	40a8d0 <sqrt@plt+0x8a20>
  40a7b8:	bl	4093c4 <sqrt@plt+0x7514>
  40a7bc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a7c0:	ldr	x8, [x8, #504]
  40a7c4:	ldr	w9, [x8, #4]
  40a7c8:	cmp	w0, w9
  40a7cc:	csel	w9, wzr, w0, eq  // eq = none
  40a7d0:	str	w9, [x8, #16]
  40a7d4:	b	40a870 <sqrt@plt+0x89c0>
  40a7d8:	mov	x0, sp
  40a7dc:	bl	40c678 <sqrt@plt+0xa7c8>
  40a7e0:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a7e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a7e8:	add	x2, x2, #0xd38
  40a7ec:	add	x0, x0, #0x2c7
  40a7f0:	mov	x1, sp
  40a7f4:	mov	x3, x2
  40a7f8:	bl	40c8b4 <sqrt@plt+0xaa04>
  40a7fc:	b	40a894 <sqrt@plt+0x89e4>
  40a800:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a804:	add	x0, x0, #0x243
  40a808:	b	40a814 <sqrt@plt+0x8964>
  40a80c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a810:	add	x0, x0, #0x25e
  40a814:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a818:	add	x1, x1, #0xd38
  40a81c:	mov	x2, x1
  40a820:	mov	x3, x1
  40a824:	bl	40c880 <sqrt@plt+0xa9d0>
  40a828:	b	40a870 <sqrt@plt+0x89c0>
  40a82c:	bl	40a144 <sqrt@plt+0x8294>
  40a830:	mov	w20, #0x1                   	// #1
  40a834:	b	40a8dc <sqrt@plt+0x8a2c>
  40a838:	bl	409c50 <sqrt@plt+0x7da0>
  40a83c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a840:	ldr	x8, [x8, #480]
  40a844:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a848:	ldr	x2, [x10, #504]
  40a84c:	mov	x20, x0
  40a850:	ldr	x9, [x8]
  40a854:	mov	w3, #0x75                  	// #117
  40a858:	mov	x0, x8
  40a85c:	mov	x1, x20
  40a860:	ldr	x9, [x9, #80]
  40a864:	blr	x9
  40a868:	mov	x0, x20
  40a86c:	bl	401d00 <_ZdaPv@plt>
  40a870:	bl	40a144 <sqrt@plt+0x8294>
  40a874:	b	40a8d8 <sqrt@plt+0x8a28>
  40a878:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a87c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a880:	add	x1, x1, #0xd38
  40a884:	add	x0, x0, #0x278
  40a888:	mov	x2, x1
  40a88c:	mov	x3, x1
  40a890:	bl	40c880 <sqrt@plt+0xa9d0>
  40a894:	bl	409dd4 <sqrt@plt+0x7f24>
  40a898:	b	40a8d8 <sqrt@plt+0x8a28>
  40a89c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a8a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a8a4:	add	x1, x1, #0xd38
  40a8a8:	add	x0, x0, #0x290
  40a8ac:	mov	x2, x1
  40a8b0:	mov	x3, x1
  40a8b4:	bl	40c880 <sqrt@plt+0xa9d0>
  40a8b8:	b	40a8d0 <sqrt@plt+0x8a20>
  40a8bc:	ldr	x9, [x9, #88]
  40a8c0:	mov	w3, #0x70                  	// #112
  40a8c4:	mov	x0, x8
  40a8c8:	mov	x1, x20
  40a8cc:	blr	x9
  40a8d0:	mov	x0, x20
  40a8d4:	bl	401d00 <_ZdaPv@plt>
  40a8d8:	mov	w20, wzr
  40a8dc:	mov	x0, x19
  40a8e0:	bl	401d00 <_ZdaPv@plt>
  40a8e4:	mov	w0, w20
  40a8e8:	ldp	x20, x19, [sp, #48]
  40a8ec:	ldr	x21, [sp, #32]
  40a8f0:	ldp	x29, x30, [sp, #16]
  40a8f4:	add	sp, sp, #0x40
  40a8f8:	ret
  40a8fc:	sub	sp, sp, #0x80
  40a900:	stp	x29, x30, [sp, #32]
  40a904:	stp	x28, x27, [sp, #48]
  40a908:	stp	x26, x25, [sp, #64]
  40a90c:	stp	x24, x23, [sp, #80]
  40a910:	stp	x22, x21, [sp, #96]
  40a914:	stp	x20, x19, [sp, #112]
  40a918:	add	x29, sp, #0x20
  40a91c:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a920:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a924:	mov	w9, #0x1                   	// #1
  40a928:	str	wzr, [x25, #496]
  40a92c:	str	w9, [x8, #464]
  40a930:	ldrb	w8, [x0]
  40a934:	mov	x19, x0
  40a938:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a93c:	cmp	w8, #0x2d
  40a940:	b.ne	40a94c <sqrt@plt+0x8a9c>  // b.any
  40a944:	ldrb	w8, [x19, #1]
  40a948:	cbz	w8, 40a9a4 <sqrt@plt+0x8af4>
  40a94c:	bl	401d10 <__errno_location@plt>
  40a950:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  40a954:	mov	x20, x0
  40a958:	str	wzr, [x0]
  40a95c:	add	x1, x1, #0x855
  40a960:	mov	x0, x19
  40a964:	bl	401d30 <fopen@plt>
  40a968:	str	x0, [x21, #488]
  40a96c:	cbz	x0, 40a978 <sqrt@plt+0x8ac8>
  40a970:	ldr	w8, [x20]
  40a974:	cbz	w8, 40a9b0 <sqrt@plt+0x8b00>
  40a978:	add	x0, sp, #0x10
  40a97c:	mov	x1, x19
  40a980:	bl	40c630 <sqrt@plt+0xa780>
  40a984:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a988:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40a98c:	add	x2, x2, #0xd38
  40a990:	add	x0, x0, #0x2de
  40a994:	add	x1, sp, #0x10
  40a998:	mov	x3, x2
  40a99c:	bl	40c880 <sqrt@plt+0xa9d0>
  40a9a0:	b	40b22c <sqrt@plt+0x937c>
  40a9a4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9a8:	ldr	x8, [x8, #40]
  40a9ac:	str	x8, [x21, #488]
  40a9b0:	mov	x0, x19
  40a9b4:	bl	409f10 <sqrt@plt+0x8060>
  40a9b8:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40a9bc:	ldr	x8, [x24, #504]
  40a9c0:	cbz	x8, 40a9c8 <sqrt@plt+0x8b18>
  40a9c4:	bl	4092e4 <sqrt@plt+0x7434>
  40a9c8:	mov	w0, #0x28                  	// #40
  40a9cc:	bl	411d08 <_Znwm@@Base>
  40a9d0:	mov	x19, x0
  40a9d4:	str	x0, [x24, #504]
  40a9d8:	mov	w0, #0x28                  	// #40
  40a9dc:	bl	411d08 <_Znwm@@Base>
  40a9e0:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  40a9e4:	ldr	x20, [x8, #672]
  40a9e8:	str	wzr, [x0]
  40a9ec:	str	x0, [x19, #24]
  40a9f0:	str	x20, [x0, #32]
  40a9f4:	mov	w0, #0x28                  	// #40
  40a9f8:	bl	411d08 <_Znwm@@Base>
  40a9fc:	movi	d0, #0xffffffff
  40aa00:	movi	v1.2d, #0xffffffffffffffff
  40aa04:	str	wzr, [x0]
  40aa08:	str	x20, [x0, #32]
  40aa0c:	str	x0, [x19, #32]
  40aa10:	str	xzr, [x19, #16]
  40aa14:	stp	d0, d1, [x19]
  40aa18:	bl	409d68 <sqrt@plt+0x7eb8>
  40aa1c:	cmn	w0, #0x1
  40aa20:	b.eq	40b22c <sqrt@plt+0x937c>  // b.none
  40aa24:	cmp	w0, #0x78
  40aa28:	b.eq	40aa48 <sqrt@plt+0x8b98>  // b.none
  40aa2c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aa30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40aa34:	add	x1, x1, #0xd38
  40aa38:	add	x0, x0, #0x2f3
  40aa3c:	mov	x2, x1
  40aa40:	mov	x3, x1
  40aa44:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aa48:	bl	409c50 <sqrt@plt+0x7da0>
  40aa4c:	ldrb	w8, [x0]
  40aa50:	mov	x19, x0
  40aa54:	cmp	w8, #0x54
  40aa58:	b.eq	40aa78 <sqrt@plt+0x8bc8>  // b.none
  40aa5c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aa60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40aa64:	add	x1, x1, #0xd38
  40aa68:	add	x0, x0, #0x2f3
  40aa6c:	mov	x2, x1
  40aa70:	mov	x3, x1
  40aa74:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aa78:	mov	x0, x19
  40aa7c:	bl	401d00 <_ZdaPv@plt>
  40aa80:	bl	409c50 <sqrt@plt+0x7da0>
  40aa84:	adrp	x28, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aa88:	ldr	x9, [x28, #480]
  40aa8c:	mov	x19, x0
  40aa90:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aa94:	cbz	x9, 40aad4 <sqrt@plt+0x8c24>
  40aa98:	ldr	x0, [x8, #472]
  40aa9c:	cbz	x0, 40aaac <sqrt@plt+0x8bfc>
  40aaa0:	mov	x1, x19
  40aaa4:	bl	401d40 <strcmp@plt>
  40aaa8:	cbz	w0, 40aac8 <sqrt@plt+0x8c18>
  40aaac:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aab0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40aab4:	add	x1, x1, #0xd38
  40aab8:	add	x0, x0, #0x33b
  40aabc:	mov	x2, x1
  40aac0:	mov	x3, x1
  40aac4:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aac8:	mov	x0, x19
  40aacc:	bl	401d00 <_ZdaPv@plt>
  40aad0:	b	40aafc <sqrt@plt+0x8c4c>
  40aad4:	str	x19, [x8, #472]
  40aad8:	bl	40efc0 <sqrt@plt+0xd110>
  40aadc:	cbnz	w0, 40aafc <sqrt@plt+0x8c4c>
  40aae0:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40aae4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40aae8:	add	x1, x1, #0xd38
  40aaec:	add	x0, x0, #0x313
  40aaf0:	mov	x2, x1
  40aaf4:	mov	x3, x1
  40aaf8:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aafc:	bl	40a144 <sqrt@plt+0x8294>
  40ab00:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40ab04:	ldr	w8, [x8, #1024]
  40ab08:	ldr	x9, [x24, #504]
  40ab0c:	add	w8, w8, w8, lsl #2
  40ab10:	lsl	w8, w8, #1
  40ab14:	str	w8, [x9, #4]
  40ab18:	bl	409d68 <sqrt@plt+0x7eb8>
  40ab1c:	cmp	w0, #0x78
  40ab20:	b.eq	40ab40 <sqrt@plt+0x8c90>  // b.none
  40ab24:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ab28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ab2c:	add	x1, x1, #0xd38
  40ab30:	add	x0, x0, #0x35e
  40ab34:	mov	x2, x1
  40ab38:	mov	x3, x1
  40ab3c:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ab40:	bl	409c50 <sqrt@plt+0x7da0>
  40ab44:	ldrb	w8, [x0]
  40ab48:	mov	x19, x0
  40ab4c:	cmp	w8, #0x72
  40ab50:	b.eq	40ab70 <sqrt@plt+0x8cc0>  // b.none
  40ab54:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ab58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ab5c:	add	x1, x1, #0xd38
  40ab60:	add	x0, x0, #0x35e
  40ab64:	mov	x2, x1
  40ab68:	mov	x3, x1
  40ab6c:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ab70:	mov	x0, x19
  40ab74:	bl	401d00 <_ZdaPv@plt>
  40ab78:	bl	4093c4 <sqrt@plt+0x7514>
  40ab7c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ab80:	ldr	w8, [x8, #3424]
  40ab84:	cmp	w0, w8
  40ab88:	b.eq	40aba8 <sqrt@plt+0x8cf8>  // b.none
  40ab8c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ab90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ab94:	add	x1, x1, #0xd38
  40ab98:	add	x0, x0, #0x381
  40ab9c:	mov	x2, x1
  40aba0:	mov	x3, x1
  40aba4:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aba8:	bl	4093c4 <sqrt@plt+0x7514>
  40abac:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40abb0:	ldr	w8, [x8, #1016]
  40abb4:	cmp	w0, w8
  40abb8:	b.eq	40abd8 <sqrt@plt+0x8d28>  // b.none
  40abbc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40abc0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40abc4:	add	x1, x1, #0xd38
  40abc8:	add	x0, x0, #0x39b
  40abcc:	mov	x2, x1
  40abd0:	mov	x3, x1
  40abd4:	bl	40c8e8 <sqrt@plt+0xaa38>
  40abd8:	bl	4093c4 <sqrt@plt+0x7514>
  40abdc:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40abe0:	ldr	w8, [x8, #1020]
  40abe4:	cmp	w0, w8
  40abe8:	b.eq	40ac08 <sqrt@plt+0x8d58>  // b.none
  40abec:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40abf0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40abf4:	add	x1, x1, #0xd38
  40abf8:	add	x0, x0, #0x3c4
  40abfc:	mov	x2, x1
  40ac00:	mov	x3, x1
  40ac04:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ac08:	bl	40a144 <sqrt@plt+0x8294>
  40ac0c:	bl	409d68 <sqrt@plt+0x7eb8>
  40ac10:	cmp	w0, #0x78
  40ac14:	b.eq	40ac34 <sqrt@plt+0x8d84>  // b.none
  40ac18:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ac1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ac20:	add	x1, x1, #0xd38
  40ac24:	add	x0, x0, #0x3eb
  40ac28:	mov	x2, x1
  40ac2c:	mov	x3, x1
  40ac30:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ac34:	bl	409c50 <sqrt@plt+0x7da0>
  40ac38:	ldrb	w8, [x0]
  40ac3c:	mov	x19, x0
  40ac40:	cmp	w8, #0x69
  40ac44:	b.eq	40ac64 <sqrt@plt+0x8db4>  // b.none
  40ac48:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ac4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ac50:	add	x1, x1, #0xd38
  40ac54:	add	x0, x0, #0x3eb
  40ac58:	mov	x2, x1
  40ac5c:	mov	x3, x1
  40ac60:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ac64:	mov	x0, x19
  40ac68:	bl	401d00 <_ZdaPv@plt>
  40ac6c:	bl	40a144 <sqrt@plt+0x8294>
  40ac70:	ldr	x8, [x28, #480]
  40ac74:	cbnz	x8, 40ac80 <sqrt@plt+0x8dd0>
  40ac78:	bl	40602c <sqrt@plt+0x417c>
  40ac7c:	str	x0, [x28, #480]
  40ac80:	adrp	x23, 415000 <_ZdlPvm@@Base+0x3248>
  40ac84:	adrp	x19, 415000 <_ZdlPvm@@Base+0x3248>
  40ac88:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ac8c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3248>
  40ac90:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3248>
  40ac94:	add	x23, x23, #0x35
  40ac98:	add	x19, x19, #0xb7
  40ac9c:	add	x20, x20, #0xd38
  40aca0:	add	x21, x21, #0x437
  40aca4:	add	x22, x22, #0x5c
  40aca8:	bl	409d68 <sqrt@plt+0x7eb8>
  40acac:	mov	x26, x0
  40acb0:	cmp	w26, #0x62
  40acb4:	b.le	40ad24 <sqrt@plt+0x8e74>
  40acb8:	sub	w8, w26, #0x63
  40acbc:	cmp	w8, #0x15
  40acc0:	b.hi	40ae4c <sqrt@plt+0x8f9c>  // b.pmore
  40acc4:	adr	x9, 40aca8 <sqrt@plt+0x8df8>
  40acc8:	ldrh	w10, [x22, x8, lsl #1]
  40accc:	add	x9, x9, x10, lsl #2
  40acd0:	br	x9
  40acd4:	ldr	w8, [x25, #496]
  40acd8:	cmp	w8, #0x0
  40acdc:	b.gt	40ad00 <sqrt@plt+0x8e50>
  40ace0:	add	x0, sp, #0x10
  40ace4:	mov	w1, w26
  40ace8:	bl	40c678 <sqrt@plt+0xa7c8>
  40acec:	add	x1, sp, #0x10
  40acf0:	mov	x0, x19
  40acf4:	mov	x2, x20
  40acf8:	mov	x3, x20
  40acfc:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ad00:	bl	409b74 <sqrt@plt+0x7cc4>
  40ad04:	mov	x1, x0
  40ad08:	cmp	w1, #0xa
  40ad0c:	b.eq	40ad18 <sqrt@plt+0x8e68>  // b.none
  40ad10:	cmn	w1, #0x1
  40ad14:	b.ne	40ae28 <sqrt@plt+0x8f78>  // b.any
  40ad18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ad1c:	add	x0, x0, #0x453
  40ad20:	b	40ae14 <sqrt@plt+0x8f64>
  40ad24:	sub	w8, w26, #0x30
  40ad28:	cmp	w8, #0x26
  40ad2c:	b.hi	40ae3c <sqrt@plt+0x8f8c>  // b.pmore
  40ad30:	adr	x9, 40ad40 <sqrt@plt+0x8e90>
  40ad34:	ldrb	w10, [x23, x8]
  40ad38:	add	x9, x9, x10, lsl #2
  40ad3c:	br	x9
  40ad40:	bl	409b74 <sqrt@plt+0x7cc4>
  40ad44:	ldr	w8, [x25, #496]
  40ad48:	mov	x27, x0
  40ad4c:	cmp	w8, #0x0
  40ad50:	b.gt	40ad74 <sqrt@plt+0x8ec4>
  40ad54:	add	x0, sp, #0x10
  40ad58:	mov	w1, w26
  40ad5c:	bl	40c678 <sqrt@plt+0xa7c8>
  40ad60:	add	x1, sp, #0x10
  40ad64:	mov	x0, x19
  40ad68:	mov	x2, x20
  40ad6c:	mov	x3, x20
  40ad70:	bl	40c8e8 <sqrt@plt+0xaa38>
  40ad74:	sub	w8, w27, #0x30
  40ad78:	cmp	w8, #0xa
  40ad7c:	b.cc	40ad9c <sqrt@plt+0x8eec>  // b.lo, b.ul, b.last
  40ad80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ad84:	add	x0, x0, #0x40e
  40ad88:	mov	x1, x20
  40ad8c:	mov	x2, x20
  40ad90:	mov	x3, x20
  40ad94:	bl	40c880 <sqrt@plt+0xa9d0>
  40ad98:	mov	w27, wzr
  40ad9c:	strb	w26, [sp, #12]
  40ada0:	strb	w27, [sp, #13]
  40ada4:	strb	wzr, [sp, #14]
  40ada8:	bl	401d10 <__errno_location@plt>
  40adac:	mov	x26, x0
  40adb0:	str	wzr, [x0]
  40adb4:	add	x0, sp, #0xc
  40adb8:	mov	w2, #0xa                   	// #10
  40adbc:	mov	x1, xzr
  40adc0:	bl	401af0 <strtol@plt>
  40adc4:	ldr	w8, [x26]
  40adc8:	mov	x26, x0
  40adcc:	cbz	w8, 40ade8 <sqrt@plt+0x8f38>
  40add0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40add4:	add	x0, x0, #0x41d
  40add8:	mov	x1, x20
  40addc:	mov	x2, x20
  40ade0:	mov	x3, x20
  40ade4:	bl	40c880 <sqrt@plt+0xa9d0>
  40ade8:	ldr	x8, [x24, #504]
  40adec:	ldr	w9, [x8, #8]
  40adf0:	add	w9, w9, w26
  40adf4:	str	w9, [x8, #8]
  40adf8:	bl	409b74 <sqrt@plt+0x7cc4>
  40adfc:	mov	x1, x0
  40ae00:	cmp	w1, #0xa
  40ae04:	b.eq	40ae10 <sqrt@plt+0x8f60>  // b.none
  40ae08:	cmn	w1, #0x1
  40ae0c:	b.ne	40ae28 <sqrt@plt+0x8f78>  // b.any
  40ae10:	mov	x0, x21
  40ae14:	mov	x1, x20
  40ae18:	mov	x2, x20
  40ae1c:	mov	x3, x20
  40ae20:	bl	40c880 <sqrt@plt+0xa9d0>
  40ae24:	b	40aca8 <sqrt@plt+0x8df8>
  40ae28:	ldr	x0, [x28, #480]
  40ae2c:	ldr	x2, [x24, #504]
  40ae30:	mov	x3, xzr
  40ae34:	bl	40b540 <sqrt@plt+0x9690>
  40ae38:	b	40aca8 <sqrt@plt+0x8df8>
  40ae3c:	cmp	w26, #0x23
  40ae40:	b.eq	40ae70 <sqrt@plt+0x8fc0>  // b.none
  40ae44:	cmn	w26, #0x1
  40ae48:	b.eq	40b1bc <sqrt@plt+0x930c>  // b.none
  40ae4c:	add	x0, sp, #0x10
  40ae50:	mov	w1, w26
  40ae54:	bl	40c688 <sqrt@plt+0xa7d8>
  40ae58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ae5c:	add	x1, sp, #0x10
  40ae60:	add	x0, x0, #0x473
  40ae64:	mov	x2, x20
  40ae68:	mov	x3, x20
  40ae6c:	bl	40c8b4 <sqrt@plt+0xaa04>
  40ae70:	bl	409dd4 <sqrt@plt+0x7f24>
  40ae74:	b	40aca8 <sqrt@plt+0x8df8>
  40ae78:	ldr	w8, [x25, #496]
  40ae7c:	cmp	w8, #0x0
  40ae80:	b.gt	40aea4 <sqrt@plt+0x8ff4>
  40ae84:	add	x0, sp, #0x10
  40ae88:	mov	w1, w26
  40ae8c:	bl	40c678 <sqrt@plt+0xa7c8>
  40ae90:	add	x1, sp, #0x10
  40ae94:	mov	x0, x19
  40ae98:	mov	x2, x20
  40ae9c:	mov	x3, x20
  40aea0:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aea4:	bl	409c50 <sqrt@plt+0x7da0>
  40aea8:	ldr	x8, [x28, #480]
  40aeac:	ldr	x2, [x24, #504]
  40aeb0:	mov	x26, x0
  40aeb4:	mov	x1, x26
  40aeb8:	mov	x0, x8
  40aebc:	mov	x3, xzr
  40aec0:	bl	40b710 <sqrt@plt+0x9860>
  40aec4:	b	40af08 <sqrt@plt+0x9058>
  40aec8:	ldr	w8, [x25, #496]
  40aecc:	cmp	w8, #0x0
  40aed0:	b.gt	40aef4 <sqrt@plt+0x9044>
  40aed4:	add	x0, sp, #0x10
  40aed8:	mov	w1, w26
  40aedc:	bl	40c678 <sqrt@plt+0xa7c8>
  40aee0:	add	x1, sp, #0x10
  40aee4:	mov	x0, x19
  40aee8:	mov	x2, x20
  40aeec:	mov	x3, x20
  40aef0:	bl	40c8e8 <sqrt@plt+0xaa38>
  40aef4:	bl	40a310 <sqrt@plt+0x8460>
  40aef8:	b	40aca8 <sqrt@plt+0x8df8>
  40aefc:	bl	409a30 <sqrt@plt+0x7b80>
  40af00:	mov	x26, x0
  40af04:	bl	409fa8 <sqrt@plt+0x80f8>
  40af08:	mov	x0, x26
  40af0c:	bl	401d00 <_ZdaPv@plt>
  40af10:	b	40aca8 <sqrt@plt+0x8df8>
  40af14:	bl	4093c4 <sqrt@plt+0x7514>
  40af18:	ldr	x8, [x24, #504]
  40af1c:	str	w0, [x8, #8]
  40af20:	b	40aca8 <sqrt@plt+0x8df8>
  40af24:	ldr	w8, [x25, #496]
  40af28:	cmp	w8, #0x0
  40af2c:	b.gt	40af50 <sqrt@plt+0x90a0>
  40af30:	add	x0, sp, #0x10
  40af34:	mov	w1, w26
  40af38:	bl	40c678 <sqrt@plt+0xa7c8>
  40af3c:	add	x1, sp, #0x10
  40af40:	mov	x0, x19
  40af44:	mov	x2, x20
  40af48:	mov	x3, x20
  40af4c:	bl	40c8e8 <sqrt@plt+0xaa38>
  40af50:	ldr	x26, [x28, #480]
  40af54:	bl	4093c4 <sqrt@plt+0x7514>
  40af58:	ldr	x8, [x26]
  40af5c:	ldr	x2, [x24, #504]
  40af60:	mov	w1, w0
  40af64:	mov	x0, x26
  40af68:	ldr	x8, [x8, #16]
  40af6c:	mov	x3, xzr
  40af70:	blr	x8
  40af74:	b	40aca8 <sqrt@plt+0x8df8>
  40af78:	bl	4093c4 <sqrt@plt+0x7514>
  40af7c:	ldr	x8, [x24, #504]
  40af80:	str	w0, [x8, #12]
  40af84:	b	40aca8 <sqrt@plt+0x8df8>
  40af88:	bl	4093c4 <sqrt@plt+0x7514>
  40af8c:	ldr	x8, [x24, #504]
  40af90:	str	w0, [x8]
  40af94:	b	40aca8 <sqrt@plt+0x8df8>
  40af98:	bl	4093c4 <sqrt@plt+0x7514>
  40af9c:	ldr	x8, [x24, #504]
  40afa0:	ldr	w9, [x8, #8]
  40afa4:	add	w9, w9, w0
  40afa8:	str	w9, [x8, #8]
  40afac:	b	40aca8 <sqrt@plt+0x8df8>
  40afb0:	ldr	x8, [x24, #504]
  40afb4:	ldr	x0, [x8, #24]
  40afb8:	bl	40a1a0 <sqrt@plt+0x82f0>
  40afbc:	ldr	x0, [x28, #480]
  40afc0:	ldr	x1, [x24, #504]
  40afc4:	ldr	x8, [x0]
  40afc8:	ldr	x8, [x8, #32]
  40afcc:	blr	x8
  40afd0:	b	40aca8 <sqrt@plt+0x8df8>
  40afd4:	ldr	w8, [x25, #496]
  40afd8:	cmp	w8, #0x0
  40afdc:	b.gt	40b000 <sqrt@plt+0x9150>
  40afe0:	add	x0, sp, #0x10
  40afe4:	mov	w1, w26
  40afe8:	bl	40c678 <sqrt@plt+0xa7c8>
  40afec:	add	x1, sp, #0x10
  40aff0:	mov	x0, x19
  40aff4:	mov	x2, x20
  40aff8:	mov	x3, x20
  40affc:	bl	40c8e8 <sqrt@plt+0xaa38>
  40b000:	ldr	x0, [x28, #480]
  40b004:	ldr	x8, [x0]
  40b008:	ldr	x8, [x8, #72]
  40b00c:	blr	x8
  40b010:	bl	4093c4 <sqrt@plt+0x7514>
  40b014:	bl	4093c4 <sqrt@plt+0x7514>
  40b018:	b	40aca8 <sqrt@plt+0x8df8>
  40b01c:	ldr	w8, [x25, #496]
  40b020:	cmp	w8, #0x1
  40b024:	b.lt	40b044 <sqrt@plt+0x9194>  // b.tstop
  40b028:	ldr	x0, [x28, #480]
  40b02c:	ldr	x8, [x24, #504]
  40b030:	ldr	x9, [x0]
  40b034:	ldr	w1, [x8, #12]
  40b038:	ldr	x8, [x9, #56]
  40b03c:	blr	x8
  40b040:	ldr	w8, [x25, #496]
  40b044:	ldr	x26, [x28, #480]
  40b048:	add	w8, w8, #0x1
  40b04c:	str	w8, [x25, #496]
  40b050:	bl	4093c4 <sqrt@plt+0x7514>
  40b054:	ldr	x8, [x26]
  40b058:	mov	w1, w0
  40b05c:	mov	x0, x26
  40b060:	ldr	x8, [x8, #48]
  40b064:	blr	x8
  40b068:	ldr	x8, [x24, #504]
  40b06c:	str	wzr, [x8, #12]
  40b070:	b	40aca8 <sqrt@plt+0x8df8>
  40b074:	bl	4093c4 <sqrt@plt+0x7514>
  40b078:	ldr	x8, [x24, #504]
  40b07c:	ldr	w9, [x8, #16]
  40b080:	str	w0, [x8, #4]
  40b084:	cmp	w9, w0
  40b088:	b.ne	40aca8 <sqrt@plt+0x8df8>  // b.any
  40b08c:	str	wzr, [x8, #16]
  40b090:	b	40aca8 <sqrt@plt+0x8df8>
  40b094:	ldr	w8, [x25, #496]
  40b098:	cmp	w8, #0x0
  40b09c:	b.gt	40b0c0 <sqrt@plt+0x9210>
  40b0a0:	add	x0, sp, #0x10
  40b0a4:	mov	w1, w26
  40b0a8:	bl	40c678 <sqrt@plt+0xa7c8>
  40b0ac:	add	x1, sp, #0x10
  40b0b0:	mov	x0, x19
  40b0b4:	mov	x2, x20
  40b0b8:	mov	x3, x20
  40b0bc:	bl	40c8e8 <sqrt@plt+0xaa38>
  40b0c0:	bl	409c50 <sqrt@plt+0x7da0>
  40b0c4:	ldrb	w1, [x0]
  40b0c8:	mov	x26, x0
  40b0cc:	cbz	w1, 40b100 <sqrt@plt+0x9250>
  40b0d0:	ldr	x2, [x24, #504]
  40b0d4:	add	x19, x26, #0x1
  40b0d8:	ldr	x0, [x28, #480]
  40b0dc:	add	x3, sp, #0x10
  40b0e0:	bl	40b540 <sqrt@plt+0x9690>
  40b0e4:	ldr	x2, [x24, #504]
  40b0e8:	ldr	w8, [sp, #16]
  40b0ec:	ldr	w9, [x2, #8]
  40b0f0:	add	w8, w9, w8
  40b0f4:	str	w8, [x2, #8]
  40b0f8:	ldrb	w1, [x19], #1
  40b0fc:	cbnz	w1, 40b0d8 <sqrt@plt+0x9228>
  40b100:	mov	x0, x26
  40b104:	b	40b184 <sqrt@plt+0x92d4>
  40b108:	ldr	w8, [x25, #496]
  40b10c:	cmp	w8, #0x0
  40b110:	b.gt	40b134 <sqrt@plt+0x9284>
  40b114:	add	x0, sp, #0x10
  40b118:	mov	w1, w26
  40b11c:	bl	40c678 <sqrt@plt+0xa7c8>
  40b120:	add	x1, sp, #0x10
  40b124:	mov	x0, x19
  40b128:	mov	x2, x20
  40b12c:	mov	x3, x20
  40b130:	bl	40c8e8 <sqrt@plt+0xaa38>
  40b134:	bl	4093c4 <sqrt@plt+0x7514>
  40b138:	mov	w26, w0
  40b13c:	bl	409c50 <sqrt@plt+0x7da0>
  40b140:	ldrb	w1, [x0]
  40b144:	mov	x27, x0
  40b148:	cbz	w1, 40b180 <sqrt@plt+0x92d0>
  40b14c:	ldr	x2, [x24, #504]
  40b150:	add	x19, x27, #0x1
  40b154:	ldr	x0, [x28, #480]
  40b158:	add	x3, sp, #0x10
  40b15c:	bl	40b540 <sqrt@plt+0x9690>
  40b160:	ldr	x2, [x24, #504]
  40b164:	ldr	w8, [sp, #16]
  40b168:	ldr	w9, [x2, #8]
  40b16c:	add	w8, w8, w26
  40b170:	add	w8, w8, w9
  40b174:	str	w8, [x2, #8]
  40b178:	ldrb	w1, [x19], #1
  40b17c:	cbnz	w1, 40b154 <sqrt@plt+0x92a4>
  40b180:	mov	x0, x27
  40b184:	bl	401d00 <_ZdaPv@plt>
  40b188:	adrp	x19, 415000 <_ZdlPvm@@Base+0x3248>
  40b18c:	add	x19, x19, #0xb7
  40b190:	b	40aca8 <sqrt@plt+0x8df8>
  40b194:	bl	4093c4 <sqrt@plt+0x7514>
  40b198:	ldr	x8, [x24, #504]
  40b19c:	ldr	w9, [x8, #12]
  40b1a0:	add	w9, w9, w0
  40b1a4:	str	w9, [x8, #12]
  40b1a8:	b	40aca8 <sqrt@plt+0x8df8>
  40b1ac:	bl	40a6a4 <sqrt@plt+0x87f4>
  40b1b0:	tbz	w0, #0, 40aca8 <sqrt@plt+0x8df8>
  40b1b4:	mov	w19, #0x1                   	// #1
  40b1b8:	b	40b1c0 <sqrt@plt+0x9310>
  40b1bc:	mov	w19, wzr
  40b1c0:	ldr	w8, [x25, #496]
  40b1c4:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b1c8:	cmp	w8, #0x1
  40b1cc:	b.lt	40b1e8 <sqrt@plt+0x9338>  // b.tstop
  40b1d0:	ldr	x0, [x28, #480]
  40b1d4:	ldr	x8, [x24, #504]
  40b1d8:	ldr	x9, [x0]
  40b1dc:	ldr	w1, [x8, #12]
  40b1e0:	ldr	x8, [x9, #56]
  40b1e4:	blr	x8
  40b1e8:	ldr	x0, [x28, #480]
  40b1ec:	cbz	x0, 40b1fc <sqrt@plt+0x934c>
  40b1f0:	ldr	x8, [x0]
  40b1f4:	ldr	x8, [x8, #8]
  40b1f8:	blr	x8
  40b1fc:	ldr	x0, [x20, #488]
  40b200:	str	xzr, [x28, #480]
  40b204:	bl	401ac0 <fclose@plt>
  40b208:	tbnz	w19, #0, 40b228 <sqrt@plt+0x9378>
  40b20c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b210:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b214:	add	x1, x1, #0xd38
  40b218:	add	x0, x0, #0x48d
  40b21c:	mov	x2, x1
  40b220:	mov	x3, x1
  40b224:	bl	40c8b4 <sqrt@plt+0xaa04>
  40b228:	bl	4092e4 <sqrt@plt+0x7434>
  40b22c:	ldp	x20, x19, [sp, #112]
  40b230:	ldp	x22, x21, [sp, #96]
  40b234:	ldp	x24, x23, [sp, #80]
  40b238:	ldp	x26, x25, [sp, #64]
  40b23c:	ldp	x28, x27, [sp, #48]
  40b240:	ldp	x29, x30, [sp, #32]
  40b244:	add	sp, sp, #0x80
  40b248:	ret
  40b24c:	stp	x1, x2, [x0]
  40b250:	ret
  40b254:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40b258:	add	x8, x8, #0x4e8
  40b25c:	stp	xzr, xzr, [x0, #8]
  40b260:	str	x8, [x0]
  40b264:	str	wzr, [x0, #24]
  40b268:	ret
  40b26c:	stp	x29, x30, [sp, #-32]!
  40b270:	stp	x20, x19, [sp, #16]
  40b274:	mov	x29, sp
  40b278:	mov	x19, x0
  40b27c:	ldr	x0, [x0, #16]
  40b280:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40b284:	add	x8, x8, #0x4e8
  40b288:	str	x8, [x19]
  40b28c:	cbz	x0, 40b2bc <sqrt@plt+0x940c>
  40b290:	bl	401d00 <_ZdaPv@plt>
  40b294:	b	40b2bc <sqrt@plt+0x940c>
  40b298:	ldr	x8, [x20, #8]
  40b29c:	str	x8, [x19, #8]
  40b2a0:	ldr	x0, [x20]
  40b2a4:	cbz	x0, 40b2b4 <sqrt@plt+0x9404>
  40b2a8:	ldr	x8, [x0]
  40b2ac:	ldr	x8, [x8, #8]
  40b2b0:	blr	x8
  40b2b4:	mov	x0, x20
  40b2b8:	bl	411dac <_ZdlPv@@Base>
  40b2bc:	ldr	x20, [x19, #8]
  40b2c0:	cbnz	x20, 40b298 <sqrt@plt+0x93e8>
  40b2c4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b2c8:	ldr	x19, [x8, #48]
  40b2cc:	mov	x0, x19
  40b2d0:	bl	401e10 <ferror@plt>
  40b2d4:	cbz	w0, 40b2f8 <sqrt@plt+0x9448>
  40b2d8:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b2dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b2e0:	add	x1, x1, #0xd38
  40b2e4:	add	x0, x0, #0x570
  40b2e8:	mov	x2, x1
  40b2ec:	mov	x3, x1
  40b2f0:	bl	40c8e8 <sqrt@plt+0xaa38>
  40b2f4:	b	40b304 <sqrt@plt+0x9454>
  40b2f8:	mov	x0, x19
  40b2fc:	bl	401cc0 <fflush@plt>
  40b300:	tbnz	w0, #31, 40b2d8 <sqrt@plt+0x9428>
  40b304:	ldp	x20, x19, [sp, #16]
  40b308:	ldp	x29, x30, [sp], #32
  40b30c:	ret
  40b310:	bl	406534 <sqrt@plt+0x4684>
  40b314:	brk	#0x1
  40b318:	stp	x29, x30, [sp, #-80]!
  40b31c:	str	x25, [sp, #16]
  40b320:	stp	x24, x23, [sp, #32]
  40b324:	stp	x22, x21, [sp, #48]
  40b328:	stp	x20, x19, [sp, #64]
  40b32c:	mov	x29, sp
  40b330:	mov	x21, x2
  40b334:	mov	w19, w1
  40b338:	mov	x20, x0
  40b33c:	tbz	w1, #31, 40b350 <sqrt@plt+0x94a0>
  40b340:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40b344:	add	x1, x1, #0x57d
  40b348:	mov	w0, #0x64                  	// #100
  40b34c:	bl	40b8ec <sqrt@plt+0x9a3c>
  40b350:	ldr	w24, [x20, #24]
  40b354:	cmp	w24, w19
  40b358:	b.gt	40b448 <sqrt@plt+0x9598>
  40b35c:	sxtw	x23, w24
  40b360:	cbz	w23, 40b3f0 <sqrt@plt+0x9540>
  40b364:	lsl	w8, w24, #1
  40b368:	cmp	w8, w19
  40b36c:	csinc	w8, w8, w19, gt
  40b370:	ldr	x22, [x20, #16]
  40b374:	sxtw	x25, w8
  40b378:	str	w8, [x20, #24]
  40b37c:	sbfiz	x8, x8, #3, #32
  40b380:	cmp	xzr, x25, lsr #61
  40b384:	csinv	x0, x8, xzr, eq  // eq = none
  40b388:	bl	401a00 <_Znam@plt>
  40b38c:	cmp	w23, #0x1
  40b390:	str	x0, [x20, #16]
  40b394:	b.lt	40b3c4 <sqrt@plt+0x9514>  // b.tstop
  40b398:	ldr	x8, [x22]
  40b39c:	cmp	w24, #0x1
  40b3a0:	str	x8, [x0]
  40b3a4:	b.eq	40b3c4 <sqrt@plt+0x9514>  // b.none
  40b3a8:	mov	w8, #0x1                   	// #1
  40b3ac:	ldr	x9, [x20, #16]
  40b3b0:	ldr	x10, [x22, x8, lsl #3]
  40b3b4:	str	x10, [x9, x8, lsl #3]
  40b3b8:	add	x8, x8, #0x1
  40b3bc:	cmp	x24, x8
  40b3c0:	b.ne	40b3ac <sqrt@plt+0x94fc>  // b.any
  40b3c4:	cmp	w23, w25
  40b3c8:	b.ge	40b3e0 <sqrt@plt+0x9530>  // b.tcont
  40b3cc:	ldr	x8, [x20, #16]
  40b3d0:	str	xzr, [x8, x23, lsl #3]
  40b3d4:	add	x23, x23, #0x1
  40b3d8:	cmp	x25, x23
  40b3dc:	b.ne	40b3cc <sqrt@plt+0x951c>  // b.any
  40b3e0:	cbz	x22, 40b448 <sqrt@plt+0x9598>
  40b3e4:	mov	x0, x22
  40b3e8:	bl	401d00 <_ZdaPv@plt>
  40b3ec:	b	40b448 <sqrt@plt+0x9598>
  40b3f0:	cmp	w19, #0xa
  40b3f4:	mov	w8, #0xa                   	// #10
  40b3f8:	csinc	w22, w8, w19, lt  // lt = tstop
  40b3fc:	sxtw	x8, w22
  40b400:	sbfiz	x9, x22, #3, #32
  40b404:	cmp	xzr, x8, lsr #61
  40b408:	csinv	x0, x9, xzr, eq  // eq = none
  40b40c:	str	w22, [x20, #24]
  40b410:	bl	401a00 <_Znam@plt>
  40b414:	cmp	w22, #0x1
  40b418:	str	x0, [x20, #16]
  40b41c:	b.lt	40b448 <sqrt@plt+0x9598>  // b.tstop
  40b420:	cmp	w22, #0x1
  40b424:	str	xzr, [x0]
  40b428:	b.eq	40b448 <sqrt@plt+0x9598>  // b.none
  40b42c:	mov	w8, w22
  40b430:	mov	w9, #0x1                   	// #1
  40b434:	ldr	x10, [x20, #16]
  40b438:	str	xzr, [x10, x9, lsl #3]
  40b43c:	add	x9, x9, #0x1
  40b440:	cmp	x8, x9
  40b444:	b.ne	40b434 <sqrt@plt+0x9584>  // b.any
  40b448:	mov	x0, x20
  40b44c:	mov	x1, x21
  40b450:	bl	40b474 <sqrt@plt+0x95c4>
  40b454:	ldr	x8, [x20, #16]
  40b458:	ldr	x25, [sp, #16]
  40b45c:	str	x0, [x8, w19, sxtw #3]
  40b460:	ldp	x20, x19, [sp, #64]
  40b464:	ldp	x22, x21, [sp, #48]
  40b468:	ldp	x24, x23, [sp, #32]
  40b46c:	ldp	x29, x30, [sp], #80
  40b470:	ret
  40b474:	stp	x29, x30, [sp, #-48]!
  40b478:	str	x21, [sp, #16]
  40b47c:	stp	x20, x19, [sp, #32]
  40b480:	mov	x29, sp
  40b484:	ldr	x21, [x0, #8]
  40b488:	mov	x19, x0
  40b48c:	mov	x20, x1
  40b490:	cbz	x21, 40b4b0 <sqrt@plt+0x9600>
  40b494:	ldr	x0, [x21]
  40b498:	bl	40db6c <sqrt@plt+0xbcbc>
  40b49c:	mov	x1, x20
  40b4a0:	bl	401d40 <strcmp@plt>
  40b4a4:	cbz	w0, 40b500 <sqrt@plt+0x9650>
  40b4a8:	ldr	x21, [x21, #8]
  40b4ac:	cbnz	x21, 40b494 <sqrt@plt+0x95e4>
  40b4b0:	ldr	x8, [x19]
  40b4b4:	mov	x0, x19
  40b4b8:	mov	x1, x20
  40b4bc:	ldr	x8, [x8, #64]
  40b4c0:	blr	x8
  40b4c4:	mov	x20, x0
  40b4c8:	cbnz	x0, 40b4e8 <sqrt@plt+0x9638>
  40b4cc:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b4d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b4d4:	add	x1, x1, #0xd38
  40b4d8:	add	x0, x0, #0x59c
  40b4dc:	mov	x2, x1
  40b4e0:	mov	x3, x1
  40b4e4:	bl	40c8e8 <sqrt@plt+0xaa38>
  40b4e8:	mov	w0, #0x10                  	// #16
  40b4ec:	bl	411d08 <_Znwm@@Base>
  40b4f0:	ldr	x8, [x19, #8]
  40b4f4:	stp	x20, x8, [x0]
  40b4f8:	str	x0, [x19, #8]
  40b4fc:	b	40b504 <sqrt@plt+0x9654>
  40b500:	ldr	x20, [x21]
  40b504:	mov	x0, x20
  40b508:	ldp	x20, x19, [sp, #32]
  40b50c:	ldr	x21, [sp, #16]
  40b510:	ldp	x29, x30, [sp], #48
  40b514:	ret
  40b518:	mov	x0, x1
  40b51c:	mov	x1, xzr
  40b520:	mov	w2, wzr
  40b524:	b	40dfc0 <sqrt@plt+0xc110>
  40b528:	ret
  40b52c:	ret
  40b530:	ret
  40b534:	ret
  40b538:	ret
  40b53c:	ret
  40b540:	sub	sp, sp, #0x40
  40b544:	stp	x29, x30, [sp, #16]
  40b548:	str	x21, [sp, #32]
  40b54c:	stp	x20, x19, [sp, #48]
  40b550:	add	x29, sp, #0x10
  40b554:	mov	x19, x3
  40b558:	strb	w1, [x29, #28]
  40b55c:	add	x1, x29, #0x1c
  40b560:	add	x3, x29, #0x18
  40b564:	add	x4, sp, #0x8
  40b568:	mov	x20, x2
  40b56c:	mov	x21, x0
  40b570:	strb	wzr, [x29, #29]
  40b574:	bl	40b5bc <sqrt@plt+0x970c>
  40b578:	ldr	x8, [x21]
  40b57c:	ldr	x2, [sp, #8]
  40b580:	ldr	w4, [x29, #24]
  40b584:	mov	x1, x0
  40b588:	ldr	x8, [x8, #96]
  40b58c:	mov	x0, x21
  40b590:	mov	x3, x20
  40b594:	mov	x5, xzr
  40b598:	blr	x8
  40b59c:	cbz	x19, 40b5a8 <sqrt@plt+0x96f8>
  40b5a0:	ldr	w8, [x29, #24]
  40b5a4:	str	w8, [x19]
  40b5a8:	ldp	x20, x19, [sp, #48]
  40b5ac:	ldr	x21, [sp, #32]
  40b5b0:	ldp	x29, x30, [sp, #16]
  40b5b4:	add	sp, sp, #0x40
  40b5b8:	ret
  40b5bc:	sub	sp, sp, #0x60
  40b5c0:	stp	x29, x30, [sp, #32]
  40b5c4:	stp	x24, x23, [sp, #48]
  40b5c8:	stp	x22, x21, [sp, #64]
  40b5cc:	stp	x20, x19, [sp, #80]
  40b5d0:	add	x29, sp, #0x20
  40b5d4:	mov	x24, x0
  40b5d8:	mov	x0, x1
  40b5dc:	mov	x22, x4
  40b5e0:	mov	x21, x3
  40b5e4:	mov	x23, x2
  40b5e8:	mov	x19, x1
  40b5ec:	bl	411b98 <sqrt@plt+0xfce8>
  40b5f0:	ldr	w1, [x23]
  40b5f4:	tbnz	w1, #31, 40b640 <sqrt@plt+0x9790>
  40b5f8:	ldr	w8, [x24, #24]
  40b5fc:	cmp	w1, w8
  40b600:	b.ge	40b640 <sqrt@plt+0x9790>  // b.tcont
  40b604:	ldr	x8, [x24, #16]
  40b608:	mov	x20, x0
  40b60c:	ldr	x0, [x8, x1, lsl #3]
  40b610:	str	x0, [x22]
  40b614:	cbz	x0, 40b684 <sqrt@plt+0x97d4>
  40b618:	mov	x1, x20
  40b61c:	bl	40d1b8 <sqrt@plt+0xb308>
  40b620:	cbz	w0, 40b698 <sqrt@plt+0x97e8>
  40b624:	ldr	x0, [x22]
  40b628:	ldr	w2, [x23, #4]
  40b62c:	mov	x1, x20
  40b630:	bl	40d2ac <sqrt@plt+0xb3fc>
  40b634:	cbz	x21, 40b668 <sqrt@plt+0x97b8>
  40b638:	str	w0, [x21]
  40b63c:	b	40b668 <sqrt@plt+0x97b8>
  40b640:	add	x0, sp, #0x10
  40b644:	bl	40c658 <sqrt@plt+0xa7a8>
  40b648:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b64c:	add	x0, x0, #0x5b4
  40b650:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b654:	add	x2, x2, #0xd38
  40b658:	add	x1, sp, #0x10
  40b65c:	mov	x3, x2
  40b660:	bl	40c880 <sqrt@plt+0xa9d0>
  40b664:	mov	x20, xzr
  40b668:	mov	x0, x20
  40b66c:	ldp	x20, x19, [sp, #80]
  40b670:	ldp	x22, x21, [sp, #64]
  40b674:	ldp	x24, x23, [sp, #48]
  40b678:	ldp	x29, x30, [sp, #32]
  40b67c:	add	sp, sp, #0x60
  40b680:	ret
  40b684:	add	x0, sp, #0x10
  40b688:	bl	40c658 <sqrt@plt+0xa7a8>
  40b68c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b690:	add	x0, x0, #0x5cb
  40b694:	b	40b650 <sqrt@plt+0x97a0>
  40b698:	ldrb	w8, [x19]
  40b69c:	cbz	w8, 40b6a8 <sqrt@plt+0x97f8>
  40b6a0:	ldrb	w8, [x19, #1]
  40b6a4:	cbz	w8, 40b6d4 <sqrt@plt+0x9824>
  40b6a8:	ldr	x0, [x22]
  40b6ac:	bl	40db6c <sqrt@plt+0xbcbc>
  40b6b0:	mov	x1, x0
  40b6b4:	add	x0, sp, #0x10
  40b6b8:	bl	40c630 <sqrt@plt+0xa780>
  40b6bc:	mov	x0, sp
  40b6c0:	mov	x1, x19
  40b6c4:	bl	40c630 <sqrt@plt+0xa780>
  40b6c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b6cc:	add	x0, x0, #0x613
  40b6d0:	b	40b6fc <sqrt@plt+0x984c>
  40b6d4:	ldr	x0, [x22]
  40b6d8:	bl	40db6c <sqrt@plt+0xbcbc>
  40b6dc:	mov	x1, x0
  40b6e0:	add	x0, sp, #0x10
  40b6e4:	bl	40c630 <sqrt@plt+0xa780>
  40b6e8:	ldrb	w1, [x19]
  40b6ec:	mov	x0, sp
  40b6f0:	bl	40c678 <sqrt@plt+0xa7c8>
  40b6f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b6f8:	add	x0, x0, #0x5e3
  40b6fc:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b700:	add	x3, x3, #0xd38
  40b704:	add	x1, sp, #0x10
  40b708:	mov	x2, sp
  40b70c:	b	40b660 <sqrt@plt+0x97b0>
  40b710:	sub	sp, sp, #0x40
  40b714:	stp	x29, x30, [sp, #16]
  40b718:	stp	x22, x21, [sp, #32]
  40b71c:	stp	x20, x19, [sp, #48]
  40b720:	add	x29, sp, #0x10
  40b724:	mov	x19, x3
  40b728:	add	x3, sp, #0x4
  40b72c:	add	x4, sp, #0x8
  40b730:	mov	x21, x2
  40b734:	mov	x20, x1
  40b738:	mov	x22, x0
  40b73c:	bl	40b5bc <sqrt@plt+0x970c>
  40b740:	cbz	x0, 40b774 <sqrt@plt+0x98c4>
  40b744:	ldr	x8, [x22]
  40b748:	ldr	x2, [sp, #8]
  40b74c:	ldr	w4, [sp, #4]
  40b750:	mov	x1, x0
  40b754:	ldr	x8, [x8, #96]
  40b758:	mov	x0, x22
  40b75c:	mov	x3, x21
  40b760:	mov	x5, x20
  40b764:	blr	x8
  40b768:	cbz	x19, 40b774 <sqrt@plt+0x98c4>
  40b76c:	ldr	w8, [sp, #4]
  40b770:	str	w8, [x19]
  40b774:	ldp	x20, x19, [sp, #48]
  40b778:	ldp	x22, x21, [sp, #32]
  40b77c:	ldp	x29, x30, [sp, #16]
  40b780:	add	sp, sp, #0x40
  40b784:	ret
  40b788:	sub	sp, sp, #0x60
  40b78c:	stp	x29, x30, [sp, #32]
  40b790:	stp	x24, x23, [sp, #48]
  40b794:	stp	x22, x21, [sp, #64]
  40b798:	stp	x20, x19, [sp, #80]
  40b79c:	add	x29, sp, #0x20
  40b7a0:	mov	x20, x0
  40b7a4:	mov	w0, w1
  40b7a8:	mov	x22, x3
  40b7ac:	mov	x19, x2
  40b7b0:	mov	w21, w1
  40b7b4:	bl	411ad4 <sqrt@plt+0xfc24>
  40b7b8:	ldr	w1, [x19]
  40b7bc:	tbnz	w1, #31, 40b83c <sqrt@plt+0x998c>
  40b7c0:	ldr	w8, [x20, #24]
  40b7c4:	cmp	w1, w8
  40b7c8:	b.ge	40b83c <sqrt@plt+0x998c>  // b.tcont
  40b7cc:	ldr	x8, [x20, #16]
  40b7d0:	ldr	x24, [x8, x1, lsl #3]
  40b7d4:	cbz	x24, 40b878 <sqrt@plt+0x99c8>
  40b7d8:	mov	x23, x0
  40b7dc:	mov	x0, x24
  40b7e0:	mov	x1, x23
  40b7e4:	bl	40d1b8 <sqrt@plt+0xb308>
  40b7e8:	cbz	w0, 40b88c <sqrt@plt+0x99dc>
  40b7ec:	ldr	w2, [x19, #4]
  40b7f0:	mov	x0, x24
  40b7f4:	mov	x1, x23
  40b7f8:	bl	40d2ac <sqrt@plt+0xb3fc>
  40b7fc:	mov	w4, w0
  40b800:	cbz	x22, 40b808 <sqrt@plt+0x9958>
  40b804:	str	w4, [x22]
  40b808:	ldr	x8, [x20]
  40b80c:	mov	x0, x20
  40b810:	mov	x1, x23
  40b814:	mov	x2, x24
  40b818:	ldr	x6, [x8, #96]
  40b81c:	mov	x3, x19
  40b820:	ldp	x20, x19, [sp, #80]
  40b824:	ldp	x22, x21, [sp, #64]
  40b828:	ldp	x24, x23, [sp, #48]
  40b82c:	ldp	x29, x30, [sp, #32]
  40b830:	mov	x5, xzr
  40b834:	add	sp, sp, #0x60
  40b838:	br	x6
  40b83c:	add	x0, sp, #0x10
  40b840:	bl	40c658 <sqrt@plt+0xa7a8>
  40b844:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b848:	add	x0, x0, #0x5b4
  40b84c:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b850:	add	x2, x2, #0xd38
  40b854:	add	x1, sp, #0x10
  40b858:	mov	x3, x2
  40b85c:	bl	40c880 <sqrt@plt+0xa9d0>
  40b860:	ldp	x20, x19, [sp, #80]
  40b864:	ldp	x22, x21, [sp, #64]
  40b868:	ldp	x24, x23, [sp, #48]
  40b86c:	ldp	x29, x30, [sp, #32]
  40b870:	add	sp, sp, #0x60
  40b874:	ret
  40b878:	add	x0, sp, #0x10
  40b87c:	bl	40c658 <sqrt@plt+0xa7a8>
  40b880:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b884:	add	x0, x0, #0x5cb
  40b888:	b	40b84c <sqrt@plt+0x999c>
  40b88c:	mov	x0, x24
  40b890:	bl	40db6c <sqrt@plt+0xbcbc>
  40b894:	mov	x1, x0
  40b898:	add	x0, sp, #0x10
  40b89c:	bl	40c630 <sqrt@plt+0xa780>
  40b8a0:	mov	x0, sp
  40b8a4:	mov	w1, w21
  40b8a8:	bl	40c658 <sqrt@plt+0xa7a8>
  40b8ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40b8b0:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40b8b4:	add	x0, x0, #0x645
  40b8b8:	add	x3, x3, #0xd38
  40b8bc:	add	x1, sp, #0x10
  40b8c0:	mov	x2, sp
  40b8c4:	b	40b85c <sqrt@plt+0x99ac>
  40b8c8:	tbnz	w1, #31, 40b8e4 <sqrt@plt+0x9a34>
  40b8cc:	ldr	w8, [x0, #24]
  40b8d0:	cmp	w8, w1
  40b8d4:	b.le	40b8e4 <sqrt@plt+0x9a34>
  40b8d8:	ldr	x8, [x0, #16]
  40b8dc:	ldr	x0, [x8, w1, uxtw #3]
  40b8e0:	ret
  40b8e4:	mov	x0, xzr
  40b8e8:	ret
  40b8ec:	stp	x29, x30, [sp, #-48]!
  40b8f0:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  40b8f4:	ldr	x2, [x8, #600]
  40b8f8:	str	x21, [sp, #16]
  40b8fc:	stp	x20, x19, [sp, #32]
  40b900:	mov	x19, x1
  40b904:	mov	w20, w0
  40b908:	adrp	x21, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b90c:	mov	x29, sp
  40b910:	cbz	x2, 40b924 <sqrt@plt+0x9a74>
  40b914:	ldr	x0, [x21, #56]
  40b918:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40b91c:	add	x1, x1, #0x676
  40b920:	bl	401a70 <fprintf@plt>
  40b924:	ldr	x0, [x21, #56]
  40b928:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40b92c:	add	x1, x1, #0x67b
  40b930:	mov	w2, w20
  40b934:	mov	x3, x19
  40b938:	bl	401a70 <fprintf@plt>
  40b93c:	ldr	x0, [x21, #56]
  40b940:	bl	401cc0 <fflush@plt>
  40b944:	bl	401da0 <abort@plt>
  40b948:	str	xzr, [x0, #32]
  40b94c:	ldr	x8, [x1, #32]
  40b950:	str	x8, [x0, #32]
  40b954:	ldr	x8, [x1]
  40b958:	str	x8, [x0]
  40b95c:	ldr	w8, [x1, #8]
  40b960:	str	w8, [x0, #8]
  40b964:	ldr	w8, [x1, #12]
  40b968:	str	w8, [x0, #12]
  40b96c:	ldr	w8, [x1, #16]
  40b970:	str	w8, [x0, #16]
  40b974:	ret
  40b978:	ret
  40b97c:	ldr	w8, [x0]
  40b980:	ldr	w9, [x1]
  40b984:	cmp	w8, w9
  40b988:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40b98c:	sub	w8, w8, #0x1
  40b990:	cmp	w8, #0x3
  40b994:	b.hi	40ba28 <sqrt@plt+0x9b78>  // b.pmore
  40b998:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40b99c:	add	x9, x9, #0x6a4
  40b9a0:	adr	x10, 40b9b0 <sqrt@plt+0x9b00>
  40b9a4:	ldrb	w11, [x9, x8]
  40b9a8:	add	x10, x10, x11, lsl #2
  40b9ac:	br	x10
  40b9b0:	ldr	w8, [x0, #4]
  40b9b4:	ldr	w9, [x1, #4]
  40b9b8:	cmp	w8, w9
  40b9bc:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40b9c0:	ldr	w8, [x0, #8]
  40b9c4:	ldr	w9, [x1, #8]
  40b9c8:	cmp	w8, w9
  40b9cc:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40b9d0:	ldr	w8, [x0, #12]
  40b9d4:	ldr	w9, [x1, #12]
  40b9d8:	b	40ba20 <sqrt@plt+0x9b70>
  40b9dc:	ldr	w8, [x0, #4]
  40b9e0:	ldr	w9, [x1, #4]
  40b9e4:	cmp	w8, w9
  40b9e8:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40b9ec:	ldr	w8, [x0, #8]
  40b9f0:	ldr	w9, [x1, #8]
  40b9f4:	cmp	w8, w9
  40b9f8:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40b9fc:	ldr	w8, [x0, #12]
  40ba00:	ldr	w9, [x1, #12]
  40ba04:	cmp	w8, w9
  40ba08:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40ba0c:	ldr	w8, [x0, #16]
  40ba10:	ldr	w9, [x1, #16]
  40ba14:	b	40ba20 <sqrt@plt+0x9b70>
  40ba18:	ldr	w8, [x0, #4]
  40ba1c:	ldr	w9, [x1, #4]
  40ba20:	cmp	w8, w9
  40ba24:	b.ne	40ba30 <sqrt@plt+0x9b80>  // b.any
  40ba28:	mov	w0, #0x1                   	// #1
  40ba2c:	ret
  40ba30:	mov	w0, wzr
  40ba34:	ret
  40ba38:	stp	x29, x30, [sp, #-16]!
  40ba3c:	mov	x29, sp
  40ba40:	bl	40b97c <sqrt@plt+0x9acc>
  40ba44:	cmp	w0, #0x0
  40ba48:	cset	w0, eq  // eq = none
  40ba4c:	ldp	x29, x30, [sp], #16
  40ba50:	ret
  40ba54:	ldr	w8, [x0, #4]
  40ba58:	str	w8, [x1]
  40ba5c:	ldr	w8, [x0, #8]
  40ba60:	str	w8, [x1, #4]
  40ba64:	ldr	w8, [x0, #12]
  40ba68:	str	w8, [x1, #8]
  40ba6c:	ldr	w8, [x0, #16]
  40ba70:	str	w8, [x1, #12]
  40ba74:	ldr	w0, [x0]
  40ba78:	ret
  40ba7c:	str	wzr, [x0]
  40ba80:	ret
  40ba84:	mov	w9, #0xffff                	// #65535
  40ba88:	cmp	w1, w9
  40ba8c:	mov	w8, #0x3                   	// #3
  40ba90:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  40ba94:	cmp	w2, w9
  40ba98:	stp	w8, w10, [x0]
  40ba9c:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  40baa0:	cmp	w3, w9
  40baa4:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  40baa8:	stp	w8, w9, [x0, #8]
  40baac:	ret
  40bab0:	mov	w9, #0xffff                	// #65535
  40bab4:	cmp	w1, w9
  40bab8:	mov	w8, #0x1                   	// #1
  40babc:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  40bac0:	cmp	w2, w9
  40bac4:	stp	w8, w10, [x0]
  40bac8:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  40bacc:	cmp	w3, w9
  40bad0:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  40bad4:	stp	w8, w9, [x0, #8]
  40bad8:	ret
  40badc:	mov	w9, #0xffff                	// #65535
  40bae0:	cmp	w1, w9
  40bae4:	mov	w8, #0x2                   	// #2
  40bae8:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  40baec:	cmp	w2, w9
  40baf0:	stp	w8, w10, [x0]
  40baf4:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  40baf8:	cmp	w3, w9
  40bafc:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  40bb00:	cmp	w4, w9
  40bb04:	stp	w8, w10, [x0, #8]
  40bb08:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  40bb0c:	str	w8, [x0, #16]
  40bb10:	ret
  40bb14:	mov	w9, #0xffff                	// #65535
  40bb18:	cmp	w1, w9
  40bb1c:	mov	w8, #0x4                   	// #4
  40bb20:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  40bb24:	stp	w8, w9, [x0]
  40bb28:	ret
  40bb2c:	str	w1, [x0]
  40bb30:	mov	x13, x2
  40bb34:	ldrb	w8, [x13, #1]!
  40bb38:	mov	w9, #0x2                   	// #2
  40bb3c:	mov	w10, #0x4                   	// #4
  40bb40:	cmp	w8, #0x23
  40bb44:	csel	x9, x10, x9, eq  // eq = none
  40bb48:	cbz	x3, 40bbf4 <sqrt@plt+0x9d44>
  40bb4c:	add	x14, x2, #0x2
  40bb50:	cmp	w8, #0x23
  40bb54:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40bb58:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40bb5c:	csel	x13, x14, x13, eq  // eq = none
  40bb60:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40bb64:	mov	x10, xzr
  40bb68:	add	x11, x11, #0x630
  40bb6c:	add	x12, x12, #0x530
  40bb70:	add	x14, x14, #0x330
  40bb74:	add	x15, x0, x10, lsl #2
  40bb78:	mov	w16, wzr
  40bb7c:	mov	x17, xzr
  40bb80:	add	x15, x15, #0x4
  40bb84:	ldrb	w18, [x13, x17]
  40bb88:	ldrb	w1, [x11, x18]
  40bb8c:	cbz	w1, 40bbcc <sqrt@plt+0x9d1c>
  40bb90:	ldrb	w1, [x12, x18]
  40bb94:	cbz	w1, 40bba4 <sqrt@plt+0x9cf4>
  40bb98:	add	w16, w18, w16, lsl #4
  40bb9c:	sub	w16, w16, #0x30
  40bba0:	b	40bbbc <sqrt@plt+0x9d0c>
  40bba4:	ldrb	w1, [x14, x18]
  40bba8:	add	w16, w18, w16, lsl #4
  40bbac:	cbz	w1, 40bbb8 <sqrt@plt+0x9d08>
  40bbb0:	sub	w16, w16, #0x37
  40bbb4:	b	40bbbc <sqrt@plt+0x9d0c>
  40bbb8:	sub	w16, w16, #0x57
  40bbbc:	add	x17, x17, #0x1
  40bbc0:	cmp	x9, x17
  40bbc4:	b.ne	40bb84 <sqrt@plt+0x9cd4>  // b.any
  40bbc8:	b	40bbd4 <sqrt@plt+0x9d24>
  40bbcc:	cmp	x9, x17
  40bbd0:	b.ne	40bbfc <sqrt@plt+0x9d4c>  // b.any
  40bbd4:	add	w17, w16, w16, lsl #8
  40bbd8:	cmp	w8, #0x23
  40bbdc:	add	x10, x10, #0x1
  40bbe0:	csel	w16, w16, w17, eq  // eq = none
  40bbe4:	cmp	x10, x3
  40bbe8:	add	x13, x13, x9
  40bbec:	str	w16, [x15]
  40bbf0:	b.ne	40bb74 <sqrt@plt+0x9cc4>  // b.any
  40bbf4:	mov	w0, #0x1                   	// #1
  40bbf8:	ret
  40bbfc:	mov	w0, wzr
  40bc00:	ret
  40bc04:	mov	x2, x1
  40bc08:	mov	w1, #0x3                   	// #3
  40bc0c:	mov	w3, #0x3                   	// #3
  40bc10:	b	40bb2c <sqrt@plt+0x9c7c>
  40bc14:	mov	x2, x1
  40bc18:	mov	w1, #0x1                   	// #1
  40bc1c:	mov	w3, #0x3                   	// #3
  40bc20:	b	40bb2c <sqrt@plt+0x9c7c>
  40bc24:	mov	x2, x1
  40bc28:	mov	w1, #0x2                   	// #2
  40bc2c:	mov	w3, #0x4                   	// #4
  40bc30:	b	40bb2c <sqrt@plt+0x9c7c>
  40bc34:	mov	x2, x1
  40bc38:	mov	w1, #0x4                   	// #4
  40bc3c:	mov	w3, #0x1                   	// #1
  40bc40:	b	40bb2c <sqrt@plt+0x9c7c>
  40bc44:	ldr	w8, [x0]
  40bc48:	sub	w8, w8, #0x1
  40bc4c:	cmp	w8, #0x3
  40bc50:	b.hi	40bc94 <sqrt@plt+0x9de4>  // b.pmore
  40bc54:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40bc58:	add	x9, x9, #0x6a8
  40bc5c:	adr	x10, 40bc6c <sqrt@plt+0x9dbc>
  40bc60:	ldrb	w11, [x9, x8]
  40bc64:	add	x10, x10, x11, lsl #2
  40bc68:	br	x10
  40bc6c:	ldr	w8, [x0, #4]
  40bc70:	mov	w9, #0xffff                	// #65535
  40bc74:	sub	w8, w9, w8
  40bc78:	str	w8, [x1]
  40bc7c:	ldr	w8, [x0, #8]
  40bc80:	sub	w8, w9, w8
  40bc84:	str	w8, [x2]
  40bc88:	ldr	w8, [x0, #12]
  40bc8c:	sub	w8, w9, w8
  40bc90:	b	40bd44 <sqrt@plt+0x9e94>
  40bc94:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40bc98:	add	x1, x1, #0x6bd
  40bc9c:	mov	w0, #0x100                 	// #256
  40bca0:	b	40b8ec <sqrt@plt+0x9a3c>
  40bca4:	ldr	w8, [x0, #16]
  40bca8:	ldr	w9, [x0, #4]
  40bcac:	mov	w10, #0xffff                	// #65535
  40bcb0:	sub	w11, w10, w8
  40bcb4:	mul	w9, w11, w9
  40bcb8:	mov	w11, #0x8001                	// #32769
  40bcbc:	movk	w11, #0x8000, lsl #16
  40bcc0:	umull	x9, w9, w11
  40bcc4:	lsr	x9, x9, #47
  40bcc8:	add	w8, w9, w8
  40bccc:	cmp	w8, w10
  40bcd0:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40bcd4:	eor	w8, w8, #0xffff
  40bcd8:	str	w8, [x1]
  40bcdc:	ldr	w8, [x0, #16]
  40bce0:	ldr	w9, [x0, #8]
  40bce4:	sub	w12, w10, w8
  40bce8:	mul	w9, w12, w9
  40bcec:	umull	x9, w9, w11
  40bcf0:	lsr	x9, x9, #47
  40bcf4:	add	w8, w9, w8
  40bcf8:	cmp	w8, w10
  40bcfc:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40bd00:	eor	w8, w8, #0xffff
  40bd04:	str	w8, [x2]
  40bd08:	ldp	w9, w8, [x0, #12]
  40bd0c:	sub	w12, w10, w8
  40bd10:	mul	w9, w12, w9
  40bd14:	umull	x9, w9, w11
  40bd18:	lsr	x9, x9, #47
  40bd1c:	add	w8, w9, w8
  40bd20:	cmp	w8, w10
  40bd24:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40bd28:	eor	w8, w8, #0xffff
  40bd2c:	b	40bd44 <sqrt@plt+0x9e94>
  40bd30:	ldr	w8, [x0, #4]
  40bd34:	str	w8, [x1]
  40bd38:	ldr	w8, [x0, #8]
  40bd3c:	str	w8, [x2]
  40bd40:	ldr	w8, [x0, #12]
  40bd44:	str	w8, [x3]
  40bd48:	ret
  40bd4c:	ldr	w8, [x0, #4]
  40bd50:	str	w8, [x3]
  40bd54:	str	w8, [x2]
  40bd58:	str	w8, [x1]
  40bd5c:	ret
  40bd60:	ldr	w8, [x0]
  40bd64:	sub	w8, w8, #0x1
  40bd68:	cmp	w8, #0x3
  40bd6c:	b.hi	40bda0 <sqrt@plt+0x9ef0>  // b.pmore
  40bd70:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40bd74:	add	x9, x9, #0x6ac
  40bd78:	adr	x10, 40bd88 <sqrt@plt+0x9ed8>
  40bd7c:	ldrb	w11, [x9, x8]
  40bd80:	add	x10, x10, x11, lsl #2
  40bd84:	br	x10
  40bd88:	ldr	w8, [x0, #4]
  40bd8c:	str	w8, [x1]
  40bd90:	ldr	w8, [x0, #8]
  40bd94:	str	w8, [x2]
  40bd98:	ldr	w8, [x0, #12]
  40bd9c:	b	40be54 <sqrt@plt+0x9fa4>
  40bda0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40bda4:	add	x1, x1, #0x6bd
  40bda8:	mov	w0, #0x11f                 	// #287
  40bdac:	b	40b8ec <sqrt@plt+0x9a3c>
  40bdb0:	ldr	w8, [x0, #16]
  40bdb4:	ldr	w9, [x0, #4]
  40bdb8:	mov	w10, #0xffff                	// #65535
  40bdbc:	sub	w11, w10, w8
  40bdc0:	mul	w9, w11, w9
  40bdc4:	mov	w11, #0x8001                	// #32769
  40bdc8:	movk	w11, #0x8000, lsl #16
  40bdcc:	umull	x9, w9, w11
  40bdd0:	lsr	x9, x9, #47
  40bdd4:	add	w8, w9, w8
  40bdd8:	cmp	w8, w10
  40bddc:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40bde0:	str	w8, [x1]
  40bde4:	ldr	w8, [x0, #16]
  40bde8:	ldr	w9, [x0, #8]
  40bdec:	sub	w12, w10, w8
  40bdf0:	mul	w9, w12, w9
  40bdf4:	umull	x9, w9, w11
  40bdf8:	lsr	x9, x9, #47
  40bdfc:	add	w8, w9, w8
  40be00:	cmp	w8, w10
  40be04:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40be08:	str	w8, [x2]
  40be0c:	ldp	w9, w8, [x0, #12]
  40be10:	sub	w12, w10, w8
  40be14:	mul	w9, w12, w9
  40be18:	umull	x9, w9, w11
  40be1c:	lsr	x9, x9, #47
  40be20:	add	w8, w9, w8
  40be24:	cmp	w8, w10
  40be28:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40be2c:	b	40be54 <sqrt@plt+0x9fa4>
  40be30:	ldr	w8, [x0, #4]
  40be34:	mov	w9, #0xffff                	// #65535
  40be38:	sub	w8, w9, w8
  40be3c:	str	w8, [x1]
  40be40:	ldr	w8, [x0, #8]
  40be44:	sub	w8, w9, w8
  40be48:	str	w8, [x2]
  40be4c:	ldr	w8, [x0, #12]
  40be50:	sub	w8, w9, w8
  40be54:	str	w8, [x3]
  40be58:	ret
  40be5c:	ldr	w8, [x0, #4]
  40be60:	mov	w9, #0xffff                	// #65535
  40be64:	sub	w8, w9, w8
  40be68:	str	w8, [x3]
  40be6c:	str	w8, [x2]
  40be70:	str	w8, [x1]
  40be74:	ret
  40be78:	ldr	w8, [x0]
  40be7c:	sub	w8, w8, #0x1
  40be80:	cmp	w8, #0x3
  40be84:	b.hi	40bf70 <sqrt@plt+0xa0c0>  // b.pmore
  40be88:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40be8c:	add	x9, x9, #0x6b0
  40be90:	adr	x10, 40bea0 <sqrt@plt+0x9ff0>
  40be94:	ldrb	w11, [x9, x8]
  40be98:	add	x10, x10, x11, lsl #2
  40be9c:	br	x10
  40bea0:	ldp	w8, w9, [x0, #8]
  40bea4:	ldr	w10, [x0, #4]
  40bea8:	cmp	w8, w9
  40beac:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  40beb0:	cmp	w10, w8
  40beb4:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  40beb8:	mov	w8, #0xffff                	// #65535
  40bebc:	cmp	w9, w8
  40bec0:	str	w9, [x4]
  40bec4:	b.eq	40bf48 <sqrt@plt+0xa098>  // b.none
  40bec8:	ldr	w10, [x0, #4]
  40becc:	sub	w11, w8, w9
  40bed0:	sub	w9, w10, w9
  40bed4:	lsl	w10, w9, #16
  40bed8:	sub	w9, w10, w9
  40bedc:	udiv	w9, w9, w11
  40bee0:	str	w9, [x1]
  40bee4:	ldr	w9, [x0, #8]
  40bee8:	ldr	w10, [x4]
  40beec:	sub	w9, w9, w10
  40bef0:	lsl	w11, w9, #16
  40bef4:	sub	w10, w8, w10
  40bef8:	sub	w9, w11, w9
  40befc:	udiv	w9, w9, w10
  40bf00:	str	w9, [x2]
  40bf04:	ldr	w9, [x0, #12]
  40bf08:	ldr	w10, [x4]
  40bf0c:	sub	w9, w9, w10
  40bf10:	b	40bff4 <sqrt@plt+0xa144>
  40bf14:	ldp	w9, w10, [x0, #4]
  40bf18:	ldr	w11, [x0, #12]
  40bf1c:	mov	w8, #0xffff                	// #65535
  40bf20:	sub	w10, w8, w10
  40bf24:	sub	w11, w8, w11
  40bf28:	cmp	w10, w11
  40bf2c:	sub	w9, w8, w9
  40bf30:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  40bf34:	cmp	w9, w10
  40bf38:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  40bf3c:	cmp	w9, w8
  40bf40:	str	w9, [x4]
  40bf44:	b.ne	40bfa4 <sqrt@plt+0xa0f4>  // b.any
  40bf48:	str	w8, [x1]
  40bf4c:	str	w8, [x2]
  40bf50:	b	40c004 <sqrt@plt+0xa154>
  40bf54:	str	wzr, [x3]
  40bf58:	str	wzr, [x2]
  40bf5c:	str	wzr, [x1]
  40bf60:	ldr	w8, [x0, #4]
  40bf64:	mov	w9, #0xffff                	// #65535
  40bf68:	sub	w8, w9, w8
  40bf6c:	b	40bf9c <sqrt@plt+0xa0ec>
  40bf70:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40bf74:	add	x1, x1, #0x6bd
  40bf78:	mov	w0, #0x151                 	// #337
  40bf7c:	b	40b8ec <sqrt@plt+0x9a3c>
  40bf80:	ldr	w8, [x0, #4]
  40bf84:	str	w8, [x1]
  40bf88:	ldr	w8, [x0, #8]
  40bf8c:	str	w8, [x2]
  40bf90:	ldr	w8, [x0, #12]
  40bf94:	str	w8, [x3]
  40bf98:	ldr	w8, [x0, #16]
  40bf9c:	str	w8, [x4]
  40bfa0:	ret
  40bfa4:	ldr	w10, [x0, #4]
  40bfa8:	sub	w9, w8, w9
  40bfac:	sub	w10, w9, w10
  40bfb0:	lsl	w11, w10, #16
  40bfb4:	sub	w10, w11, w10
  40bfb8:	udiv	w9, w10, w9
  40bfbc:	str	w9, [x1]
  40bfc0:	ldr	w9, [x0, #8]
  40bfc4:	ldr	w10, [x4]
  40bfc8:	add	w9, w9, w10
  40bfcc:	sub	w9, w8, w9
  40bfd0:	lsl	w11, w9, #16
  40bfd4:	sub	w10, w8, w10
  40bfd8:	sub	w9, w11, w9
  40bfdc:	udiv	w9, w9, w10
  40bfe0:	str	w9, [x2]
  40bfe4:	ldr	w9, [x0, #12]
  40bfe8:	ldr	w10, [x4]
  40bfec:	add	w9, w9, w10
  40bff0:	sub	w9, w8, w9
  40bff4:	lsl	w11, w9, #16
  40bff8:	sub	w9, w11, w9
  40bffc:	sub	w8, w8, w10
  40c000:	udiv	w8, w9, w8
  40c004:	str	w8, [x3]
  40c008:	ret
  40c00c:	ldr	w8, [x0]
  40c010:	sub	w8, w8, #0x1
  40c014:	cmp	w8, #0x3
  40c018:	b.hi	40c070 <sqrt@plt+0xa1c0>  // b.pmore
  40c01c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40c020:	add	x9, x9, #0x6b4
  40c024:	adr	x10, 40c034 <sqrt@plt+0xa184>
  40c028:	ldrb	w11, [x9, x8]
  40c02c:	add	x10, x10, x11, lsl #2
  40c030:	br	x10
  40c034:	ldp	w9, w10, [x0, #4]
  40c038:	ldr	w12, [x0, #12]
  40c03c:	mov	w8, #0xde                  	// #222
  40c040:	mov	w11, #0x2c3                 	// #707
  40c044:	mul	w8, w9, w8
  40c048:	mov	w13, #0x47                  	// #71
  40c04c:	mov	w14, #0x4dd3                	// #19923
  40c050:	madd	w8, w10, w11, w8
  40c054:	movk	w14, #0x1062, lsl #16
  40c058:	madd	w8, w12, w13, w8
  40c05c:	umull	x8, w8, w14
  40c060:	lsr	x8, x8, #38
  40c064:	mov	w9, #0xffff                	// #65535
  40c068:	sub	w8, w9, w8
  40c06c:	b	40c100 <sqrt@plt+0xa250>
  40c070:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c074:	add	x1, x1, #0x6bd
  40c078:	mov	w0, #0x16a                 	// #362
  40c07c:	b	40b8ec <sqrt@plt+0x9a3c>
  40c080:	ldp	w8, w10, [x0, #4]
  40c084:	mov	w9, #0xde                  	// #222
  40c088:	mov	w11, #0x2c3                 	// #707
  40c08c:	mul	w8, w8, w9
  40c090:	madd	w8, w10, w11, w8
  40c094:	ldp	w9, w11, [x0, #12]
  40c098:	mov	w10, #0x47                  	// #71
  40c09c:	madd	w8, w9, w10, w8
  40c0a0:	mov	w9, #0x4dd3                	// #19923
  40c0a4:	movk	w9, #0x1062, lsl #16
  40c0a8:	umull	x8, w8, w9
  40c0ac:	mov	w10, #0xffff                	// #65535
  40c0b0:	lsr	x8, x8, #38
  40c0b4:	sub	w8, w10, w8
  40c0b8:	sub	w9, w10, w11
  40c0bc:	mul	w8, w8, w9
  40c0c0:	b	40c100 <sqrt@plt+0xa250>
  40c0c4:	ldp	w9, w10, [x0, #4]
  40c0c8:	ldr	w12, [x0, #12]
  40c0cc:	mov	w8, #0xde                  	// #222
  40c0d0:	mov	w11, #0x2c3                 	// #707
  40c0d4:	mul	w8, w9, w8
  40c0d8:	mov	w13, #0x47                  	// #71
  40c0dc:	madd	w8, w10, w11, w8
  40c0e0:	mov	w9, #0x4dd3                	// #19923
  40c0e4:	madd	w8, w12, w13, w8
  40c0e8:	movk	w9, #0x1062, lsl #16
  40c0ec:	umull	x8, w8, w9
  40c0f0:	lsr	x8, x8, #38
  40c0f4:	str	w8, [x1]
  40c0f8:	ret
  40c0fc:	ldr	w8, [x0, #4]
  40c100:	str	w8, [x1]
  40c104:	ret
  40c108:	stp	x29, x30, [sp, #-32]!
  40c10c:	stp	x20, x19, [sp, #16]
  40c110:	mov	x29, sp
  40c114:	mov	x20, x0
  40c118:	mov	w0, #0x1e                  	// #30
  40c11c:	bl	401a00 <_Znam@plt>
  40c120:	ldr	w8, [x20]
  40c124:	mov	x19, x0
  40c128:	cmp	w8, #0x4
  40c12c:	b.hi	40c238 <sqrt@plt+0xa388>  // b.pmore
  40c130:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40c134:	add	x9, x9, #0x6b8
  40c138:	adr	x10, 40c148 <sqrt@plt+0xa298>
  40c13c:	ldrb	w11, [x9, x8]
  40c140:	add	x10, x10, x11, lsl #2
  40c144:	br	x10
  40c148:	mov	x8, #0x6564                	// #25956
  40c14c:	movk	x8, #0x6166, lsl #16
  40c150:	movk	x8, #0x6c75, lsl #32
  40c154:	movk	x8, #0x74, lsl #48
  40c158:	str	x8, [x19]
  40c15c:	b	40c238 <sqrt@plt+0xa388>
  40c160:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40c164:	ldp	s0, s1, [x20, #4]
  40c168:	ldr	s2, [x20, #12]
  40c16c:	ldr	d3, [x8, #2968]
  40c170:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c174:	ucvtf	d0, d0
  40c178:	ucvtf	d1, d1
  40c17c:	ucvtf	d2, d2
  40c180:	fdiv	d0, d0, d3
  40c184:	fdiv	d1, d1, d3
  40c188:	fdiv	d2, d2, d3
  40c18c:	add	x1, x1, #0x6ef
  40c190:	b	40c208 <sqrt@plt+0xa358>
  40c194:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40c198:	ldp	s0, s1, [x20, #4]
  40c19c:	ldp	s2, s3, [x20, #12]
  40c1a0:	ldr	d4, [x8, #2968]
  40c1a4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c1a8:	ucvtf	d0, d0
  40c1ac:	ucvtf	d1, d1
  40c1b0:	ucvtf	d2, d2
  40c1b4:	ucvtf	d3, d3
  40c1b8:	fdiv	d0, d0, d4
  40c1bc:	fdiv	d1, d1, d4
  40c1c0:	fdiv	d2, d2, d4
  40c1c4:	fdiv	d3, d3, d4
  40c1c8:	add	x1, x1, #0x705
  40c1cc:	mov	x0, x19
  40c1d0:	bl	401b80 <sprintf@plt>
  40c1d4:	b	40c238 <sqrt@plt+0xa388>
  40c1d8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40c1dc:	ldp	s0, s1, [x20, #4]
  40c1e0:	ldr	s2, [x20, #12]
  40c1e4:	ldr	d3, [x8, #2968]
  40c1e8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c1ec:	ucvtf	d0, d0
  40c1f0:	ucvtf	d1, d1
  40c1f4:	ucvtf	d2, d2
  40c1f8:	fdiv	d0, d0, d3
  40c1fc:	fdiv	d1, d1, d3
  40c200:	fdiv	d2, d2, d3
  40c204:	add	x1, x1, #0x6d9
  40c208:	mov	x0, x19
  40c20c:	bl	401b80 <sprintf@plt>
  40c210:	b	40c238 <sqrt@plt+0xa388>
  40c214:	ldr	s0, [x20, #4]
  40c218:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40c21c:	ldr	d1, [x8, #2968]
  40c220:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c224:	ucvtf	d0, d0
  40c228:	add	x1, x1, #0x722
  40c22c:	fdiv	d0, d0, d1
  40c230:	mov	x0, x19
  40c234:	bl	401b80 <sprintf@plt>
  40c238:	mov	x0, x19
  40c23c:	ldp	x20, x19, [sp, #16]
  40c240:	ldp	x29, x30, [sp], #32
  40c244:	ret
  40c248:	stp	x29, x30, [sp, #-16]!
  40c24c:	mov	w2, #0x100                 	// #256
  40c250:	mov	w1, wzr
  40c254:	mov	x29, sp
  40c258:	bl	401b10 <memset@plt>
  40c25c:	ldp	x29, x30, [sp], #16
  40c260:	ret
  40c264:	mov	w2, #0x100                 	// #256
  40c268:	mov	w1, wzr
  40c26c:	b	401b10 <memset@plt>
  40c270:	stp	x29, x30, [sp, #-32]!
  40c274:	stp	x20, x19, [sp, #16]
  40c278:	mov	x20, x1
  40c27c:	mov	w2, #0x100                 	// #256
  40c280:	mov	w1, wzr
  40c284:	mov	x29, sp
  40c288:	mov	x19, x0
  40c28c:	bl	401b10 <memset@plt>
  40c290:	ldrb	w8, [x20]
  40c294:	cbz	w8, 40c2b0 <sqrt@plt+0xa400>
  40c298:	add	x9, x20, #0x1
  40c29c:	mov	w10, #0x1                   	// #1
  40c2a0:	and	x8, x8, #0xff
  40c2a4:	strb	w10, [x19, x8]
  40c2a8:	ldrb	w8, [x9], #1
  40c2ac:	cbnz	w8, 40c2a0 <sqrt@plt+0xa3f0>
  40c2b0:	ldp	x20, x19, [sp, #16]
  40c2b4:	ldp	x29, x30, [sp], #32
  40c2b8:	ret
  40c2bc:	stp	x29, x30, [sp, #-32]!
  40c2c0:	stp	x20, x19, [sp, #16]
  40c2c4:	mov	x20, x1
  40c2c8:	mov	w2, #0x100                 	// #256
  40c2cc:	mov	w1, wzr
  40c2d0:	mov	x29, sp
  40c2d4:	mov	x19, x0
  40c2d8:	bl	401b10 <memset@plt>
  40c2dc:	ldrb	w8, [x20]
  40c2e0:	cbz	w8, 40c2fc <sqrt@plt+0xa44c>
  40c2e4:	add	x9, x20, #0x1
  40c2e8:	mov	w10, #0x1                   	// #1
  40c2ec:	and	x8, x8, #0xff
  40c2f0:	strb	w10, [x19, x8]
  40c2f4:	ldrb	w8, [x9], #1
  40c2f8:	cbnz	w8, 40c2ec <sqrt@plt+0xa43c>
  40c2fc:	ldp	x20, x19, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #32
  40c304:	ret
  40c308:	ret
  40c30c:	mov	x8, xzr
  40c310:	mov	w9, #0x1                   	// #1
  40c314:	ldrb	w10, [x1, x8]
  40c318:	cbz	w10, 40c320 <sqrt@plt+0xa470>
  40c31c:	strb	w9, [x0, x8]
  40c320:	add	x8, x8, #0x1
  40c324:	cmp	x8, #0x100
  40c328:	b.ne	40c314 <sqrt@plt+0xa464>  // b.any
  40c32c:	ret
  40c330:	stp	x29, x30, [sp, #-96]!
  40c334:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c338:	ldr	w9, [x8, #3376]
  40c33c:	stp	x28, x27, [sp, #16]
  40c340:	stp	x26, x25, [sp, #32]
  40c344:	stp	x24, x23, [sp, #48]
  40c348:	stp	x22, x21, [sp, #64]
  40c34c:	stp	x20, x19, [sp, #80]
  40c350:	mov	x29, sp
  40c354:	cbnz	w9, 40c4e8 <sqrt@plt+0xa638>
  40c358:	adrp	x22, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c35c:	adrp	x23, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c360:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c364:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c368:	adrp	x26, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c36c:	adrp	x27, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c370:	adrp	x28, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c374:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c378:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c37c:	mov	x19, xzr
  40c380:	mov	w9, #0x1                   	// #1
  40c384:	add	x22, x22, #0x430
  40c388:	add	x23, x23, #0x530
  40c38c:	add	x24, x24, #0x630
  40c390:	add	x25, x25, #0x730
  40c394:	add	x26, x26, #0x830
  40c398:	add	x27, x27, #0x930
  40c39c:	add	x28, x28, #0xa30
  40c3a0:	add	x20, x20, #0xb30
  40c3a4:	add	x21, x21, #0xc30
  40c3a8:	str	w9, [x8, #3376]
  40c3ac:	tst	w19, #0x7fffff80
  40c3b0:	b.eq	40c3f4 <sqrt@plt+0xa544>  // b.none
  40c3b4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c3b8:	add	x9, x9, #0x230
  40c3bc:	strb	wzr, [x9, x19]
  40c3c0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c3c4:	mov	w8, wzr
  40c3c8:	add	x9, x9, #0x330
  40c3cc:	strb	wzr, [x9, x19]
  40c3d0:	strb	wzr, [x22, x19]
  40c3d4:	strb	wzr, [x23, x19]
  40c3d8:	strb	wzr, [x24, x19]
  40c3dc:	strb	wzr, [x25, x19]
  40c3e0:	strb	wzr, [x26, x19]
  40c3e4:	strb	wzr, [x27, x19]
  40c3e8:	strb	wzr, [x28, x19]
  40c3ec:	strb	wzr, [x20, x19]
  40c3f0:	b	40c4d8 <sqrt@plt+0xa628>
  40c3f4:	mov	w0, w19
  40c3f8:	bl	401ce0 <isalpha@plt>
  40c3fc:	cmp	w0, #0x0
  40c400:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c404:	cset	w8, ne  // ne = any
  40c408:	add	x9, x9, #0x230
  40c40c:	mov	w0, w19
  40c410:	strb	w8, [x9, x19]
  40c414:	bl	401c70 <isupper@plt>
  40c418:	cmp	w0, #0x0
  40c41c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c420:	cset	w8, ne  // ne = any
  40c424:	add	x9, x9, #0x330
  40c428:	mov	w0, w19
  40c42c:	strb	w8, [x9, x19]
  40c430:	bl	401ab0 <islower@plt>
  40c434:	cmp	w0, #0x0
  40c438:	sub	w8, w19, #0x30
  40c43c:	cset	w9, ne  // ne = any
  40c440:	cmp	w8, #0xa
  40c444:	cset	w8, cc  // cc = lo, ul, last
  40c448:	mov	w0, w19
  40c44c:	strb	w9, [x22, x19]
  40c450:	strb	w8, [x23, x19]
  40c454:	bl	401b90 <isxdigit@plt>
  40c458:	cmp	w0, #0x0
  40c45c:	cset	w8, ne  // ne = any
  40c460:	mov	w0, w19
  40c464:	strb	w8, [x24, x19]
  40c468:	bl	401ad0 <isspace@plt>
  40c46c:	cmp	w0, #0x0
  40c470:	cset	w8, ne  // ne = any
  40c474:	mov	w0, w19
  40c478:	strb	w8, [x25, x19]
  40c47c:	bl	401d80 <ispunct@plt>
  40c480:	cmp	w0, #0x0
  40c484:	cset	w8, ne  // ne = any
  40c488:	mov	w0, w19
  40c48c:	strb	w8, [x26, x19]
  40c490:	bl	401a50 <isalnum@plt>
  40c494:	cmp	w0, #0x0
  40c498:	cset	w8, ne  // ne = any
  40c49c:	mov	w0, w19
  40c4a0:	strb	w8, [x27, x19]
  40c4a4:	bl	401c50 <isprint@plt>
  40c4a8:	cmp	w0, #0x0
  40c4ac:	cset	w8, ne  // ne = any
  40c4b0:	mov	w0, w19
  40c4b4:	strb	w8, [x28, x19]
  40c4b8:	bl	401c10 <isgraph@plt>
  40c4bc:	cmp	w0, #0x0
  40c4c0:	cset	w8, ne  // ne = any
  40c4c4:	mov	w0, w19
  40c4c8:	strb	w8, [x20, x19]
  40c4cc:	bl	401d90 <iscntrl@plt>
  40c4d0:	cmp	w0, #0x0
  40c4d4:	cset	w8, ne  // ne = any
  40c4d8:	strb	w8, [x21, x19]
  40c4dc:	add	x19, x19, #0x1
  40c4e0:	cmp	x19, #0x100
  40c4e4:	b.ne	40c3ac <sqrt@plt+0xa4fc>  // b.any
  40c4e8:	ldp	x20, x19, [sp, #80]
  40c4ec:	ldp	x22, x21, [sp, #64]
  40c4f0:	ldp	x24, x23, [sp, #48]
  40c4f4:	ldp	x26, x25, [sp, #32]
  40c4f8:	ldp	x28, x27, [sp, #16]
  40c4fc:	ldp	x29, x30, [sp], #96
  40c500:	ret
  40c504:	sub	sp, sp, #0x40
  40c508:	stp	x29, x30, [sp, #16]
  40c50c:	str	x21, [sp, #32]
  40c510:	stp	x20, x19, [sp, #48]
  40c514:	add	x29, sp, #0x10
  40c518:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40c51c:	add	x0, x0, #0x72d
  40c520:	bl	401db0 <getenv@plt>
  40c524:	cbz	x0, 40c61c <sqrt@plt+0xa76c>
  40c528:	mov	x20, x0
  40c52c:	bl	401d10 <__errno_location@plt>
  40c530:	mov	x19, x0
  40c534:	str	wzr, [x0]
  40c538:	add	x1, x29, #0x18
  40c53c:	mov	w2, #0xa                   	// #10
  40c540:	mov	x0, x20
  40c544:	bl	401af0 <strtol@plt>
  40c548:	ldr	w8, [x19]
  40c54c:	mov	x19, x0
  40c550:	cmp	w8, #0x22
  40c554:	b.ne	40c568 <sqrt@plt+0xa6b8>  // b.any
  40c558:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40c55c:	add	x9, x19, x9
  40c560:	cmp	x9, #0x2
  40c564:	b.cc	40c570 <sqrt@plt+0xa6c0>  // b.lo, b.ul, b.last
  40c568:	cbnz	x19, 40c5a0 <sqrt@plt+0xa6f0>
  40c56c:	cbz	w8, 40c5a0 <sqrt@plt+0xa6f0>
  40c570:	mov	w0, w8
  40c574:	bl	401b50 <strerror@plt>
  40c578:	mov	x1, x0
  40c57c:	mov	x0, sp
  40c580:	bl	40c630 <sqrt@plt+0xa780>
  40c584:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c588:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40c58c:	add	x2, x2, #0xd38
  40c590:	add	x0, x0, #0x73f
  40c594:	mov	x1, sp
  40c598:	mov	x3, x2
  40c59c:	bl	40c8e8 <sqrt@plt+0xaa38>
  40c5a0:	ldr	x21, [x29, #24]
  40c5a4:	cmp	x21, x20
  40c5a8:	b.ne	40c5d4 <sqrt@plt+0xa724>  // b.any
  40c5ac:	mov	x0, sp
  40c5b0:	mov	x1, x20
  40c5b4:	bl	40c630 <sqrt@plt+0xa780>
  40c5b8:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c5bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40c5c0:	add	x2, x2, #0xd38
  40c5c4:	add	x0, x0, #0x75e
  40c5c8:	mov	x1, sp
  40c5cc:	mov	x3, x2
  40c5d0:	bl	40c8e8 <sqrt@plt+0xaa38>
  40c5d4:	ldrb	w8, [x21]
  40c5d8:	cbz	w8, 40c604 <sqrt@plt+0xa754>
  40c5dc:	mov	x0, sp
  40c5e0:	mov	x1, x21
  40c5e4:	bl	40c630 <sqrt@plt+0xa780>
  40c5e8:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c5ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40c5f0:	add	x2, x2, #0xd38
  40c5f4:	add	x0, x0, #0x786
  40c5f8:	mov	x1, sp
  40c5fc:	mov	x3, x2
  40c600:	bl	40c8e8 <sqrt@plt+0xaa38>
  40c604:	mov	x0, x19
  40c608:	ldp	x20, x19, [sp, #48]
  40c60c:	ldr	x21, [sp, #32]
  40c610:	ldp	x29, x30, [sp, #16]
  40c614:	add	sp, sp, #0x40
  40c618:	ret
  40c61c:	ldp	x20, x19, [sp, #48]
  40c620:	ldr	x21, [sp, #32]
  40c624:	ldp	x29, x30, [sp, #16]
  40c628:	add	sp, sp, #0x40
  40c62c:	b	401cf0 <time@plt>
  40c630:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40c634:	mov	w8, #0x1                   	// #1
  40c638:	add	x9, x9, #0x7b4
  40c63c:	cmp	x1, #0x0
  40c640:	str	w8, [x0]
  40c644:	csel	x8, x9, x1, eq  // eq = none
  40c648:	str	x8, [x0, #8]
  40c64c:	ret
  40c650:	str	wzr, [x0]
  40c654:	ret
  40c658:	mov	w8, #0x3                   	// #3
  40c65c:	str	w8, [x0]
  40c660:	str	w1, [x0, #8]
  40c664:	ret
  40c668:	mov	w8, #0x4                   	// #4
  40c66c:	str	w8, [x0]
  40c670:	str	w1, [x0, #8]
  40c674:	ret
  40c678:	mov	w8, #0x2                   	// #2
  40c67c:	str	w8, [x0]
  40c680:	strb	w1, [x0, #8]
  40c684:	ret
  40c688:	mov	w8, #0x2                   	// #2
  40c68c:	str	w8, [x0]
  40c690:	strb	w1, [x0, #8]
  40c694:	ret
  40c698:	mov	w8, #0x5                   	// #5
  40c69c:	str	w8, [x0]
  40c6a0:	str	d0, [x0, #8]
  40c6a4:	ret
  40c6a8:	ldr	w8, [x0]
  40c6ac:	cmp	w8, #0x0
  40c6b0:	cset	w0, eq  // eq = none
  40c6b4:	ret
  40c6b8:	stp	x29, x30, [sp, #-16]!
  40c6bc:	mov	x29, sp
  40c6c0:	ldr	w8, [x0]
  40c6c4:	sub	w8, w8, #0x1
  40c6c8:	cmp	w8, #0x4
  40c6cc:	b.hi	40c6fc <sqrt@plt+0xa84c>  // b.pmore
  40c6d0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40c6d4:	add	x9, x9, #0x7af
  40c6d8:	adr	x10, 40c6e8 <sqrt@plt+0xa838>
  40c6dc:	ldrb	w11, [x9, x8]
  40c6e0:	add	x10, x10, x11, lsl #2
  40c6e4:	br	x10
  40c6e8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c6ec:	ldrb	w0, [x0, #8]
  40c6f0:	ldr	x1, [x8, #56]
  40c6f4:	ldp	x29, x30, [sp], #16
  40c6f8:	b	401aa0 <putc@plt>
  40c6fc:	ldp	x29, x30, [sp], #16
  40c700:	ret
  40c704:	ldr	x0, [x0, #8]
  40c708:	b	40c720 <sqrt@plt+0xa870>
  40c70c:	ldr	w0, [x0, #8]
  40c710:	bl	411050 <sqrt@plt+0xf1a0>
  40c714:	b	40c720 <sqrt@plt+0xa870>
  40c718:	ldr	w0, [x0, #8]
  40c71c:	bl	4110ec <sqrt@plt+0xf23c>
  40c720:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c724:	ldr	x1, [x8, #56]
  40c728:	ldp	x29, x30, [sp], #16
  40c72c:	b	401a10 <fputs@plt>
  40c730:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c734:	ldr	x8, [x8, #56]
  40c738:	ldr	d0, [x0, #8]
  40c73c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c740:	add	x1, x1, #0x7bb
  40c744:	mov	x0, x8
  40c748:	ldp	x29, x30, [sp], #16
  40c74c:	b	401a70 <fprintf@plt>
  40c750:	stp	x29, x30, [sp, #-80]!
  40c754:	str	x25, [sp, #16]
  40c758:	stp	x24, x23, [sp, #32]
  40c75c:	stp	x22, x21, [sp, #48]
  40c760:	stp	x20, x19, [sp, #64]
  40c764:	mov	x29, sp
  40c768:	mov	x19, x3
  40c76c:	mov	x20, x2
  40c770:	mov	x21, x1
  40c774:	mov	x23, x0
  40c778:	cbnz	x0, 40c78c <sqrt@plt+0xa8dc>
  40c77c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c780:	add	x1, x1, #0x7be
  40c784:	mov	w0, #0x62                  	// #98
  40c788:	bl	40b8ec <sqrt@plt+0x9a3c>
  40c78c:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3248>
  40c790:	add	x22, x22, #0x7be
  40c794:	adrp	x24, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c798:	mov	x25, x23
  40c79c:	ldrb	w0, [x25], #1
  40c7a0:	cmp	w0, #0x25
  40c7a4:	b.eq	40c7bc <sqrt@plt+0xa90c>  // b.none
  40c7a8:	cbz	w0, 40c868 <sqrt@plt+0xa9b8>
  40c7ac:	ldr	x1, [x24, #56]
  40c7b0:	bl	401aa0 <putc@plt>
  40c7b4:	mov	x23, x25
  40c7b8:	b	40c798 <sqrt@plt+0xa8e8>
  40c7bc:	ldrb	w8, [x23, #1]
  40c7c0:	add	x23, x23, #0x2
  40c7c4:	cmp	w8, #0x31
  40c7c8:	b.le	40c7fc <sqrt@plt+0xa94c>
  40c7cc:	cmp	w8, #0x32
  40c7d0:	b.eq	40c820 <sqrt@plt+0xa970>  // b.none
  40c7d4:	cmp	w8, #0x33
  40c7d8:	b.ne	40c848 <sqrt@plt+0xa998>  // b.any
  40c7dc:	ldr	w8, [x19]
  40c7e0:	cbnz	w8, 40c7f0 <sqrt@plt+0xa940>
  40c7e4:	mov	w0, #0x74                  	// #116
  40c7e8:	mov	x1, x22
  40c7ec:	bl	40b8ec <sqrt@plt+0x9a3c>
  40c7f0:	mov	x0, x19
  40c7f4:	bl	40c6b8 <sqrt@plt+0xa808>
  40c7f8:	b	40c798 <sqrt@plt+0xa8e8>
  40c7fc:	b.ne	40c840 <sqrt@plt+0xa990>  // b.any
  40c800:	ldr	w8, [x21]
  40c804:	cbnz	w8, 40c814 <sqrt@plt+0xa964>
  40c808:	mov	w0, #0x6c                  	// #108
  40c80c:	mov	x1, x22
  40c810:	bl	40b8ec <sqrt@plt+0x9a3c>
  40c814:	mov	x0, x21
  40c818:	bl	40c6b8 <sqrt@plt+0xa808>
  40c81c:	b	40c798 <sqrt@plt+0xa8e8>
  40c820:	ldr	w8, [x20]
  40c824:	cbnz	w8, 40c834 <sqrt@plt+0xa984>
  40c828:	mov	w0, #0x70                  	// #112
  40c82c:	mov	x1, x22
  40c830:	bl	40b8ec <sqrt@plt+0x9a3c>
  40c834:	mov	x0, x20
  40c838:	bl	40c6b8 <sqrt@plt+0xa808>
  40c83c:	b	40c798 <sqrt@plt+0xa8e8>
  40c840:	cmp	w8, #0x25
  40c844:	b.eq	40c858 <sqrt@plt+0xa9a8>  // b.none
  40c848:	mov	w0, #0x78                  	// #120
  40c84c:	mov	x1, x22
  40c850:	bl	40b8ec <sqrt@plt+0x9a3c>
  40c854:	b	40c798 <sqrt@plt+0xa8e8>
  40c858:	ldr	x1, [x24, #56]
  40c85c:	mov	w0, #0x25                  	// #37
  40c860:	bl	401c80 <fputc@plt>
  40c864:	b	40c798 <sqrt@plt+0xa8e8>
  40c868:	ldp	x20, x19, [sp, #64]
  40c86c:	ldp	x22, x21, [sp, #48]
  40c870:	ldp	x24, x23, [sp, #32]
  40c874:	ldr	x25, [sp, #16]
  40c878:	ldp	x29, x30, [sp], #80
  40c87c:	ret
  40c880:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c884:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c888:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c88c:	ldr	x8, [x8, #448]
  40c890:	mov	x6, x2
  40c894:	mov	x5, x1
  40c898:	ldr	x1, [x9, #456]
  40c89c:	ldr	w2, [x10, #464]
  40c8a0:	mov	x7, x3
  40c8a4:	mov	w3, #0x1                   	// #1
  40c8a8:	mov	x4, x0
  40c8ac:	mov	x0, x8
  40c8b0:	b	40c93c <sqrt@plt+0xaa8c>
  40c8b4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8b8:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8bc:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8c0:	ldr	x8, [x8, #448]
  40c8c4:	mov	x6, x2
  40c8c8:	mov	x5, x1
  40c8cc:	ldr	x1, [x9, #456]
  40c8d0:	ldr	w2, [x10, #464]
  40c8d4:	mov	x7, x3
  40c8d8:	mov	x4, x0
  40c8dc:	mov	x0, x8
  40c8e0:	mov	w3, wzr
  40c8e4:	b	40c93c <sqrt@plt+0xaa8c>
  40c8e8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8ec:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8f0:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40c8f4:	ldr	x8, [x8, #448]
  40c8f8:	mov	x6, x2
  40c8fc:	mov	x5, x1
  40c900:	ldr	x1, [x9, #456]
  40c904:	ldr	w2, [x10, #464]
  40c908:	mov	x7, x3
  40c90c:	mov	w3, #0x2                   	// #2
  40c910:	mov	x4, x0
  40c914:	mov	x0, x8
  40c918:	b	40c93c <sqrt@plt+0xaa8c>
  40c91c:	mov	x7, x5
  40c920:	mov	x6, x4
  40c924:	mov	x5, x3
  40c928:	mov	x4, x2
  40c92c:	mov	w2, w1
  40c930:	mov	w3, #0x1                   	// #1
  40c934:	mov	x1, xzr
  40c938:	b	40c93c <sqrt@plt+0xaa8c>
  40c93c:	stp	x29, x30, [sp, #-96]!
  40c940:	str	x27, [sp, #16]
  40c944:	stp	x26, x25, [sp, #32]
  40c948:	stp	x24, x23, [sp, #48]
  40c94c:	stp	x22, x21, [sp, #64]
  40c950:	stp	x20, x19, [sp, #80]
  40c954:	mov	x29, sp
  40c958:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  40c95c:	mov	w24, w2
  40c960:	ldr	x2, [x8, #600]
  40c964:	mov	x20, x7
  40c968:	mov	x21, x6
  40c96c:	mov	x22, x5
  40c970:	mov	x23, x4
  40c974:	mov	w19, w3
  40c978:	mov	x25, x1
  40c97c:	mov	x26, x0
  40c980:	adrp	x27, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c984:	cbnz	x2, 40c994 <sqrt@plt+0xaae4>
  40c988:	mov	w8, wzr
  40c98c:	cbnz	x26, 40c9ac <sqrt@plt+0xaafc>
  40c990:	b	40c9f0 <sqrt@plt+0xab40>
  40c994:	ldr	x0, [x27, #56]
  40c998:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c99c:	add	x1, x1, #0x7db
  40c9a0:	bl	401a70 <fprintf@plt>
  40c9a4:	mov	w8, #0x1                   	// #1
  40c9a8:	cbz	x26, 40c9f0 <sqrt@plt+0xab40>
  40c9ac:	tbnz	w24, #31, 40c9f0 <sqrt@plt+0xab40>
  40c9b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  40c9b4:	add	x1, x1, #0x402
  40c9b8:	mov	x0, x26
  40c9bc:	bl	401d40 <strcmp@plt>
  40c9c0:	mov	w8, w0
  40c9c4:	ldr	x0, [x27, #56]
  40c9c8:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40c9cc:	add	x9, x9, #0x1d5
  40c9d0:	cmp	w8, #0x0
  40c9d4:	csel	x2, x9, x26, eq  // eq = none
  40c9d8:	cbnz	x25, 40c9f8 <sqrt@plt+0xab48>
  40c9dc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c9e0:	add	x1, x1, #0x7eb
  40c9e4:	mov	w3, w24
  40c9e8:	bl	401a70 <fprintf@plt>
  40c9ec:	b	40ca0c <sqrt@plt+0xab5c>
  40c9f0:	cbnz	w8, 40ca0c <sqrt@plt+0xab5c>
  40c9f4:	b	40ca18 <sqrt@plt+0xab68>
  40c9f8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40c9fc:	add	x1, x1, #0x7df
  40ca00:	mov	x3, x25
  40ca04:	mov	w4, w24
  40ca08:	bl	401a70 <fprintf@plt>
  40ca0c:	ldr	x1, [x27, #56]
  40ca10:	mov	w0, #0x20                  	// #32
  40ca14:	bl	401c80 <fputc@plt>
  40ca18:	cmp	w19, #0x2
  40ca1c:	b.eq	40ca30 <sqrt@plt+0xab80>  // b.none
  40ca20:	cbnz	w19, 40ca4c <sqrt@plt+0xab9c>
  40ca24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ca28:	add	x0, x0, #0x7ff
  40ca2c:	b	40ca38 <sqrt@plt+0xab88>
  40ca30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40ca34:	add	x0, x0, #0x7f2
  40ca38:	ldr	x1, [x27, #56]
  40ca3c:	bl	401a10 <fputs@plt>
  40ca40:	ldr	x1, [x27, #56]
  40ca44:	mov	w0, #0x20                  	// #32
  40ca48:	bl	401c80 <fputc@plt>
  40ca4c:	mov	x0, x23
  40ca50:	mov	x1, x22
  40ca54:	mov	x2, x21
  40ca58:	mov	x3, x20
  40ca5c:	bl	40c750 <sqrt@plt+0xa8a0>
  40ca60:	ldr	x1, [x27, #56]
  40ca64:	mov	w0, #0xa                   	// #10
  40ca68:	bl	401c80 <fputc@plt>
  40ca6c:	ldr	x0, [x27, #56]
  40ca70:	bl	401cc0 <fflush@plt>
  40ca74:	cmp	w19, #0x2
  40ca78:	b.ne	40ca98 <sqrt@plt+0xabe8>  // b.any
  40ca7c:	ldp	x20, x19, [sp, #80]
  40ca80:	ldp	x22, x21, [sp, #64]
  40ca84:	ldp	x24, x23, [sp, #48]
  40ca88:	ldp	x26, x25, [sp, #32]
  40ca8c:	ldr	x27, [sp, #16]
  40ca90:	ldp	x29, x30, [sp], #96
  40ca94:	b	40caf4 <sqrt@plt+0xac44>
  40ca98:	ldp	x20, x19, [sp, #80]
  40ca9c:	ldp	x22, x21, [sp, #64]
  40caa0:	ldp	x24, x23, [sp, #48]
  40caa4:	ldp	x26, x25, [sp, #32]
  40caa8:	ldr	x27, [sp, #16]
  40caac:	ldp	x29, x30, [sp], #96
  40cab0:	ret
  40cab4:	mov	x7, x5
  40cab8:	mov	x6, x4
  40cabc:	mov	x5, x3
  40cac0:	mov	x4, x2
  40cac4:	mov	w2, w1
  40cac8:	mov	x1, xzr
  40cacc:	mov	w3, wzr
  40cad0:	b	40c93c <sqrt@plt+0xaa8c>
  40cad4:	mov	x7, x5
  40cad8:	mov	x6, x4
  40cadc:	mov	x5, x3
  40cae0:	mov	x4, x2
  40cae4:	mov	w2, w1
  40cae8:	mov	w3, #0x2                   	// #2
  40caec:	mov	x1, xzr
  40caf0:	b	40c93c <sqrt@plt+0xaa8c>
  40caf4:	stp	x29, x30, [sp, #-16]!
  40caf8:	mov	w0, #0x3                   	// #3
  40cafc:	mov	x29, sp
  40cb00:	bl	401df0 <exit@plt>
  40cb04:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40cb08:	ldr	d0, [x8, #2056]
  40cb0c:	stp	x1, x2, [x0]
  40cb10:	str	xzr, [x0, #16]
  40cb14:	str	xzr, [x0, #32]
  40cb18:	str	d0, [x0, #24]
  40cb1c:	ret
  40cb20:	stp	x29, x30, [sp, #-32]!
  40cb24:	str	x19, [sp, #16]
  40cb28:	mov	x29, sp
  40cb2c:	mov	x19, x0
  40cb30:	ldr	x0, [x0, #32]
  40cb34:	cbz	x0, 40cb3c <sqrt@plt+0xac8c>
  40cb38:	bl	401d00 <_ZdaPv@plt>
  40cb3c:	ldr	x0, [x19, #8]
  40cb40:	bl	401b00 <free@plt>
  40cb44:	ldr	x0, [x19]
  40cb48:	cbz	x0, 40cb58 <sqrt@plt+0xaca8>
  40cb4c:	ldr	x19, [sp, #16]
  40cb50:	ldp	x29, x30, [sp], #32
  40cb54:	b	401ac0 <fclose@plt>
  40cb58:	ldr	x19, [sp, #16]
  40cb5c:	ldp	x29, x30, [sp], #32
  40cb60:	ret
  40cb64:	sub	sp, sp, #0x70
  40cb68:	stp	x29, x30, [sp, #16]
  40cb6c:	stp	x28, x27, [sp, #32]
  40cb70:	stp	x26, x25, [sp, #48]
  40cb74:	stp	x24, x23, [sp, #64]
  40cb78:	stp	x22, x21, [sp, #80]
  40cb7c:	stp	x20, x19, [sp, #96]
  40cb80:	add	x29, sp, #0x10
  40cb84:	ldr	x20, [x0]
  40cb88:	cbz	x20, 40ccf4 <sqrt@plt+0xae44>
  40cb8c:	ldr	x8, [x0, #32]
  40cb90:	mov	x19, x0
  40cb94:	cbnz	x8, 40cbac <sqrt@plt+0xacfc>
  40cb98:	mov	w0, #0x80                  	// #128
  40cb9c:	mov	w21, #0x80                  	// #128
  40cba0:	bl	401a00 <_Znam@plt>
  40cba4:	str	x0, [x19, #32]
  40cba8:	str	w21, [x19, #20]
  40cbac:	mov	x0, x20
  40cbb0:	bl	401c30 <getc@plt>
  40cbb4:	cmn	w0, #0x1
  40cbb8:	b.eq	40ccf4 <sqrt@plt+0xae44>  // b.none
  40cbbc:	adrp	x26, 42b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbc0:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40cbc4:	adrp	x27, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40cbc8:	mov	w22, w0
  40cbcc:	mov	w20, wzr
  40cbd0:	add	x26, x26, #0xf10
  40cbd4:	add	x21, x21, #0xd38
  40cbd8:	add	x27, x27, #0x730
  40cbdc:	tbnz	w22, #31, 40cc24 <sqrt@plt+0xad74>
  40cbe0:	ldrb	w8, [x26, w22, uxtw]
  40cbe4:	cbz	w8, 40cc24 <sqrt@plt+0xad74>
  40cbe8:	mov	x0, sp
  40cbec:	mov	w1, w22
  40cbf0:	bl	40c658 <sqrt@plt+0xa7a8>
  40cbf4:	ldr	w8, [x19, #28]
  40cbf8:	cbnz	w8, 40cc1c <sqrt@plt+0xad6c>
  40cbfc:	ldr	x0, [x19, #8]
  40cc00:	ldr	w1, [x19, #16]
  40cc04:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40cc08:	mov	x3, sp
  40cc0c:	add	x2, x2, #0x830
  40cc10:	mov	x4, x21
  40cc14:	mov	x5, x21
  40cc18:	bl	40c91c <sqrt@plt+0xaa6c>
  40cc1c:	mov	w28, w20
  40cc20:	b	40cc80 <sqrt@plt+0xadd0>
  40cc24:	ldrsw	x24, [x19, #20]
  40cc28:	add	w28, w20, #0x1
  40cc2c:	cmp	w28, w24
  40cc30:	b.lt	40cc6c <sqrt@plt+0xadbc>  // b.tstop
  40cc34:	ldr	x25, [x19, #32]
  40cc38:	lsl	x23, x24, #1
  40cc3c:	mov	x0, x23
  40cc40:	bl	401a00 <_Znam@plt>
  40cc44:	mov	x1, x25
  40cc48:	mov	x2, x24
  40cc4c:	str	x0, [x19, #32]
  40cc50:	bl	401a20 <memcpy@plt>
  40cc54:	cbz	x25, 40cc68 <sqrt@plt+0xadb8>
  40cc58:	mov	x0, x25
  40cc5c:	bl	401d00 <_ZdaPv@plt>
  40cc60:	ldr	w8, [x19, #20]
  40cc64:	lsl	w23, w8, #1
  40cc68:	str	w23, [x19, #20]
  40cc6c:	ldr	x8, [x19, #32]
  40cc70:	cmp	w22, #0xa
  40cc74:	strb	w22, [x8, w20, sxtw]
  40cc78:	mov	w20, w28
  40cc7c:	b.eq	40cc94 <sqrt@plt+0xade4>  // b.none
  40cc80:	ldr	x0, [x19]
  40cc84:	bl	401c30 <getc@plt>
  40cc88:	mov	w22, w0
  40cc8c:	cmn	w0, #0x1
  40cc90:	b.ne	40cbdc <sqrt@plt+0xad2c>  // b.any
  40cc94:	cbz	w28, 40ccf4 <sqrt@plt+0xae44>
  40cc98:	ldr	x8, [x19, #32]
  40cc9c:	strb	wzr, [x8, w28, sxtw]
  40cca0:	ldr	w8, [x19, #16]
  40cca4:	ldr	x9, [x19, #32]
  40cca8:	add	w8, w8, #0x1
  40ccac:	str	w8, [x19, #16]
  40ccb0:	ldrb	w8, [x9], #1
  40ccb4:	ldrb	w10, [x27, x8]
  40ccb8:	cbnz	w10, 40ccb0 <sqrt@plt+0xae00>
  40ccbc:	cbz	w8, 40ccd4 <sqrt@plt+0xae24>
  40ccc0:	cmp	w8, #0x23
  40ccc4:	mov	w0, #0x1                   	// #1
  40ccc8:	b.ne	40ccf8 <sqrt@plt+0xae48>  // b.any
  40cccc:	ldr	w8, [x19, #24]
  40ccd0:	cbz	w8, 40ccf8 <sqrt@plt+0xae48>
  40ccd4:	ldr	x0, [x19]
  40ccd8:	bl	401c30 <getc@plt>
  40ccdc:	mov	w22, w0
  40cce0:	mov	w20, wzr
  40cce4:	cmn	w0, #0x1
  40cce8:	mov	w0, wzr
  40ccec:	b.ne	40cbdc <sqrt@plt+0xad2c>  // b.any
  40ccf0:	b	40ccf8 <sqrt@plt+0xae48>
  40ccf4:	mov	w0, wzr
  40ccf8:	ldp	x20, x19, [sp, #96]
  40ccfc:	ldp	x22, x21, [sp, #80]
  40cd00:	ldp	x24, x23, [sp, #64]
  40cd04:	ldp	x26, x25, [sp, #48]
  40cd08:	ldp	x28, x27, [sp, #32]
  40cd0c:	ldp	x29, x30, [sp, #16]
  40cd10:	add	sp, sp, #0x70
  40cd14:	ret
  40cd18:	ldr	w8, [x0, #28]
  40cd1c:	cbz	w8, 40cd24 <sqrt@plt+0xae74>
  40cd20:	ret
  40cd24:	ldr	x8, [x0, #8]
  40cd28:	mov	x5, x4
  40cd2c:	mov	x4, x3
  40cd30:	mov	x3, x2
  40cd34:	mov	x2, x1
  40cd38:	ldr	w1, [x0, #16]
  40cd3c:	mov	x0, x8
  40cd40:	b	40c91c <sqrt@plt+0xaa6c>
  40cd44:	sub	sp, sp, #0x30
  40cd48:	stp	x29, x30, [sp, #16]
  40cd4c:	str	x19, [sp, #32]
  40cd50:	add	x29, sp, #0x10
  40cd54:	bl	411c04 <sqrt@plt+0xfd54>
  40cd58:	cbz	x0, 40ce58 <sqrt@plt+0xafa8>
  40cd5c:	ldrb	w8, [x0]
  40cd60:	mov	x19, x0
  40cd64:	cmp	w8, #0x63
  40cd68:	b.ne	40cdfc <sqrt@plt+0xaf4c>  // b.any
  40cd6c:	ldrb	w8, [x19, #1]
  40cd70:	cmp	w8, #0x68
  40cd74:	b.ne	40cdfc <sqrt@plt+0xaf4c>  // b.any
  40cd78:	ldrb	w8, [x19, #2]
  40cd7c:	cmp	w8, #0x61
  40cd80:	b.ne	40cdfc <sqrt@plt+0xaf4c>  // b.any
  40cd84:	ldrb	w8, [x19, #3]
  40cd88:	cmp	w8, #0x72
  40cd8c:	b.ne	40cdfc <sqrt@plt+0xaf4c>  // b.any
  40cd90:	ldrb	w9, [x19, #4]
  40cd94:	sub	w0, w9, #0x30
  40cd98:	cmp	w0, #0x9
  40cd9c:	b.hi	40cdfc <sqrt@plt+0xaf4c>  // b.pmore
  40cda0:	ldrb	w8, [x19, #5]
  40cda4:	cbz	w8, 40ce5c <sqrt@plt+0xafac>
  40cda8:	cmp	w9, #0x31
  40cdac:	b.cc	40cdfc <sqrt@plt+0xaf4c>  // b.lo, b.ul, b.last
  40cdb0:	sub	w9, w8, #0x30
  40cdb4:	and	w9, w9, #0xff
  40cdb8:	cmp	w9, #0x9
  40cdbc:	b.hi	40cdfc <sqrt@plt+0xaf4c>  // b.pmore
  40cdc0:	ldrb	w9, [x19, #6]
  40cdc4:	mov	w10, #0xa                   	// #10
  40cdc8:	madd	w8, w0, w10, w8
  40cdcc:	sub	w0, w8, #0x30
  40cdd0:	cbz	w9, 40ce5c <sqrt@plt+0xafac>
  40cdd4:	sub	w8, w9, #0x30
  40cdd8:	cmp	w8, #0x9
  40cddc:	b.hi	40cdfc <sqrt@plt+0xaf4c>  // b.pmore
  40cde0:	mov	w8, #0xa                   	// #10
  40cde4:	madd	w8, w0, w8, w9
  40cde8:	sub	w0, w8, #0x30
  40cdec:	cmp	w0, #0x7f
  40cdf0:	b.gt	40cdfc <sqrt@plt+0xaf4c>
  40cdf4:	ldrb	w8, [x19, #7]
  40cdf8:	cbz	w8, 40ce5c <sqrt@plt+0xafac>
  40cdfc:	mov	x0, x19
  40ce00:	bl	4139fc <_ZdlPvm@@Base+0x1c44>
  40ce04:	cbz	x0, 40ce1c <sqrt@plt+0xaf6c>
  40ce08:	add	x0, x19, #0x1
  40ce0c:	add	x1, x29, #0x18
  40ce10:	mov	w2, #0x10                  	// #16
  40ce14:	bl	401af0 <strtol@plt>
  40ce18:	b	40ce5c <sqrt@plt+0xafac>
  40ce1c:	mov	w8, #0x5c                  	// #92
  40ce20:	sturb	wzr, [x29, #-2]
  40ce24:	sturh	w8, [x29, #-4]
  40ce28:	ldrb	w8, [x19, #1]
  40ce2c:	cbnz	w8, 40ce3c <sqrt@plt+0xaf8c>
  40ce30:	ldrb	w8, [x19]
  40ce34:	sub	x19, x29, #0x4
  40ce38:	sturb	w8, [x29, #-3]
  40ce3c:	mov	x0, x19
  40ce40:	bl	410ec8 <sqrt@plt+0xf018>
  40ce44:	cbz	x0, 40ce58 <sqrt@plt+0xafa8>
  40ce48:	mov	w1, #0x5f                  	// #95
  40ce4c:	mov	x19, x0
  40ce50:	bl	401b20 <strchr@plt>
  40ce54:	cbz	x0, 40ce6c <sqrt@plt+0xafbc>
  40ce58:	mov	w0, #0xffffffff            	// #-1
  40ce5c:	ldr	x19, [sp, #32]
  40ce60:	ldp	x29, x30, [sp, #16]
  40ce64:	add	sp, sp, #0x30
  40ce68:	ret
  40ce6c:	add	x1, x29, #0x18
  40ce70:	mov	w2, #0x10                  	// #16
  40ce74:	mov	x0, x19
  40ce78:	b	40ce14 <sqrt@plt+0xaf64>
  40ce7c:	stp	x29, x30, [sp, #-32]!
  40ce80:	stp	x20, x19, [sp, #16]
  40ce84:	mov	x29, sp
  40ce88:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40ce8c:	add	x8, x8, #0xe60
  40ce90:	mov	x20, x0
  40ce94:	str	wzr, [x0, #8]
  40ce98:	str	xzr, [x0, #64]
  40ce9c:	str	wzr, [x0, #72]
  40cea0:	stp	xzr, xzr, [x0, #16]
  40cea4:	stp	xzr, xzr, [x0, #88]
  40cea8:	str	x8, [x0]
  40ceac:	str	xzr, [x0, #80]
  40ceb0:	mov	x0, x1
  40ceb4:	mov	x19, x1
  40ceb8:	bl	401a60 <strlen@plt>
  40cebc:	add	x0, x0, #0x1
  40cec0:	bl	401a00 <_Znam@plt>
  40cec4:	mov	x1, x19
  40cec8:	str	x0, [x20, #32]
  40cecc:	bl	401b60 <strcpy@plt>
  40ced0:	stp	xzr, xzr, [x20, #40]
  40ced4:	str	wzr, [x20, #56]
  40ced8:	ldp	x20, x19, [sp, #16]
  40cedc:	ldp	x29, x30, [sp], #32
  40cee0:	ret
  40cee4:	stp	x29, x30, [sp, #-48]!
  40cee8:	stp	x20, x19, [sp, #32]
  40ceec:	ldr	w9, [x0, #88]
  40cef0:	mov	x19, x0
  40cef4:	ldr	x0, [x0, #80]
  40cef8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40cefc:	add	x8, x8, #0xe60
  40cf00:	cmp	w9, #0x1
  40cf04:	str	x21, [sp, #16]
  40cf08:	mov	x29, sp
  40cf0c:	str	x8, [x19]
  40cf10:	b.lt	40cf44 <sqrt@plt+0xb094>  // b.tstop
  40cf14:	mov	x20, xzr
  40cf18:	mov	w21, #0x20                  	// #32
  40cf1c:	ldr	x8, [x0, x21]
  40cf20:	cbz	x8, 40cf34 <sqrt@plt+0xb084>
  40cf24:	mov	x0, x8
  40cf28:	bl	401d00 <_ZdaPv@plt>
  40cf2c:	ldr	w9, [x19, #88]
  40cf30:	ldr	x0, [x19, #80]
  40cf34:	add	x20, x20, #0x1
  40cf38:	cmp	x20, w9, sxtw
  40cf3c:	add	x21, x21, #0x28
  40cf40:	b.lt	40cf1c <sqrt@plt+0xb06c>  // b.tstop
  40cf44:	cbz	x0, 40cf4c <sqrt@plt+0xb09c>
  40cf48:	bl	401d00 <_ZdaPv@plt>
  40cf4c:	ldr	x0, [x19, #64]
  40cf50:	cbz	x0, 40cf58 <sqrt@plt+0xb0a8>
  40cf54:	bl	401d00 <_ZdaPv@plt>
  40cf58:	ldr	x0, [x19, #16]
  40cf5c:	cbz	x0, 40cf98 <sqrt@plt+0xb0e8>
  40cf60:	mov	x20, xzr
  40cf64:	ldr	x8, [x0, x20, lsl #3]
  40cf68:	cbz	x8, 40cf84 <sqrt@plt+0xb0d4>
  40cf6c:	ldr	x21, [x8, #24]
  40cf70:	mov	x0, x8
  40cf74:	bl	411dac <_ZdlPv@@Base>
  40cf78:	mov	x8, x21
  40cf7c:	cbnz	x21, 40cf6c <sqrt@plt+0xb0bc>
  40cf80:	ldr	x0, [x19, #16]
  40cf84:	add	x20, x20, #0x1
  40cf88:	cmp	x20, #0x1f7
  40cf8c:	b.ne	40cf64 <sqrt@plt+0xb0b4>  // b.any
  40cf90:	cbz	x0, 40cf98 <sqrt@plt+0xb0e8>
  40cf94:	bl	401d00 <_ZdaPv@plt>
  40cf98:	ldr	x0, [x19, #32]
  40cf9c:	cbz	x0, 40cfa4 <sqrt@plt+0xb0f4>
  40cfa0:	bl	401d00 <_ZdaPv@plt>
  40cfa4:	ldr	x0, [x19, #40]
  40cfa8:	cbz	x0, 40cfd0 <sqrt@plt+0xb120>
  40cfac:	bl	401d00 <_ZdaPv@plt>
  40cfb0:	b	40cfd0 <sqrt@plt+0xb120>
  40cfb4:	ldr	x8, [x20]
  40cfb8:	str	x8, [x19, #96]
  40cfbc:	ldr	x0, [x20, #16]
  40cfc0:	cbz	x0, 40cfc8 <sqrt@plt+0xb118>
  40cfc4:	bl	401d00 <_ZdaPv@plt>
  40cfc8:	mov	x0, x20
  40cfcc:	bl	411dac <_ZdlPv@@Base>
  40cfd0:	ldr	x20, [x19, #96]
  40cfd4:	cbnz	x20, 40cfb4 <sqrt@plt+0xb104>
  40cfd8:	ldp	x20, x19, [sp, #32]
  40cfdc:	ldr	x21, [sp, #16]
  40cfe0:	ldp	x29, x30, [sp], #48
  40cfe4:	ret
  40cfe8:	stp	x29, x30, [sp, #-32]!
  40cfec:	str	x19, [sp, #16]
  40cff0:	mov	x29, sp
  40cff4:	mov	x19, x0
  40cff8:	bl	40cee4 <sqrt@plt+0xb034>
  40cffc:	mov	x0, x19
  40d000:	ldr	x19, [sp, #16]
  40d004:	ldp	x29, x30, [sp], #32
  40d008:	b	411dac <_ZdlPv@@Base>
  40d00c:	stp	x29, x30, [sp, #-16]!
  40d010:	mov	x29, sp
  40d014:	and	w8, w1, #0xff
  40d018:	cmp	w8, #0x68
  40d01c:	b.gt	40d03c <sqrt@plt+0xb18c>
  40d020:	cmp	w8, #0x50
  40d024:	b.eq	40d070 <sqrt@plt+0xb1c0>  // b.none
  40d028:	cmp	w8, #0x63
  40d02c:	b.ne	40d058 <sqrt@plt+0xb1a8>  // b.any
  40d030:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40d034:	ldr	d0, [x8, #2064]
  40d038:	b	40d07c <sqrt@plt+0xb1cc>
  40d03c:	cmp	w8, #0x69
  40d040:	b.eq	40d078 <sqrt@plt+0xb1c8>  // b.none
  40d044:	cmp	w8, #0x70
  40d048:	b.ne	40d058 <sqrt@plt+0xb1a8>  // b.any
  40d04c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d050:	fmov	d0, x8
  40d054:	b	40d07c <sqrt@plt+0xb1cc>
  40d058:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d05c:	add	x1, x1, #0x852
  40d060:	mov	w0, #0x11f                 	// #287
  40d064:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d068:	mov	w0, wzr
  40d06c:	b	40d08c <sqrt@plt+0xb1dc>
  40d070:	fmov	d0, #6.000000000000000000e+00
  40d074:	b	40d07c <sqrt@plt+0xb1cc>
  40d078:	fmov	d0, #1.000000000000000000e+00
  40d07c:	ldr	d1, [x0]
  40d080:	fdiv	d0, d1, d0
  40d084:	str	d0, [x0]
  40d088:	mov	w0, #0x1                   	// #1
  40d08c:	ldp	x29, x30, [sp], #16
  40d090:	ret
  40d094:	str	d8, [sp, #-48]!
  40d098:	stp	x29, x30, [sp, #16]
  40d09c:	stp	x20, x19, [sp, #32]
  40d0a0:	mov	x29, sp
  40d0a4:	mov	w19, w3
  40d0a8:	mov	x20, x0
  40d0ac:	bl	40d0fc <sqrt@plt+0xb24c>
  40d0b0:	ldr	d0, [x20, #48]
  40d0b4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40d0b8:	ldr	d1, [x8, #2960]
  40d0bc:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1248>
  40d0c0:	ldr	d2, [x8, #2952]
  40d0c4:	scvtf	d3, w19
  40d0c8:	fadd	d0, d0, d3
  40d0cc:	fmul	d0, d0, d1
  40d0d0:	fdiv	d0, d0, d2
  40d0d4:	scvtf	d8, w0
  40d0d8:	bl	401de0 <tan@plt>
  40d0dc:	ldp	x20, x19, [sp, #32]
  40d0e0:	ldp	x29, x30, [sp, #16]
  40d0e4:	fmul	d0, d0, d8
  40d0e8:	fmov	d1, #5.000000000000000000e-01
  40d0ec:	fadd	d0, d0, d1
  40d0f0:	fcvtzs	w0, d0
  40d0f4:	ldr	d8, [sp], #48
  40d0f8:	ret
  40d0fc:	stp	x29, x30, [sp, #-48]!
  40d100:	str	x21, [sp, #16]
  40d104:	stp	x20, x19, [sp, #32]
  40d108:	mov	x29, sp
  40d10c:	ldrsw	x21, [x1]
  40d110:	mov	w19, w2
  40d114:	mov	x20, x0
  40d118:	tbz	w21, #31, 40d12c <sqrt@plt+0xb27c>
  40d11c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d120:	add	x1, x1, #0x852
  40d124:	mov	w0, #0x190                 	// #400
  40d128:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d12c:	ldr	w8, [x20, #72]
  40d130:	cmp	w21, w8
  40d134:	b.ge	40d178 <sqrt@plt+0xb2c8>  // b.tcont
  40d138:	ldr	x8, [x20, #64]
  40d13c:	ldr	w8, [x8, x21, lsl #2]
  40d140:	tbnz	w8, #31, 40d178 <sqrt@plt+0xb2c8>
  40d144:	ldr	x9, [x20, #80]
  40d148:	mov	w10, #0x28                  	// #40
  40d14c:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d150:	ldr	w3, [x20, #56]
  40d154:	madd	x8, x8, x10, x9
  40d158:	ldr	w0, [x8, #12]
  40d15c:	ldr	w2, [x11, #3428]
  40d160:	cbz	w3, 40d198 <sqrt@plt+0xb2e8>
  40d164:	mov	w1, w19
  40d168:	ldp	x20, x19, [sp, #32]
  40d16c:	ldr	x21, [sp, #16]
  40d170:	ldp	x29, x30, [sp], #48
  40d174:	b	40ee40 <sqrt@plt+0xcf90>
  40d178:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d17c:	ldr	w8, [x8, #3472]
  40d180:	cbz	w8, 40d1b4 <sqrt@plt+0xb304>
  40d184:	mov	w0, wzr
  40d188:	ldp	x20, x19, [sp, #32]
  40d18c:	ldr	x21, [sp, #16]
  40d190:	ldp	x29, x30, [sp], #48
  40d194:	ret
  40d198:	cmp	w2, w19
  40d19c:	b.eq	40d188 <sqrt@plt+0xb2d8>  // b.none
  40d1a0:	mov	w1, w19
  40d1a4:	ldp	x20, x19, [sp, #32]
  40d1a8:	ldr	x21, [sp, #16]
  40d1ac:	ldp	x29, x30, [sp], #48
  40d1b0:	b	40eee4 <sqrt@plt+0xd034>
  40d1b4:	bl	401da0 <abort@plt>
  40d1b8:	stp	x29, x30, [sp, #-48]!
  40d1bc:	str	x21, [sp, #16]
  40d1c0:	stp	x20, x19, [sp, #32]
  40d1c4:	mov	x29, sp
  40d1c8:	ldrsw	x21, [x1]
  40d1cc:	mov	x19, x1
  40d1d0:	mov	x20, x0
  40d1d4:	tbz	w21, #31, 40d1e8 <sqrt@plt+0xb338>
  40d1d8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d1dc:	add	x1, x1, #0x852
  40d1e0:	mov	w0, #0x132                 	// #306
  40d1e4:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d1e8:	ldr	w8, [x20, #72]
  40d1ec:	cmp	w21, w8
  40d1f0:	b.ge	40d200 <sqrt@plt+0xb350>  // b.tcont
  40d1f4:	ldr	x8, [x20, #64]
  40d1f8:	ldr	w8, [x8, x21, lsl #2]
  40d1fc:	tbz	w8, #31, 40d220 <sqrt@plt+0xb370>
  40d200:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d204:	ldr	w8, [x8, #3472]
  40d208:	cbz	w8, 40d228 <sqrt@plt+0xb378>
  40d20c:	mov	x0, x19
  40d210:	bl	40cd44 <sqrt@plt+0xae94>
  40d214:	tbz	w0, #31, 40d220 <sqrt@plt+0xb370>
  40d218:	ldr	w8, [x19, #4]
  40d21c:	tbnz	w8, #31, 40d228 <sqrt@plt+0xb378>
  40d220:	mov	w0, #0x1                   	// #1
  40d224:	b	40d22c <sqrt@plt+0xb37c>
  40d228:	mov	w0, wzr
  40d22c:	ldp	x20, x19, [sp, #32]
  40d230:	ldr	x21, [sp, #16]
  40d234:	ldp	x29, x30, [sp], #48
  40d238:	ret
  40d23c:	ldr	w0, [x0, #28]
  40d240:	ret
  40d244:	stp	x29, x30, [sp, #-32]!
  40d248:	stp	x20, x19, [sp, #16]
  40d24c:	mov	x29, sp
  40d250:	mov	w19, w2
  40d254:	sxtw	x8, w19
  40d258:	sbfiz	x9, x19, #2, #32
  40d25c:	cmp	xzr, x8, lsr #62
  40d260:	mov	x20, x0
  40d264:	str	x3, [x0]
  40d268:	str	w1, [x0, #8]
  40d26c:	csinv	x0, x9, xzr, eq  // eq = none
  40d270:	bl	401a00 <_Znam@plt>
  40d274:	cmp	w19, #0x1
  40d278:	str	x0, [x20, #16]
  40d27c:	b.lt	40d290 <sqrt@plt+0xb3e0>  // b.tstop
  40d280:	mov	w8, w19
  40d284:	lsl	x2, x8, #2
  40d288:	mov	w1, #0xff                  	// #255
  40d28c:	bl	401b10 <memset@plt>
  40d290:	ldp	x20, x19, [sp, #16]
  40d294:	ldp	x29, x30, [sp], #32
  40d298:	ret
  40d29c:	ldr	x0, [x0, #16]
  40d2a0:	cbz	x0, 40d2a8 <sqrt@plt+0xb3f8>
  40d2a4:	b	401d00 <_ZdaPv@plt>
  40d2a8:	ret
  40d2ac:	stp	x29, x30, [sp, #-96]!
  40d2b0:	str	x27, [sp, #16]
  40d2b4:	stp	x26, x25, [sp, #32]
  40d2b8:	stp	x24, x23, [sp, #48]
  40d2bc:	stp	x22, x21, [sp, #64]
  40d2c0:	stp	x20, x19, [sp, #80]
  40d2c4:	mov	x29, sp
  40d2c8:	ldrsw	x23, [x1]
  40d2cc:	mov	w19, w2
  40d2d0:	mov	x22, x1
  40d2d4:	mov	x20, x0
  40d2d8:	tbz	w23, #31, 40d2ec <sqrt@plt+0xb43c>
  40d2dc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d2e0:	add	x1, x1, #0x852
  40d2e4:	mov	w0, #0x158                 	// #344
  40d2e8:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d2ec:	ldr	w21, [x20, #56]
  40d2f0:	mov	w25, w19
  40d2f4:	cbz	w21, 40d354 <sqrt@plt+0xb4a4>
  40d2f8:	mov	w8, #0xfe0b                	// #65035
  40d2fc:	movk	w8, #0x7fff, lsl #16
  40d300:	sdiv	w8, w8, w21
  40d304:	cmp	w8, w19
  40d308:	b.ge	40d334 <sqrt@plt+0xb484>  // b.tcont
  40d30c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40d310:	ldr	d0, [x8, #2072]
  40d314:	scvtf	d1, w19
  40d318:	scvtf	d2, w21
  40d31c:	fmul	d1, d1, d2
  40d320:	fdiv	d0, d1, d0
  40d324:	fmov	d1, #5.000000000000000000e-01
  40d328:	fadd	d0, d0, d1
  40d32c:	fcvtzs	w25, d0
  40d330:	b	40d354 <sqrt@plt+0xb4a4>
  40d334:	mul	w8, w21, w19
  40d338:	mov	w9, #0x4dd3                	// #19923
  40d33c:	movk	w9, #0x1062, lsl #16
  40d340:	add	w8, w8, #0x1f4
  40d344:	smull	x8, w8, w9
  40d348:	lsr	x9, x8, #63
  40d34c:	asr	x8, x8, #38
  40d350:	add	w25, w8, w9
  40d354:	ldr	w8, [x20, #72]
  40d358:	cmp	w23, w8
  40d35c:	b.ge	40d3a4 <sqrt@plt+0xb4f4>  // b.tcont
  40d360:	ldr	x8, [x20, #64]
  40d364:	ldr	w24, [x8, x23, lsl #2]
  40d368:	tbnz	w24, #31, 40d3a4 <sqrt@plt+0xb4f4>
  40d36c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d370:	ldr	w22, [x8, #3428]
  40d374:	cmp	w25, w22
  40d378:	b.eq	40d418 <sqrt@plt+0xb568>  // b.none
  40d37c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d380:	ldr	w8, [x8, #3464]
  40d384:	cbnz	w8, 40d418 <sqrt@plt+0xb568>
  40d388:	ldr	x26, [x20, #96]
  40d38c:	cbz	x26, 40d454 <sqrt@plt+0xb5a4>
  40d390:	ldr	w8, [x26, #8]
  40d394:	cmp	w8, w25
  40d398:	b.ne	40d484 <sqrt@plt+0xb5d4>  // b.any
  40d39c:	mov	x23, x26
  40d3a0:	b	40d4fc <sqrt@plt+0xb64c>
  40d3a4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d3a8:	ldr	w8, [x8, #3472]
  40d3ac:	cbz	w8, 40d568 <sqrt@plt+0xb6b8>
  40d3b0:	mov	x0, x20
  40d3b4:	mov	x1, x22
  40d3b8:	bl	40d584 <sqrt@plt+0xb6d4>
  40d3bc:	bl	401d20 <wcwidth@plt>
  40d3c0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d3c4:	ldr	w2, [x9, #3428]
  40d3c8:	add	w8, w0, w0, lsl #1
  40d3cc:	lsl	w8, w8, #3
  40d3d0:	cmp	w0, #0x1
  40d3d4:	mov	w9, #0x18                  	// #24
  40d3d8:	csel	w0, w8, w9, gt
  40d3dc:	cmp	w25, w2
  40d3e0:	b.eq	40d54c <sqrt@plt+0xb69c>  // b.none
  40d3e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d3e8:	ldr	w8, [x8, #3464]
  40d3ec:	cbnz	w8, 40d54c <sqrt@plt+0xb69c>
  40d3f0:	ldr	w3, [x20, #56]
  40d3f4:	cbz	w3, 40d42c <sqrt@plt+0xb57c>
  40d3f8:	mov	w1, w19
  40d3fc:	ldp	x20, x19, [sp, #80]
  40d400:	ldp	x22, x21, [sp, #64]
  40d404:	ldp	x24, x23, [sp, #48]
  40d408:	ldp	x26, x25, [sp, #32]
  40d40c:	ldr	x27, [sp, #16]
  40d410:	ldp	x29, x30, [sp], #96
  40d414:	b	40ee40 <sqrt@plt+0xcf90>
  40d418:	ldr	x8, [x20, #80]
  40d41c:	mov	w9, #0x28                  	// #40
  40d420:	madd	x8, x24, x9, x8
  40d424:	ldr	w0, [x8, #8]
  40d428:	b	40d54c <sqrt@plt+0xb69c>
  40d42c:	cmp	w2, w19
  40d430:	b.eq	40d54c <sqrt@plt+0xb69c>  // b.none
  40d434:	mov	w1, w19
  40d438:	ldp	x20, x19, [sp, #80]
  40d43c:	ldp	x22, x21, [sp, #64]
  40d440:	ldp	x24, x23, [sp, #48]
  40d444:	ldp	x26, x25, [sp, #32]
  40d448:	ldr	x27, [sp, #16]
  40d44c:	ldp	x29, x30, [sp], #96
  40d450:	b	40eee4 <sqrt@plt+0xd034>
  40d454:	mov	w0, #0x18                  	// #24
  40d458:	bl	411d08 <_Znwm@@Base>
  40d45c:	ldrsw	x26, [x20, #92]
  40d460:	mov	x23, x0
  40d464:	str	xzr, [x0]
  40d468:	str	w25, [x0, #8]
  40d46c:	lsl	x8, x26, #2
  40d470:	cmp	xzr, x26, lsr #62
  40d474:	csinv	x0, x8, xzr, eq  // eq = none
  40d478:	bl	401a00 <_Znam@plt>
  40d47c:	and	x8, x26, #0xffffffff
  40d480:	b	40d4e0 <sqrt@plt+0xb630>
  40d484:	mov	x23, x26
  40d488:	mov	x8, x23
  40d48c:	ldr	x23, [x23]
  40d490:	cbz	x23, 40d4b4 <sqrt@plt+0xb604>
  40d494:	ldr	w9, [x23, #8]
  40d498:	cmp	w9, w25
  40d49c:	b.ne	40d488 <sqrt@plt+0xb5d8>  // b.any
  40d4a0:	ldr	x9, [x23]
  40d4a4:	str	x9, [x8]
  40d4a8:	ldr	x8, [x20, #96]
  40d4ac:	str	x8, [x23]
  40d4b0:	b	40d4f8 <sqrt@plt+0xb648>
  40d4b4:	mov	w0, #0x18                  	// #24
  40d4b8:	bl	411d08 <_Znwm@@Base>
  40d4bc:	ldrsw	x27, [x20, #92]
  40d4c0:	mov	x23, x0
  40d4c4:	str	x26, [x0]
  40d4c8:	str	w25, [x0, #8]
  40d4cc:	lsl	x8, x27, #2
  40d4d0:	cmp	xzr, x27, lsr #62
  40d4d4:	csinv	x0, x8, xzr, eq  // eq = none
  40d4d8:	bl	401a00 <_Znam@plt>
  40d4dc:	and	x8, x27, #0xffffffff
  40d4e0:	cmp	w8, #0x1
  40d4e4:	str	x0, [x23, #16]
  40d4e8:	b.lt	40d4f8 <sqrt@plt+0xb648>  // b.tstop
  40d4ec:	lsl	x2, x8, #2
  40d4f0:	mov	w1, #0xff                  	// #255
  40d4f4:	bl	401b10 <memset@plt>
  40d4f8:	str	x23, [x20, #96]
  40d4fc:	ldr	x23, [x23, #16]
  40d500:	ldr	w0, [x23, w24, sxtw #2]
  40d504:	tbz	w0, #31, 40d54c <sqrt@plt+0xb69c>
  40d508:	ldr	x8, [x20, #80]
  40d50c:	sxtw	x20, w24
  40d510:	mov	w9, #0x28                  	// #40
  40d514:	madd	x8, x20, x9, x8
  40d518:	ldr	w0, [x8, #8]
  40d51c:	cbz	w21, 40d534 <sqrt@plt+0xb684>
  40d520:	mov	w1, w19
  40d524:	mov	w2, w22
  40d528:	mov	w3, w21
  40d52c:	bl	40ee40 <sqrt@plt+0xcf90>
  40d530:	b	40d548 <sqrt@plt+0xb698>
  40d534:	cmp	w22, w19
  40d538:	b.eq	40d548 <sqrt@plt+0xb698>  // b.none
  40d53c:	mov	w1, w19
  40d540:	mov	w2, w22
  40d544:	bl	40eee4 <sqrt@plt+0xd034>
  40d548:	str	w0, [x23, x20, lsl #2]
  40d54c:	ldp	x20, x19, [sp, #80]
  40d550:	ldp	x22, x21, [sp, #64]
  40d554:	ldp	x24, x23, [sp, #48]
  40d558:	ldp	x26, x25, [sp, #32]
  40d55c:	ldr	x27, [sp, #16]
  40d560:	ldp	x29, x30, [sp], #96
  40d564:	ret
  40d568:	bl	401da0 <abort@plt>
  40d56c:	b	40d570 <sqrt@plt+0xb6c0>
  40d570:	mov	x19, x0
  40d574:	mov	x0, x23
  40d578:	bl	411dac <_ZdlPv@@Base>
  40d57c:	mov	x0, x19
  40d580:	bl	401e00 <_Unwind_Resume@plt>
  40d584:	stp	x29, x30, [sp, #-48]!
  40d588:	str	x21, [sp, #16]
  40d58c:	stp	x20, x19, [sp, #32]
  40d590:	mov	x29, sp
  40d594:	ldrsw	x21, [x1]
  40d598:	mov	x19, x1
  40d59c:	mov	x20, x0
  40d5a0:	tbz	w21, #31, 40d5b4 <sqrt@plt+0xb704>
  40d5a4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d5a8:	add	x1, x1, #0x852
  40d5ac:	mov	w0, #0x224                 	// #548
  40d5b0:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d5b4:	ldr	w8, [x20, #72]
  40d5b8:	cmp	w21, w8
  40d5bc:	b.ge	40d5e0 <sqrt@plt+0xb730>  // b.tcont
  40d5c0:	ldr	x8, [x20, #64]
  40d5c4:	ldr	w8, [x8, x21, lsl #2]
  40d5c8:	tbnz	w8, #31, 40d5e0 <sqrt@plt+0xb730>
  40d5cc:	ldr	x9, [x20, #80]
  40d5d0:	mov	w10, #0x28                  	// #40
  40d5d4:	madd	x8, x8, x10, x9
  40d5d8:	ldr	w0, [x8, #4]
  40d5dc:	b	40d600 <sqrt@plt+0xb750>
  40d5e0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d5e4:	ldr	w8, [x8, #3472]
  40d5e8:	cbz	w8, 40d610 <sqrt@plt+0xb760>
  40d5ec:	mov	x0, x19
  40d5f0:	bl	40cd44 <sqrt@plt+0xae94>
  40d5f4:	tbz	w0, #31, 40d600 <sqrt@plt+0xb750>
  40d5f8:	ldr	w0, [x19, #4]
  40d5fc:	tbnz	w0, #31, 40d610 <sqrt@plt+0xb760>
  40d600:	ldp	x20, x19, [sp, #32]
  40d604:	ldr	x21, [sp, #16]
  40d608:	ldp	x29, x30, [sp], #48
  40d60c:	ret
  40d610:	bl	401da0 <abort@plt>
  40d614:	stp	x29, x30, [sp, #-48]!
  40d618:	str	x21, [sp, #16]
  40d61c:	stp	x20, x19, [sp, #32]
  40d620:	mov	x29, sp
  40d624:	ldrsw	x21, [x1]
  40d628:	mov	w19, w2
  40d62c:	mov	x20, x0
  40d630:	tbz	w21, #31, 40d644 <sqrt@plt+0xb794>
  40d634:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d638:	add	x1, x1, #0x852
  40d63c:	mov	w0, #0x19f                 	// #415
  40d640:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d644:	ldr	w8, [x20, #72]
  40d648:	cmp	w21, w8
  40d64c:	b.ge	40d690 <sqrt@plt+0xb7e0>  // b.tcont
  40d650:	ldr	x8, [x20, #64]
  40d654:	ldr	w8, [x8, x21, lsl #2]
  40d658:	tbnz	w8, #31, 40d690 <sqrt@plt+0xb7e0>
  40d65c:	ldr	x9, [x20, #80]
  40d660:	mov	w10, #0x28                  	// #40
  40d664:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d668:	ldr	w3, [x20, #56]
  40d66c:	madd	x8, x8, x10, x9
  40d670:	ldr	w0, [x8, #16]
  40d674:	ldr	w2, [x11, #3428]
  40d678:	cbz	w3, 40d6b0 <sqrt@plt+0xb800>
  40d67c:	mov	w1, w19
  40d680:	ldp	x20, x19, [sp, #32]
  40d684:	ldr	x21, [sp, #16]
  40d688:	ldp	x29, x30, [sp], #48
  40d68c:	b	40ee40 <sqrt@plt+0xcf90>
  40d690:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d694:	ldr	w8, [x8, #3472]
  40d698:	cbz	w8, 40d6cc <sqrt@plt+0xb81c>
  40d69c:	mov	w0, wzr
  40d6a0:	ldp	x20, x19, [sp, #32]
  40d6a4:	ldr	x21, [sp, #16]
  40d6a8:	ldp	x29, x30, [sp], #48
  40d6ac:	ret
  40d6b0:	cmp	w2, w19
  40d6b4:	b.eq	40d6a0 <sqrt@plt+0xb7f0>  // b.none
  40d6b8:	mov	w1, w19
  40d6bc:	ldp	x20, x19, [sp, #32]
  40d6c0:	ldr	x21, [sp, #16]
  40d6c4:	ldp	x29, x30, [sp], #48
  40d6c8:	b	40eee4 <sqrt@plt+0xd034>
  40d6cc:	bl	401da0 <abort@plt>
  40d6d0:	stp	x29, x30, [sp, #-48]!
  40d6d4:	str	x21, [sp, #16]
  40d6d8:	stp	x20, x19, [sp, #32]
  40d6dc:	mov	x29, sp
  40d6e0:	ldrsw	x21, [x1]
  40d6e4:	mov	w19, w2
  40d6e8:	mov	x20, x0
  40d6ec:	tbz	w21, #31, 40d700 <sqrt@plt+0xb850>
  40d6f0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d6f4:	add	x1, x1, #0x852
  40d6f8:	mov	w0, #0x1ae                 	// #430
  40d6fc:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d700:	ldr	w8, [x20, #72]
  40d704:	cmp	w21, w8
  40d708:	b.ge	40d74c <sqrt@plt+0xb89c>  // b.tcont
  40d70c:	ldr	x8, [x20, #64]
  40d710:	ldr	w8, [x8, x21, lsl #2]
  40d714:	tbnz	w8, #31, 40d74c <sqrt@plt+0xb89c>
  40d718:	ldr	x9, [x20, #80]
  40d71c:	mov	w10, #0x28                  	// #40
  40d720:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d724:	ldr	w3, [x20, #56]
  40d728:	madd	x8, x8, x10, x9
  40d72c:	ldr	w0, [x8, #24]
  40d730:	ldr	w2, [x11, #3428]
  40d734:	cbz	w3, 40d76c <sqrt@plt+0xb8bc>
  40d738:	mov	w1, w19
  40d73c:	ldp	x20, x19, [sp, #32]
  40d740:	ldr	x21, [sp, #16]
  40d744:	ldp	x29, x30, [sp], #48
  40d748:	b	40ee40 <sqrt@plt+0xcf90>
  40d74c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d750:	ldr	w8, [x8, #3472]
  40d754:	cbz	w8, 40d788 <sqrt@plt+0xb8d8>
  40d758:	mov	w0, wzr
  40d75c:	ldp	x20, x19, [sp, #32]
  40d760:	ldr	x21, [sp, #16]
  40d764:	ldp	x29, x30, [sp], #48
  40d768:	ret
  40d76c:	cmp	w2, w19
  40d770:	b.eq	40d75c <sqrt@plt+0xb8ac>  // b.none
  40d774:	mov	w1, w19
  40d778:	ldp	x20, x19, [sp, #32]
  40d77c:	ldr	x21, [sp, #16]
  40d780:	ldp	x29, x30, [sp], #48
  40d784:	b	40eee4 <sqrt@plt+0xd034>
  40d788:	bl	401da0 <abort@plt>
  40d78c:	stp	x29, x30, [sp, #-48]!
  40d790:	str	x21, [sp, #16]
  40d794:	stp	x20, x19, [sp, #32]
  40d798:	mov	x29, sp
  40d79c:	ldrsw	x21, [x1]
  40d7a0:	mov	w19, w2
  40d7a4:	mov	x20, x0
  40d7a8:	tbz	w21, #31, 40d7bc <sqrt@plt+0xb90c>
  40d7ac:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d7b0:	add	x1, x1, #0x852
  40d7b4:	mov	w0, #0x1bd                 	// #445
  40d7b8:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d7bc:	ldr	w8, [x20, #72]
  40d7c0:	cmp	w21, w8
  40d7c4:	b.ge	40d808 <sqrt@plt+0xb958>  // b.tcont
  40d7c8:	ldr	x8, [x20, #64]
  40d7cc:	ldr	w8, [x8, x21, lsl #2]
  40d7d0:	tbnz	w8, #31, 40d808 <sqrt@plt+0xb958>
  40d7d4:	ldr	x9, [x20, #80]
  40d7d8:	mov	w10, #0x28                  	// #40
  40d7dc:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d7e0:	ldr	w3, [x20, #56]
  40d7e4:	madd	x8, x8, x10, x9
  40d7e8:	ldr	w0, [x8, #20]
  40d7ec:	ldr	w2, [x11, #3428]
  40d7f0:	cbz	w3, 40d828 <sqrt@plt+0xb978>
  40d7f4:	mov	w1, w19
  40d7f8:	ldp	x20, x19, [sp, #32]
  40d7fc:	ldr	x21, [sp, #16]
  40d800:	ldp	x29, x30, [sp], #48
  40d804:	b	40ee40 <sqrt@plt+0xcf90>
  40d808:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d80c:	ldr	w8, [x8, #3472]
  40d810:	cbz	w8, 40d844 <sqrt@plt+0xb994>
  40d814:	mov	w0, wzr
  40d818:	ldp	x20, x19, [sp, #32]
  40d81c:	ldr	x21, [sp, #16]
  40d820:	ldp	x29, x30, [sp], #48
  40d824:	ret
  40d828:	cmp	w2, w19
  40d82c:	b.eq	40d818 <sqrt@plt+0xb968>  // b.none
  40d830:	mov	w1, w19
  40d834:	ldp	x20, x19, [sp, #32]
  40d838:	ldr	x21, [sp, #16]
  40d83c:	ldp	x29, x30, [sp], #48
  40d840:	b	40eee4 <sqrt@plt+0xd034>
  40d844:	bl	401da0 <abort@plt>
  40d848:	stp	x29, x30, [sp, #-48]!
  40d84c:	str	x21, [sp, #16]
  40d850:	stp	x20, x19, [sp, #32]
  40d854:	mov	x29, sp
  40d858:	ldrsw	x21, [x1]
  40d85c:	mov	w19, w2
  40d860:	mov	x20, x0
  40d864:	tbz	w21, #31, 40d878 <sqrt@plt+0xb9c8>
  40d868:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d86c:	add	x1, x1, #0x852
  40d870:	mov	w0, #0x1cc                 	// #460
  40d874:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d878:	ldr	w8, [x20, #72]
  40d87c:	cmp	w21, w8
  40d880:	b.ge	40d8c4 <sqrt@plt+0xba14>  // b.tcont
  40d884:	ldr	x8, [x20, #64]
  40d888:	ldr	w8, [x8, x21, lsl #2]
  40d88c:	tbnz	w8, #31, 40d8c4 <sqrt@plt+0xba14>
  40d890:	ldr	x9, [x20, #80]
  40d894:	mov	w10, #0x28                  	// #40
  40d898:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d89c:	ldr	w3, [x20, #56]
  40d8a0:	madd	x8, x8, x10, x9
  40d8a4:	ldr	w0, [x8, #28]
  40d8a8:	ldr	w2, [x11, #3428]
  40d8ac:	cbz	w3, 40d8e4 <sqrt@plt+0xba34>
  40d8b0:	mov	w1, w19
  40d8b4:	ldp	x20, x19, [sp, #32]
  40d8b8:	ldr	x21, [sp, #16]
  40d8bc:	ldp	x29, x30, [sp], #48
  40d8c0:	b	40ee40 <sqrt@plt+0xcf90>
  40d8c4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d8c8:	ldr	w8, [x8, #3472]
  40d8cc:	cbz	w8, 40d900 <sqrt@plt+0xba50>
  40d8d0:	mov	w0, wzr
  40d8d4:	ldp	x20, x19, [sp, #32]
  40d8d8:	ldr	x21, [sp, #16]
  40d8dc:	ldp	x29, x30, [sp], #48
  40d8e0:	ret
  40d8e4:	cmp	w2, w19
  40d8e8:	b.eq	40d8d4 <sqrt@plt+0xba24>  // b.none
  40d8ec:	mov	w1, w19
  40d8f0:	ldp	x20, x19, [sp, #32]
  40d8f4:	ldr	x21, [sp, #16]
  40d8f8:	ldp	x29, x30, [sp], #48
  40d8fc:	b	40eee4 <sqrt@plt+0xd034>
  40d900:	bl	401da0 <abort@plt>
  40d904:	stp	x29, x30, [sp, #-32]!
  40d908:	stp	x20, x19, [sp, #16]
  40d90c:	mov	x29, sp
  40d910:	mov	w20, w1
  40d914:	mov	x19, x0
  40d918:	tbz	w1, #31, 40d92c <sqrt@plt+0xba7c>
  40d91c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40d920:	add	x1, x1, #0x852
  40d924:	mov	w0, #0x1da                 	// #474
  40d928:	bl	40b8ec <sqrt@plt+0x9a3c>
  40d92c:	cmp	w20, #0x3e8
  40d930:	csel	w8, wzr, w20, eq  // eq = none
  40d934:	str	w8, [x19, #56]
  40d938:	ldp	x20, x19, [sp, #16]
  40d93c:	ldp	x29, x30, [sp], #32
  40d940:	ret
  40d944:	ldr	w0, [x0, #56]
  40d948:	ret
  40d94c:	mov	x8, x0
  40d950:	ldr	w3, [x8, #56]
  40d954:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40d958:	ldr	w0, [x0, #24]
  40d95c:	ldr	w2, [x8, #3428]
  40d960:	cbz	w3, 40d968 <sqrt@plt+0xbab8>
  40d964:	b	40ee40 <sqrt@plt+0xcf90>
  40d968:	cmp	w2, w1
  40d96c:	b.ne	40d974 <sqrt@plt+0xbac4>  // b.any
  40d970:	ret
  40d974:	b	40eee4 <sqrt@plt+0xd034>
  40d978:	stp	x1, x2, [x0]
  40d97c:	str	w3, [x0, #16]
  40d980:	str	x4, [x0, #24]
  40d984:	ret
  40d988:	stp	x29, x30, [sp, #-64]!
  40d98c:	str	x23, [sp, #16]
  40d990:	stp	x22, x21, [sp, #32]
  40d994:	stp	x20, x19, [sp, #48]
  40d998:	mov	x29, sp
  40d99c:	ldr	x22, [x0, #16]
  40d9a0:	mov	w19, w3
  40d9a4:	mov	x20, x2
  40d9a8:	mov	x21, x1
  40d9ac:	cbnz	x22, 40d9dc <sqrt@plt+0xbb2c>
  40d9b0:	mov	x23, x0
  40d9b4:	mov	w0, #0xfb8                 	// #4024
  40d9b8:	bl	401a00 <_Znam@plt>
  40d9bc:	mov	x22, x0
  40d9c0:	mov	x8, xzr
  40d9c4:	str	x0, [x23, #16]
  40d9c8:	str	xzr, [x22, x8]
  40d9cc:	ldr	x22, [x23, #16]
  40d9d0:	add	x8, x8, #0x8
  40d9d4:	cmp	x8, #0xfb8
  40d9d8:	b.ne	40d9c8 <sqrt@plt+0xbb18>  // b.any
  40d9dc:	ldr	w8, [x21]
  40d9e0:	ldr	w9, [x20]
  40d9e4:	mov	w10, #0x4e61                	// #20065
  40d9e8:	movk	w10, #0x824a, lsl #16
  40d9ec:	mov	w0, #0x20                  	// #32
  40d9f0:	add	w8, w9, w8, lsl #10
  40d9f4:	smull	x9, w8, w10
  40d9f8:	lsr	x9, x9, #32
  40d9fc:	add	w9, w9, w8
  40da00:	asr	w10, w9, #8
  40da04:	add	w9, w10, w9, lsr #31
  40da08:	mov	w10, #0x1f7                 	// #503
  40da0c:	msub	w8, w9, w10, w8
  40da10:	cmp	w8, #0x0
  40da14:	cneg	w23, w8, mi  // mi = first
  40da18:	bl	411d08 <_Znwm@@Base>
  40da1c:	ldr	x8, [x22, w23, uxtw #3]
  40da20:	stp	x21, x20, [x0]
  40da24:	str	w19, [x0, #16]
  40da28:	str	x8, [x0, #24]
  40da2c:	str	x0, [x22, w23, uxtw #3]
  40da30:	ldp	x20, x19, [sp, #48]
  40da34:	ldp	x22, x21, [sp, #32]
  40da38:	ldr	x23, [sp, #16]
  40da3c:	ldp	x29, x30, [sp], #64
  40da40:	ret
  40da44:	ldr	x8, [x0, #16]
  40da48:	cbz	x8, 40daac <sqrt@plt+0xbbfc>
  40da4c:	ldr	w9, [x1]
  40da50:	ldr	w10, [x2]
  40da54:	mov	w11, #0x4e61                	// #20065
  40da58:	movk	w11, #0x824a, lsl #16
  40da5c:	add	w9, w10, w9, lsl #10
  40da60:	smull	x10, w9, w11
  40da64:	lsr	x10, x10, #32
  40da68:	add	w10, w10, w9
  40da6c:	asr	w11, w10, #8
  40da70:	add	w10, w11, w10, lsr #31
  40da74:	mov	w11, #0x1f7                 	// #503
  40da78:	msub	w9, w10, w11, w9
  40da7c:	cmp	w9, #0x0
  40da80:	cneg	w9, w9, mi  // mi = first
  40da84:	ldr	x8, [x8, w9, uxtw #3]
  40da88:	cbz	x8, 40daac <sqrt@plt+0xbbfc>
  40da8c:	ldr	x9, [x8]
  40da90:	cmp	x9, x1
  40da94:	b.ne	40daa4 <sqrt@plt+0xbbf4>  // b.any
  40da98:	ldr	x9, [x8, #8]
  40da9c:	cmp	x9, x2
  40daa0:	b.eq	40dab4 <sqrt@plt+0xbc04>  // b.none
  40daa4:	ldr	x8, [x8, #24]
  40daa8:	cbnz	x8, 40da8c <sqrt@plt+0xbbdc>
  40daac:	mov	w0, w8
  40dab0:	ret
  40dab4:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40dab8:	ldr	w8, [x8, #16]
  40dabc:	ldr	w9, [x0, #56]
  40dac0:	ldr	w2, [x10, #3428]
  40dac4:	cbz	w9, 40dad8 <sqrt@plt+0xbc28>
  40dac8:	mov	w0, w8
  40dacc:	mov	w1, w3
  40dad0:	mov	w3, w9
  40dad4:	b	40ee40 <sqrt@plt+0xcf90>
  40dad8:	cmp	w2, w3
  40dadc:	b.eq	40daac <sqrt@plt+0xbbfc>  // b.none
  40dae0:	mov	w0, w8
  40dae4:	mov	w1, w3
  40dae8:	b	40eee4 <sqrt@plt+0xd034>
  40daec:	ldr	w8, [x0, #8]
  40daf0:	and	w0, w8, w1
  40daf4:	ret
  40daf8:	stp	x29, x30, [sp, #-32]!
  40dafc:	stp	x20, x19, [sp, #16]
  40db00:	mov	x29, sp
  40db04:	ldrsw	x20, [x1]
  40db08:	mov	x19, x0
  40db0c:	tbz	w20, #31, 40db20 <sqrt@plt+0xbc70>
  40db10:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40db14:	add	x1, x1, #0x852
  40db18:	mov	w0, #0x215                 	// #533
  40db1c:	bl	40b8ec <sqrt@plt+0x9a3c>
  40db20:	ldr	w8, [x19, #72]
  40db24:	cmp	w20, w8
  40db28:	b.ge	40db4c <sqrt@plt+0xbc9c>  // b.tcont
  40db2c:	ldr	x8, [x19, #64]
  40db30:	ldr	w8, [x8, x20, lsl #2]
  40db34:	tbnz	w8, #31, 40db4c <sqrt@plt+0xbc9c>
  40db38:	ldr	x9, [x19, #80]
  40db3c:	mov	w10, #0x28                  	// #40
  40db40:	mul	x8, x8, x10
  40db44:	ldrb	w0, [x9, x8]
  40db48:	b	40db5c <sqrt@plt+0xbcac>
  40db4c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40db50:	ldr	w8, [x8, #3472]
  40db54:	cbz	w8, 40db68 <sqrt@plt+0xbcb8>
  40db58:	mov	w0, wzr
  40db5c:	ldp	x20, x19, [sp, #16]
  40db60:	ldp	x29, x30, [sp], #32
  40db64:	ret
  40db68:	bl	401da0 <abort@plt>
  40db6c:	ldr	x0, [x0, #32]
  40db70:	ret
  40db74:	ldr	x0, [x0, #40]
  40db78:	ret
  40db7c:	stp	x29, x30, [sp, #-32]!
  40db80:	stp	x20, x19, [sp, #16]
  40db84:	mov	x29, sp
  40db88:	ldrsw	x20, [x1]
  40db8c:	mov	x19, x0
  40db90:	tbz	w20, #31, 40dba4 <sqrt@plt+0xbcf4>
  40db94:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40db98:	add	x1, x1, #0x852
  40db9c:	mov	w0, #0x245                 	// #581
  40dba0:	bl	40b8ec <sqrt@plt+0x9a3c>
  40dba4:	ldr	w8, [x19, #72]
  40dba8:	cmp	w20, w8
  40dbac:	b.ge	40dbd0 <sqrt@plt+0xbd20>  // b.tcont
  40dbb0:	ldr	x8, [x19, #64]
  40dbb4:	ldr	w8, [x8, x20, lsl #2]
  40dbb8:	tbnz	w8, #31, 40dbd0 <sqrt@plt+0xbd20>
  40dbbc:	ldr	x9, [x19, #80]
  40dbc0:	mov	w10, #0x28                  	// #40
  40dbc4:	madd	x8, x8, x10, x9
  40dbc8:	ldr	x0, [x8, #32]
  40dbcc:	b	40dbe0 <sqrt@plt+0xbd30>
  40dbd0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40dbd4:	ldr	w8, [x8, #3472]
  40dbd8:	cbz	w8, 40dbec <sqrt@plt+0xbd3c>
  40dbdc:	mov	x0, xzr
  40dbe0:	ldp	x20, x19, [sp, #16]
  40dbe4:	ldp	x29, x30, [sp], #32
  40dbe8:	ret
  40dbec:	bl	401da0 <abort@plt>
  40dbf0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40dbf4:	ldr	x0, [x8, #3480]
  40dbf8:	ret
  40dbfc:	stp	x29, x30, [sp, #-64]!
  40dc00:	stp	x24, x23, [sp, #16]
  40dc04:	stp	x22, x21, [sp, #32]
  40dc08:	stp	x20, x19, [sp, #48]
  40dc0c:	mov	x29, sp
  40dc10:	ldrsw	x22, [x0, #72]
  40dc14:	mov	x19, x0
  40dc18:	cbz	w22, 40dc94 <sqrt@plt+0xbde4>
  40dc1c:	lsl	w8, w22, #1
  40dc20:	add	w9, w1, #0xa
  40dc24:	cmp	w8, w1
  40dc28:	csel	w24, w8, w9, gt
  40dc2c:	ldr	x20, [x19, #64]
  40dc30:	sxtw	x23, w24
  40dc34:	sbfiz	x8, x24, #2, #32
  40dc38:	cmp	xzr, x23, lsr #62
  40dc3c:	csinv	x0, x8, xzr, eq  // eq = none
  40dc40:	str	w24, [x19, #72]
  40dc44:	bl	401a00 <_Znam@plt>
  40dc48:	lsl	x2, x22, #2
  40dc4c:	mov	x1, x20
  40dc50:	mov	x21, x0
  40dc54:	str	x0, [x19, #64]
  40dc58:	bl	401a20 <memcpy@plt>
  40dc5c:	cmp	w22, w24
  40dc60:	b.ge	40dc78 <sqrt@plt+0xbdc8>  // b.tcont
  40dc64:	mov	w8, #0xffffffff            	// #-1
  40dc68:	str	w8, [x21, x22, lsl #2]
  40dc6c:	add	x22, x22, #0x1
  40dc70:	cmp	x22, x23
  40dc74:	b.lt	40dc68 <sqrt@plt+0xbdb8>  // b.tstop
  40dc78:	cbz	x20, 40dce0 <sqrt@plt+0xbe30>
  40dc7c:	mov	x0, x20
  40dc80:	ldp	x20, x19, [sp, #48]
  40dc84:	ldp	x22, x21, [sp, #32]
  40dc88:	ldp	x24, x23, [sp, #16]
  40dc8c:	ldp	x29, x30, [sp], #64
  40dc90:	b	401d00 <_ZdaPv@plt>
  40dc94:	add	w8, w1, #0xa
  40dc98:	cmp	w1, #0x80
  40dc9c:	mov	w9, #0x80                  	// #128
  40dca0:	csel	w21, w9, w8, lt  // lt = tstop
  40dca4:	sxtw	x20, w21
  40dca8:	sbfiz	x8, x21, #2, #32
  40dcac:	cmp	xzr, x20, lsr #62
  40dcb0:	csinv	x0, x8, xzr, eq  // eq = none
  40dcb4:	str	w21, [x19, #72]
  40dcb8:	bl	401a00 <_Znam@plt>
  40dcbc:	cmp	w21, #0x1
  40dcc0:	str	x0, [x19, #64]
  40dcc4:	b.lt	40dce0 <sqrt@plt+0xbe30>  // b.tstop
  40dcc8:	mov	x8, xzr
  40dccc:	mov	w9, #0xffffffff            	// #-1
  40dcd0:	str	w9, [x0, x8, lsl #2]
  40dcd4:	add	x8, x8, #0x1
  40dcd8:	cmp	x8, x20
  40dcdc:	b.lt	40dcd0 <sqrt@plt+0xbe20>  // b.tstop
  40dce0:	ldp	x20, x19, [sp, #48]
  40dce4:	ldp	x22, x21, [sp, #32]
  40dce8:	ldp	x24, x23, [sp, #16]
  40dcec:	ldp	x29, x30, [sp], #64
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-48]!
  40dcf8:	str	x21, [sp, #16]
  40dcfc:	stp	x20, x19, [sp, #32]
  40dd00:	mov	x29, sp
  40dd04:	ldr	x20, [x0, #80]
  40dd08:	mov	x19, x0
  40dd0c:	cbz	x20, 40dd5c <sqrt@plt+0xbeac>
  40dd10:	ldrsw	x8, [x19, #92]
  40dd14:	mov	w9, #0x28                  	// #40
  40dd18:	lsl	x10, x8, #1
  40dd1c:	add	x21, x8, x8, lsl #2
  40dd20:	umulh	x8, x10, x9
  40dd24:	lsl	x9, x21, #4
  40dd28:	cmp	xzr, x8
  40dd2c:	csinv	x0, x9, xzr, eq  // eq = none
  40dd30:	str	w10, [x19, #92]
  40dd34:	bl	401a00 <_Znam@plt>
  40dd38:	lsl	x2, x21, #3
  40dd3c:	mov	x1, x20
  40dd40:	str	x0, [x19, #80]
  40dd44:	bl	401a20 <memcpy@plt>
  40dd48:	mov	x0, x20
  40dd4c:	ldp	x20, x19, [sp, #32]
  40dd50:	ldr	x21, [sp, #16]
  40dd54:	ldp	x29, x30, [sp], #48
  40dd58:	b	401d00 <_ZdaPv@plt>
  40dd5c:	mov	w8, #0x10                  	// #16
  40dd60:	mov	w0, #0x280                 	// #640
  40dd64:	str	w8, [x19, #92]
  40dd68:	bl	401a00 <_Znam@plt>
  40dd6c:	str	x0, [x19, #80]
  40dd70:	ldp	x20, x19, [sp, #32]
  40dd74:	ldr	x21, [sp, #16]
  40dd78:	ldp	x29, x30, [sp], #48
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-48]!
  40dd84:	stp	x22, x21, [sp, #16]
  40dd88:	stp	x20, x19, [sp, #32]
  40dd8c:	mov	x29, sp
  40dd90:	ldrsw	x8, [x0, #72]
  40dd94:	mov	x19, x0
  40dd98:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40dd9c:	lsl	x12, x8, #32
  40dda0:	mov	x11, x8
  40dda4:	mov	x22, x11
  40dda8:	subs	x11, x11, #0x1
  40ddac:	mov	x9, x12
  40ddb0:	b.lt	40ddc8 <sqrt@plt+0xbf18>  // b.tstop
  40ddb4:	ldr	x12, [x19, #64]
  40ddb8:	add	x12, x12, x22, lsl #2
  40ddbc:	ldur	w13, [x12, #-4]
  40ddc0:	add	x12, x9, x10
  40ddc4:	tbnz	w13, #31, 40dda4 <sqrt@plt+0xbef4>
  40ddc8:	cmp	w8, w22
  40ddcc:	b.le	40de08 <sqrt@plt+0xbf58>
  40ddd0:	ldr	x20, [x19, #64]
  40ddd4:	asr	x8, x9, #32
  40ddd8:	cmp	xzr, x8, lsr #62
  40dddc:	asr	x21, x9, #30
  40dde0:	csinv	x0, x21, xzr, eq  // eq = none
  40dde4:	bl	401a00 <_Znam@plt>
  40dde8:	mov	x1, x20
  40ddec:	mov	x2, x21
  40ddf0:	str	x0, [x19, #64]
  40ddf4:	bl	401a20 <memcpy@plt>
  40ddf8:	cbz	x20, 40de04 <sqrt@plt+0xbf54>
  40ddfc:	mov	x0, x20
  40de00:	bl	401d00 <_ZdaPv@plt>
  40de04:	str	w22, [x19, #72]
  40de08:	ldp	w22, w8, [x19, #88]
  40de0c:	cmp	w22, w8
  40de10:	b.ge	40de5c <sqrt@plt+0xbfac>  // b.tcont
  40de14:	sxtw	x8, w22
  40de18:	mov	w9, #0x28                  	// #40
  40de1c:	ldr	x20, [x19, #80]
  40de20:	umulh	x9, x8, x9
  40de24:	add	x8, x8, x8, lsl #2
  40de28:	lsl	x21, x8, #3
  40de2c:	cmp	xzr, x9
  40de30:	csinv	x0, x21, xzr, eq  // eq = none
  40de34:	bl	401a00 <_Znam@plt>
  40de38:	mov	x1, x20
  40de3c:	mov	x2, x21
  40de40:	str	x0, [x19, #80]
  40de44:	bl	401a20 <memcpy@plt>
  40de48:	cbz	x20, 40de58 <sqrt@plt+0xbfa8>
  40de4c:	mov	x0, x20
  40de50:	bl	401d00 <_ZdaPv@plt>
  40de54:	ldr	w22, [x19, #88]
  40de58:	str	w22, [x19, #92]
  40de5c:	ldp	x20, x19, [sp, #32]
  40de60:	ldp	x22, x21, [sp, #16]
  40de64:	ldp	x29, x30, [sp], #48
  40de68:	ret
  40de6c:	stp	x29, x30, [sp, #-48]!
  40de70:	str	x21, [sp, #16]
  40de74:	stp	x20, x19, [sp, #32]
  40de78:	mov	x29, sp
  40de7c:	ldrsw	x21, [x1]
  40de80:	mov	x19, x2
  40de84:	mov	x20, x0
  40de88:	tbz	w21, #31, 40de9c <sqrt@plt+0xbfec>
  40de8c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40de90:	add	x1, x1, #0x852
  40de94:	mov	w0, #0x296                 	// #662
  40de98:	bl	40b8ec <sqrt@plt+0x9a3c>
  40de9c:	ldr	w8, [x20, #72]
  40dea0:	cmp	w21, w8
  40dea4:	b.lt	40deb8 <sqrt@plt+0xc008>  // b.tstop
  40dea8:	mov	x0, x20
  40deac:	mov	w1, w21
  40deb0:	bl	40dbfc <sqrt@plt+0xbd4c>
  40deb4:	ldr	w8, [x20, #72]
  40deb8:	cmp	w21, w8
  40debc:	b.lt	40ded0 <sqrt@plt+0xc020>  // b.tstop
  40dec0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40dec4:	add	x1, x1, #0x852
  40dec8:	mov	w0, #0x299                 	// #665
  40decc:	bl	40b8ec <sqrt@plt+0x9a3c>
  40ded0:	ldp	w8, w9, [x20, #88]
  40ded4:	add	w10, w8, #0x1
  40ded8:	cmp	w10, w9
  40dedc:	b.lt	40def0 <sqrt@plt+0xc040>  // b.tstop
  40dee0:	mov	x0, x20
  40dee4:	bl	40dcf4 <sqrt@plt+0xbe44>
  40dee8:	ldp	w8, w9, [x20, #88]
  40deec:	add	w10, w8, #0x1
  40def0:	cmp	w10, w9
  40def4:	b.lt	40df0c <sqrt@plt+0xc05c>  // b.tstop
  40def8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40defc:	add	x1, x1, #0x852
  40df00:	mov	w0, #0x29c                 	// #668
  40df04:	bl	40b8ec <sqrt@plt+0x9a3c>
  40df08:	ldr	w8, [x20, #88]
  40df0c:	ldr	x9, [x20, #64]
  40df10:	mov	w11, #0x28                  	// #40
  40df14:	str	w8, [x9, x21, lsl #2]
  40df18:	ldrsw	x8, [x20, #88]
  40df1c:	ldr	x9, [x20, #80]
  40df20:	add	w10, w8, #0x1
  40df24:	str	w10, [x20, #88]
  40df28:	ldr	x10, [x19, #32]
  40df2c:	ldp	q0, q1, [x19]
  40df30:	madd	x8, x8, x11, x9
  40df34:	str	x10, [x8, #32]
  40df38:	stp	q0, q1, [x8]
  40df3c:	ldp	x20, x19, [sp, #32]
  40df40:	ldr	x21, [sp, #16]
  40df44:	ldp	x29, x30, [sp], #48
  40df48:	ret
  40df4c:	stp	x29, x30, [sp, #-48]!
  40df50:	str	x21, [sp, #16]
  40df54:	stp	x20, x19, [sp, #32]
  40df58:	mov	x29, sp
  40df5c:	ldrsw	x19, [x1]
  40df60:	ldrsw	x21, [x2]
  40df64:	mov	x20, x0
  40df68:	orr	w8, w21, w19
  40df6c:	tbnz	w8, #31, 40df7c <sqrt@plt+0xc0cc>
  40df70:	ldr	w8, [x20, #72]
  40df74:	cmp	w21, w8
  40df78:	b.lt	40df90 <sqrt@plt+0xc0e0>  // b.tstop
  40df7c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40df80:	add	x1, x1, #0x852
  40df84:	mov	w0, #0x2a5                 	// #677
  40df88:	bl	40b8ec <sqrt@plt+0x9a3c>
  40df8c:	ldr	w8, [x20, #72]
  40df90:	cmp	w19, w8
  40df94:	b.lt	40dfa4 <sqrt@plt+0xc0f4>  // b.tstop
  40df98:	mov	x0, x20
  40df9c:	mov	w1, w19
  40dfa0:	bl	40dbfc <sqrt@plt+0xbd4c>
  40dfa4:	ldr	x8, [x20, #64]
  40dfa8:	ldr	w9, [x8, x21, lsl #2]
  40dfac:	ldr	x21, [sp, #16]
  40dfb0:	str	w9, [x8, x19, lsl #2]
  40dfb4:	ldp	x20, x19, [sp, #32]
  40dfb8:	ldp	x29, x30, [sp], #48
  40dfbc:	ret
  40dfc0:	stp	x29, x30, [sp, #-48]!
  40dfc4:	stp	x22, x21, [sp, #16]
  40dfc8:	stp	x20, x19, [sp, #32]
  40dfcc:	mov	x29, sp
  40dfd0:	mov	x22, x0
  40dfd4:	mov	w0, #0x68                  	// #104
  40dfd8:	mov	w20, w2
  40dfdc:	mov	x21, x1
  40dfe0:	bl	411d08 <_Znwm@@Base>
  40dfe4:	mov	x19, x0
  40dfe8:	mov	x1, x22
  40dfec:	bl	40ce7c <sqrt@plt+0xafcc>
  40dff0:	mov	x0, x19
  40dff4:	mov	x1, x21
  40dff8:	mov	w2, w20
  40dffc:	bl	40e040 <sqrt@plt+0xc190>
  40e000:	cbnz	w0, 40e018 <sqrt@plt+0xc168>
  40e004:	ldr	x8, [x19]
  40e008:	mov	x0, x19
  40e00c:	ldr	x8, [x8, #8]
  40e010:	blr	x8
  40e014:	mov	x19, xzr
  40e018:	mov	x0, x19
  40e01c:	ldp	x20, x19, [sp, #32]
  40e020:	ldp	x22, x21, [sp, #16]
  40e024:	ldp	x29, x30, [sp], #48
  40e028:	ret
  40e02c:	mov	x20, x0
  40e030:	mov	x0, x19
  40e034:	bl	411dac <_ZdlPv@@Base>
  40e038:	mov	x0, x20
  40e03c:	bl	401e00 <_Unwind_Resume@plt>
  40e040:	sub	sp, sp, #0x130
  40e044:	stp	d9, d8, [sp, #192]
  40e048:	stp	x29, x30, [sp, #208]
  40e04c:	stp	x28, x27, [sp, #224]
  40e050:	stp	x26, x25, [sp, #240]
  40e054:	stp	x24, x23, [sp, #256]
  40e058:	stp	x22, x21, [sp, #272]
  40e05c:	stp	x20, x19, [sp, #288]
  40e060:	add	x29, sp, #0xc0
  40e064:	ldr	x21, [x0, #32]
  40e068:	mov	x20, x1
  40e06c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e070:	mov	x19, x0
  40e074:	add	x1, x1, #0x88c
  40e078:	mov	x0, x21
  40e07c:	mov	w24, w2
  40e080:	bl	401d40 <strcmp@plt>
  40e084:	cbz	w0, 40e374 <sqrt@plt+0xc4c4>
  40e088:	sub	x1, x29, #0x10
  40e08c:	mov	x0, x21
  40e090:	bl	40fb44 <sqrt@plt+0xdc94>
  40e094:	cbz	x0, 40e394 <sqrt@plt+0xc4e4>
  40e098:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40e09c:	adrp	x10, 415000 <_ZdlPvm@@Base+0x3248>
  40e0a0:	ldur	x8, [x29, #-16]
  40e0a4:	ldr	d8, [x9, #2080]
  40e0a8:	ldr	d9, [x10, #2088]
  40e0ac:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1248>
  40e0b0:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3248>
  40e0b4:	adrp	x23, 415000 <_ZdlPvm@@Base+0x3248>
  40e0b8:	adrp	x25, 415000 <_ZdlPvm@@Base+0x3248>
  40e0bc:	adrp	x27, 414000 <_ZdlPvm@@Base+0x2248>
  40e0c0:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3248>
  40e0c4:	mov	w11, w24
  40e0c8:	adrp	x24, 415000 <_ZdlPvm@@Base+0x3248>
  40e0cc:	adrp	x28, 415000 <_ZdlPvm@@Base+0x3248>
  40e0d0:	mov	w12, #0x1                   	// #1
  40e0d4:	add	x21, x21, #0xefc
  40e0d8:	add	x22, x22, #0x8b1
  40e0dc:	add	x23, x23, #0x8d0
  40e0e0:	add	x25, x25, #0x901
  40e0e4:	add	x27, x27, #0x628
  40e0e8:	add	x20, x20, #0x6ec
  40e0ec:	add	x24, x24, #0x937
  40e0f0:	add	x28, x28, #0x93b
  40e0f4:	stur	xzr, [x29, #-40]
  40e0f8:	stur	xzr, [x29, #-24]
  40e0fc:	stp	w12, w11, [x29, #-32]
  40e100:	str	w11, [sp, #44]
  40e104:	stp	x0, x8, [x29, #-56]
  40e108:	sub	x0, x29, #0x38
  40e10c:	bl	40cb64 <sqrt@plt+0xacb4>
  40e110:	cbz	w0, 40e77c <sqrt@plt+0xc8cc>
  40e114:	ldur	x0, [x29, #-24]
  40e118:	mov	x1, x21
  40e11c:	bl	401b70 <strtok@plt>
  40e120:	mov	x1, x22
  40e124:	mov	x26, x0
  40e128:	bl	401d40 <strcmp@plt>
  40e12c:	cbz	w0, 40e108 <sqrt@plt+0xc258>
  40e130:	mov	x0, x26
  40e134:	mov	x1, x23
  40e138:	bl	401d40 <strcmp@plt>
  40e13c:	cbz	w0, 40e1ec <sqrt@plt+0xc33c>
  40e140:	mov	x0, x26
  40e144:	mov	x1, x25
  40e148:	bl	401d40 <strcmp@plt>
  40e14c:	cbz	w0, 40e228 <sqrt@plt+0xc378>
  40e150:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e154:	mov	x0, x26
  40e158:	add	x1, x1, #0x92c
  40e15c:	bl	401d40 <strcmp@plt>
  40e160:	cbz	w0, 40e274 <sqrt@plt+0xc3c4>
  40e164:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e168:	mov	x0, x26
  40e16c:	add	x1, x1, #0x959
  40e170:	bl	401d40 <strcmp@plt>
  40e174:	cbz	w0, 40e338 <sqrt@plt+0xc488>
  40e178:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e17c:	mov	x0, x26
  40e180:	add	x1, x1, #0xd1d
  40e184:	bl	401d40 <strcmp@plt>
  40e188:	cbz	w0, 40e368 <sqrt@plt+0xc4b8>
  40e18c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e190:	mov	x0, x26
  40e194:	add	x1, x1, #0x98f
  40e198:	bl	401d40 <strcmp@plt>
  40e19c:	cbz	w0, 40e444 <sqrt@plt+0xc594>
  40e1a0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e1a4:	mov	x0, x26
  40e1a8:	add	x1, x1, #0x999
  40e1ac:	bl	401d40 <strcmp@plt>
  40e1b0:	cbz	w0, 40e444 <sqrt@plt+0xc594>
  40e1b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40e1b8:	mov	x0, xzr
  40e1bc:	add	x1, x1, #0xf0a
  40e1c0:	bl	401b70 <strtok@plt>
  40e1c4:	bl	40edd4 <sqrt@plt+0xcf24>
  40e1c8:	ldr	x8, [x19]
  40e1cc:	ldur	x3, [x29, #-48]
  40e1d0:	ldur	w4, [x29, #-40]
  40e1d4:	mov	x2, x0
  40e1d8:	ldr	x8, [x8, #16]
  40e1dc:	mov	x0, x19
  40e1e0:	mov	x1, x26
  40e1e4:	blr	x8
  40e1e8:	b	40e108 <sqrt@plt+0xc258>
  40e1ec:	mov	x0, xzr
  40e1f0:	mov	x1, x21
  40e1f4:	bl	401b70 <strtok@plt>
  40e1f8:	cbz	x0, 40e3d8 <sqrt@plt+0xc528>
  40e1fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e200:	add	x2, sp, #0x60
  40e204:	add	x1, x1, #0xa3c
  40e208:	bl	401ca0 <__isoc99_sscanf@plt>
  40e20c:	cmp	w0, #0x1
  40e210:	b.ne	40e3d8 <sqrt@plt+0xc528>  // b.any
  40e214:	ldr	w8, [sp, #96]
  40e218:	cmp	w8, #0x0
  40e21c:	b.le	40e3d8 <sqrt@plt+0xc528>
  40e220:	str	w8, [x19, #24]
  40e224:	b	40e108 <sqrt@plt+0xc258>
  40e228:	mov	x0, xzr
  40e22c:	mov	x1, x21
  40e230:	bl	401b70 <strtok@plt>
  40e234:	mov	x26, x0
  40e238:	cbz	x0, 40e408 <sqrt@plt+0xc558>
  40e23c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e240:	add	x2, sp, #0x50
  40e244:	mov	x0, x26
  40e248:	add	x1, x1, #0x907
  40e24c:	bl	401ca0 <__isoc99_sscanf@plt>
  40e250:	ldr	d0, [sp, #80]
  40e254:	fcmp	d0, d8
  40e258:	b.ls	40e408 <sqrt@plt+0xc558>  // b.plast
  40e25c:	cmp	w0, #0x1
  40e260:	b.ne	40e408 <sqrt@plt+0xc558>  // b.any
  40e264:	fcmp	d0, d9
  40e268:	b.ge	40e408 <sqrt@plt+0xc558>  // b.tcont
  40e26c:	str	d0, [x19, #48]
  40e270:	b	40e108 <sqrt@plt+0xc258>
  40e274:	mov	x0, xzr
  40e278:	mov	x1, x21
  40e27c:	bl	401b70 <strtok@plt>
  40e280:	cbz	x0, 40e108 <sqrt@plt+0xc258>
  40e284:	mov	x26, x0
  40e288:	mov	x0, x26
  40e28c:	mov	x1, x27
  40e290:	bl	401d40 <strcmp@plt>
  40e294:	cbz	w0, 40e108 <sqrt@plt+0xc258>
  40e298:	mov	x0, x26
  40e29c:	mov	x1, x20
  40e2a0:	bl	401d40 <strcmp@plt>
  40e2a4:	cbz	w0, 40e2f8 <sqrt@plt+0xc448>
  40e2a8:	mov	x0, x26
  40e2ac:	mov	x1, x24
  40e2b0:	bl	401d40 <strcmp@plt>
  40e2b4:	cbz	w0, 40e300 <sqrt@plt+0xc450>
  40e2b8:	mov	x0, x26
  40e2bc:	mov	x1, x28
  40e2c0:	bl	401d40 <strcmp@plt>
  40e2c4:	cbz	w0, 40e308 <sqrt@plt+0xc458>
  40e2c8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e2cc:	mov	x0, x26
  40e2d0:	add	x1, x1, #0x936
  40e2d4:	bl	401d40 <strcmp@plt>
  40e2d8:	cbz	w0, 40e310 <sqrt@plt+0xc460>
  40e2dc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e2e0:	mov	x0, x26
  40e2e4:	add	x1, x1, #0x93a
  40e2e8:	bl	401d40 <strcmp@plt>
  40e2ec:	cbnz	w0, 40e82c <sqrt@plt+0xc97c>
  40e2f0:	mov	w8, #0x10                  	// #16
  40e2f4:	b	40e314 <sqrt@plt+0xc464>
  40e2f8:	mov	w8, #0x1                   	// #1
  40e2fc:	b	40e314 <sqrt@plt+0xc464>
  40e300:	mov	w8, #0x2                   	// #2
  40e304:	b	40e314 <sqrt@plt+0xc464>
  40e308:	mov	w8, #0x4                   	// #4
  40e30c:	b	40e314 <sqrt@plt+0xc464>
  40e310:	mov	w8, #0x8                   	// #8
  40e314:	ldr	w9, [x19, #8]
  40e318:	mov	x0, xzr
  40e31c:	mov	x1, x21
  40e320:	orr	w8, w9, w8
  40e324:	str	w8, [x19, #8]
  40e328:	bl	401b70 <strtok@plt>
  40e32c:	mov	x26, x0
  40e330:	cbnz	x0, 40e288 <sqrt@plt+0xc3d8>
  40e334:	b	40e108 <sqrt@plt+0xc258>
  40e338:	mov	x0, xzr
  40e33c:	mov	x1, x21
  40e340:	bl	401b70 <strtok@plt>
  40e344:	cbz	x0, 40e878 <sqrt@plt+0xc9c8>
  40e348:	mov	x26, x0
  40e34c:	bl	401a60 <strlen@plt>
  40e350:	add	x0, x0, #0x1
  40e354:	bl	401a00 <_Znam@plt>
  40e358:	mov	x1, x26
  40e35c:	str	x0, [x19, #40]
  40e360:	bl	401b60 <strcpy@plt>
  40e364:	b	40e108 <sqrt@plt+0xc258>
  40e368:	mov	w8, #0x1                   	// #1
  40e36c:	str	w8, [x19, #28]
  40e370:	b	40e108 <sqrt@plt+0xc258>
  40e374:	cbnz	x20, 40e398 <sqrt@plt+0xc4e8>
  40e378:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e37c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40e380:	add	x1, x1, #0xd38
  40e384:	add	x0, x0, #0x891
  40e388:	mov	x2, x1
  40e38c:	mov	x3, x1
  40e390:	b	40e3cc <sqrt@plt+0xc51c>
  40e394:	cbz	x20, 40e3a8 <sqrt@plt+0xc4f8>
  40e398:	mov	w19, wzr
  40e39c:	mov	w8, #0x1                   	// #1
  40e3a0:	str	w8, [x20]
  40e3a4:	b	40eb58 <sqrt@plt+0xcca8>
  40e3a8:	ldr	x1, [x19, #32]
  40e3ac:	sub	x0, x29, #0x38
  40e3b0:	bl	40c630 <sqrt@plt+0xa780>
  40e3b4:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e3b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40e3bc:	add	x2, x2, #0xd38
  40e3c0:	add	x0, x0, #0x8b6
  40e3c4:	sub	x1, x29, #0x38
  40e3c8:	mov	x3, x2
  40e3cc:	bl	40c880 <sqrt@plt+0xa9d0>
  40e3d0:	mov	w19, wzr
  40e3d4:	b	40eb58 <sqrt@plt+0xcca8>
  40e3d8:	ldur	w8, [x29, #-28]
  40e3dc:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e3e0:	ldur	x0, [x29, #-48]
  40e3e4:	ldur	w1, [x29, #-40]
  40e3e8:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e3ec:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e3f0:	add	x3, x3, #0xd38
  40e3f4:	add	x2, x2, #0x8db
  40e3f8:	mov	x4, x3
  40e3fc:	mov	x5, x3
  40e400:	bl	40c91c <sqrt@plt+0xaa6c>
  40e404:	b	40eb4c <sqrt@plt+0xcc9c>
  40e408:	add	x0, sp, #0x60
  40e40c:	mov	x1, x26
  40e410:	bl	40c630 <sqrt@plt+0xa780>
  40e414:	ldur	w8, [x29, #-28]
  40e418:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e41c:	ldur	x0, [x29, #-48]
  40e420:	ldur	w1, [x29, #-40]
  40e424:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e428:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e42c:	add	x4, x4, #0xd38
  40e430:	add	x2, x2, #0x90b
  40e434:	add	x3, sp, #0x60
  40e438:	mov	x5, x4
  40e43c:	bl	40c91c <sqrt@plt+0xaa6c>
  40e440:	b	40eb4c <sqrt@plt+0xcc9c>
  40e444:	cbz	x26, 40e77c <sqrt@plt+0xc8cc>
  40e448:	add	x8, sp, #0x60
  40e44c:	add	x9, x8, #0x14
  40e450:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3248>
  40e454:	adrp	x22, 413000 <_ZdlPvm@@Base+0x1248>
  40e458:	adrp	x25, 415000 <_ZdlPvm@@Base+0x3248>
  40e45c:	adrp	x28, 415000 <_ZdlPvm@@Base+0x3248>
  40e460:	str	x9, [sp, #32]
  40e464:	add	x9, x8, #0x18
  40e468:	mov	w24, wzr
  40e46c:	add	x21, x21, #0x98f
  40e470:	add	x22, x22, #0xefc
  40e474:	add	x25, x25, #0xa03
  40e478:	add	x28, x28, #0xa2d
  40e47c:	add	x27, x8, #0xc
  40e480:	add	x23, x8, #0x10
  40e484:	str	x9, [sp, #24]
  40e488:	add	x9, x8, #0x1c
  40e48c:	add	x8, x8, #0x8
  40e490:	stur	wzr, [x29, #-32]
  40e494:	stp	x8, x9, [sp, #8]
  40e498:	mov	x0, x26
  40e49c:	mov	x1, x21
  40e4a0:	bl	401d40 <strcmp@plt>
  40e4a4:	cbz	w0, 40e69c <sqrt@plt+0xc7ec>
  40e4a8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e4ac:	mov	x0, x26
  40e4b0:	add	x1, x1, #0x999
  40e4b4:	bl	401d40 <strcmp@plt>
  40e4b8:	cbnz	w0, 40e974 <sqrt@plt+0xcac4>
  40e4bc:	ldr	w8, [sp, #44]
  40e4c0:	cbnz	w8, 40e870 <sqrt@plt+0xc9c0>
  40e4c4:	mov	x20, xzr
  40e4c8:	sub	x0, x29, #0x38
  40e4cc:	bl	40cb64 <sqrt@plt+0xacb4>
  40e4d0:	cbz	w0, 40e740 <sqrt@plt+0xc890>
  40e4d4:	ldur	x0, [x29, #-24]
  40e4d8:	mov	x1, x22
  40e4dc:	bl	401b70 <strtok@plt>
  40e4e0:	cbz	x0, 40e4c8 <sqrt@plt+0xc618>
  40e4e4:	mov	x26, x0
  40e4e8:	mov	x0, xzr
  40e4ec:	mov	x1, x22
  40e4f0:	bl	401b70 <strtok@plt>
  40e4f4:	cbz	x0, 40e744 <sqrt@plt+0xc894>
  40e4f8:	ldrb	w8, [x0]
  40e4fc:	cmp	w8, #0x22
  40e500:	b.ne	40e534 <sqrt@plt+0xc684>  // b.any
  40e504:	cbz	x20, 40e8a8 <sqrt@plt+0xc9f8>
  40e508:	mov	x0, x26
  40e50c:	mov	x1, x25
  40e510:	bl	401d40 <strcmp@plt>
  40e514:	cbz	w0, 40e8d8 <sqrt@plt+0xca28>
  40e518:	mov	x0, x26
  40e51c:	bl	411b98 <sqrt@plt+0xfce8>
  40e520:	mov	x1, x0
  40e524:	mov	x0, x19
  40e528:	mov	x2, x20
  40e52c:	bl	40df4c <sqrt@plt+0xc09c>
  40e530:	b	40e4c8 <sqrt@plt+0xc618>
  40e534:	ldp	x2, x7, [sp, #8]
  40e538:	ldp	x5, x6, [sp, #24]
  40e53c:	mov	x1, x28
  40e540:	mov	x3, x27
  40e544:	mov	x4, x23
  40e548:	stp	xzr, xzr, [x27]
  40e54c:	str	wzr, [x27, #16]
  40e550:	bl	401ca0 <__isoc99_sscanf@plt>
  40e554:	cmp	w0, #0x0
  40e558:	b.le	40e9e0 <sqrt@plt+0xcb30>
  40e55c:	mov	x0, xzr
  40e560:	mov	x1, x22
  40e564:	bl	401b70 <strtok@plt>
  40e568:	cbz	x0, 40ea1c <sqrt@plt+0xcb6c>
  40e56c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e570:	add	x2, sp, #0x4c
  40e574:	add	x1, x1, #0xa3c
  40e578:	bl	401ca0 <__isoc99_sscanf@plt>
  40e57c:	cmp	w0, #0x1
  40e580:	b.ne	40ea58 <sqrt@plt+0xcba8>  // b.any
  40e584:	ldr	w1, [sp, #76]
  40e588:	cmp	w1, #0x100
  40e58c:	b.cs	40ea94 <sqrt@plt+0xcbe4>  // b.hs, b.nlast
  40e590:	strb	w1, [sp, #96]
  40e594:	mov	x0, xzr
  40e598:	mov	x1, x22
  40e59c:	bl	401b70 <strtok@plt>
  40e5a0:	cbz	x0, 40eacc <sqrt@plt+0xcc1c>
  40e5a4:	add	x1, sp, #0x40
  40e5a8:	mov	w2, wzr
  40e5ac:	mov	x20, x0
  40e5b0:	bl	401af0 <strtol@plt>
  40e5b4:	str	w0, [sp, #100]
  40e5b8:	cbnz	w0, 40e5c8 <sqrt@plt+0xc718>
  40e5bc:	ldr	x8, [sp, #64]
  40e5c0:	cmp	x8, x20
  40e5c4:	b.eq	40eb08 <sqrt@plt+0xcc58>  // b.none
  40e5c8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e5cc:	ldr	w8, [x8, #3472]
  40e5d0:	cbz	w8, 40e5ec <sqrt@plt+0xc73c>
  40e5d4:	bl	401d20 <wcwidth@plt>
  40e5d8:	cmp	w0, #0x2
  40e5dc:	b.lt	40e5ec <sqrt@plt+0xc73c>  // b.tstop
  40e5e0:	ldr	w8, [sp, #104]
  40e5e4:	mul	w8, w8, w0
  40e5e8:	str	w8, [sp, #104]
  40e5ec:	mov	x0, xzr
  40e5f0:	mov	x1, x22
  40e5f4:	bl	401b70 <strtok@plt>
  40e5f8:	cbz	x0, 40e630 <sqrt@plt+0xc780>
  40e5fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e600:	add	x1, x1, #0xa04
  40e604:	mov	x20, x0
  40e608:	bl	401d40 <strcmp@plt>
  40e60c:	cbz	w0, 40e62c <sqrt@plt+0xc77c>
  40e610:	mov	x0, x20
  40e614:	bl	401a60 <strlen@plt>
  40e618:	add	x0, x0, #0x1
  40e61c:	bl	401a00 <_Znam@plt>
  40e620:	mov	x1, x20
  40e624:	bl	401b60 <strcpy@plt>
  40e628:	b	40e630 <sqrt@plt+0xc780>
  40e62c:	mov	x0, xzr
  40e630:	str	x0, [sp, #128]
  40e634:	mov	x0, x26
  40e638:	mov	x1, x25
  40e63c:	bl	401d40 <strcmp@plt>
  40e640:	cbz	w0, 40e67c <sqrt@plt+0xc7cc>
  40e644:	mov	x0, x26
  40e648:	bl	411b98 <sqrt@plt+0xfce8>
  40e64c:	mov	x20, x0
  40e650:	add	x2, sp, #0x60
  40e654:	mov	x0, x19
  40e658:	mov	x1, x20
  40e65c:	bl	40de6c <sqrt@plt+0xbfbc>
  40e660:	ldr	w0, [sp, #100]
  40e664:	bl	411ad4 <sqrt@plt+0xfc24>
  40e668:	mov	x1, x0
  40e66c:	mov	x0, x19
  40e670:	mov	x2, x20
  40e674:	bl	40df4c <sqrt@plt+0xc09c>
  40e678:	b	40e4c8 <sqrt@plt+0xc618>
  40e67c:	ldr	w0, [sp, #100]
  40e680:	bl	411ad4 <sqrt@plt+0xfc24>
  40e684:	mov	x20, x0
  40e688:	add	x2, sp, #0x60
  40e68c:	mov	x0, x19
  40e690:	mov	x1, x20
  40e694:	bl	40de6c <sqrt@plt+0xbfbc>
  40e698:	b	40e4c8 <sqrt@plt+0xc618>
  40e69c:	ldr	w8, [sp, #44]
  40e6a0:	cbnz	w8, 40e870 <sqrt@plt+0xc9c0>
  40e6a4:	str	x23, [sp]
  40e6a8:	mov	x23, x27
  40e6ac:	mov	x27, x21
  40e6b0:	mov	x21, x28
  40e6b4:	sub	x0, x29, #0x38
  40e6b8:	bl	40cb64 <sqrt@plt+0xacb4>
  40e6bc:	cbz	w0, 40e768 <sqrt@plt+0xc8b8>
  40e6c0:	ldur	x0, [x29, #-24]
  40e6c4:	mov	x1, x22
  40e6c8:	bl	401b70 <strtok@plt>
  40e6cc:	cbz	x0, 40e6b4 <sqrt@plt+0xc804>
  40e6d0:	mov	x26, x0
  40e6d4:	mov	x0, xzr
  40e6d8:	mov	x1, x22
  40e6dc:	bl	401b70 <strtok@plt>
  40e6e0:	cbz	x0, 40e754 <sqrt@plt+0xc8a4>
  40e6e4:	mov	x20, x0
  40e6e8:	mov	x0, xzr
  40e6ec:	mov	x1, x22
  40e6f0:	bl	401b70 <strtok@plt>
  40e6f4:	cbz	x0, 40e908 <sqrt@plt+0xca58>
  40e6f8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40e6fc:	add	x2, sp, #0x50
  40e700:	add	x1, x1, #0xa3c
  40e704:	mov	x28, x0
  40e708:	bl	401ca0 <__isoc99_sscanf@plt>
  40e70c:	cmp	w0, #0x1
  40e710:	b.ne	40e938 <sqrt@plt+0xca88>  // b.any
  40e714:	mov	x0, x26
  40e718:	bl	411b98 <sqrt@plt+0xfce8>
  40e71c:	mov	x26, x0
  40e720:	mov	x0, x20
  40e724:	bl	411b98 <sqrt@plt+0xfce8>
  40e728:	ldr	w3, [sp, #80]
  40e72c:	mov	x2, x0
  40e730:	mov	x0, x19
  40e734:	mov	x1, x26
  40e738:	bl	40d988 <sqrt@plt+0xbad8>
  40e73c:	b	40e6b4 <sqrt@plt+0xc804>
  40e740:	mov	x26, xzr
  40e744:	cbz	x20, 40e9b0 <sqrt@plt+0xcb00>
  40e748:	mov	w24, #0x1                   	// #1
  40e74c:	cbnz	x26, 40e498 <sqrt@plt+0xc5e8>
  40e750:	b	40e768 <sqrt@plt+0xc8b8>
  40e754:	mov	x28, x21
  40e758:	mov	x21, x27
  40e75c:	mov	x27, x23
  40e760:	ldr	x23, [sp]
  40e764:	cbnz	x26, 40e498 <sqrt@plt+0xc5e8>
  40e768:	mov	x0, x19
  40e76c:	bl	40dd80 <sqrt@plt+0xbed0>
  40e770:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e774:	ldr	w8, [x8, #3472]
  40e778:	b	40e78c <sqrt@plt+0xc8dc>
  40e77c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e780:	ldr	w8, [x8, #3472]
  40e784:	cbz	w8, 40e7cc <sqrt@plt+0xc91c>
  40e788:	mov	w24, wzr
  40e78c:	orr	w8, w8, w24
  40e790:	cbz	w8, 40e7fc <sqrt@plt+0xc94c>
  40e794:	ldr	w8, [x19, #24]
  40e798:	cbnz	w8, 40e870 <sqrt@plt+0xc9c0>
  40e79c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e7a0:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  40e7a4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e7a8:	ldr	w0, [x8, #3428]
  40e7ac:	ldr	w8, [x10, #1024]
  40e7b0:	ldr	w3, [x19, #56]
  40e7b4:	ldr	w1, [x9, #3424]
  40e7b8:	mov	w9, #0xd8                  	// #216
  40e7bc:	mul	w2, w8, w9
  40e7c0:	cbz	w3, 40e868 <sqrt@plt+0xc9b8>
  40e7c4:	bl	40ee40 <sqrt@plt+0xcf90>
  40e7c8:	b	40e86c <sqrt@plt+0xc9bc>
  40e7cc:	ldur	w8, [x29, #-28]
  40e7d0:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e7d4:	ldur	x0, [x29, #-48]
  40e7d8:	ldur	w1, [x29, #-40]
  40e7dc:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e7e0:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e7e4:	add	x3, x3, #0xd38
  40e7e8:	add	x2, x2, #0x9a1
  40e7ec:	mov	x4, x3
  40e7f0:	mov	x5, x3
  40e7f4:	bl	40c91c <sqrt@plt+0xaa6c>
  40e7f8:	b	40eb4c <sqrt@plt+0xcc9c>
  40e7fc:	ldur	w8, [x29, #-28]
  40e800:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e804:	ldur	x0, [x29, #-48]
  40e808:	ldur	w1, [x29, #-40]
  40e80c:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e810:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e814:	add	x3, x3, #0xd38
  40e818:	add	x2, x2, #0xb4c
  40e81c:	mov	x4, x3
  40e820:	mov	x5, x3
  40e824:	bl	40c91c <sqrt@plt+0xaa6c>
  40e828:	b	40eb4c <sqrt@plt+0xcc9c>
  40e82c:	add	x0, sp, #0x60
  40e830:	mov	x1, x26
  40e834:	bl	40c630 <sqrt@plt+0xa780>
  40e838:	ldur	w8, [x29, #-28]
  40e83c:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e840:	ldur	x0, [x29, #-48]
  40e844:	ldur	w1, [x29, #-40]
  40e848:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e84c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e850:	add	x4, x4, #0xd38
  40e854:	add	x2, x2, #0x93e
  40e858:	add	x3, sp, #0x60
  40e85c:	mov	x5, x4
  40e860:	bl	40c91c <sqrt@plt+0xaa6c>
  40e864:	b	40eb4c <sqrt@plt+0xcc9c>
  40e868:	bl	40eee4 <sqrt@plt+0xd034>
  40e86c:	str	w0, [x19, #24]
  40e870:	mov	w19, #0x1                   	// #1
  40e874:	b	40eb50 <sqrt@plt+0xcca0>
  40e878:	ldur	w8, [x29, #-28]
  40e87c:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e880:	ldur	x0, [x29, #-48]
  40e884:	ldur	w1, [x29, #-40]
  40e888:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e88c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e890:	add	x3, x3, #0xd38
  40e894:	add	x2, x2, #0x966
  40e898:	mov	x4, x3
  40e89c:	mov	x5, x3
  40e8a0:	bl	40c91c <sqrt@plt+0xaa6c>
  40e8a4:	b	40eb4c <sqrt@plt+0xcc9c>
  40e8a8:	ldur	w8, [x29, #-28]
  40e8ac:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e8b0:	ldur	x0, [x29, #-48]
  40e8b4:	ldur	w1, [x29, #-40]
  40e8b8:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e8bc:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e8c0:	add	x3, x3, #0xd38
  40e8c4:	add	x2, x2, #0x9e2
  40e8c8:	mov	x4, x3
  40e8cc:	mov	x5, x3
  40e8d0:	bl	40c91c <sqrt@plt+0xaa6c>
  40e8d4:	b	40eb4c <sqrt@plt+0xcc9c>
  40e8d8:	ldur	w8, [x29, #-28]
  40e8dc:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e8e0:	ldur	x0, [x29, #-48]
  40e8e4:	ldur	w1, [x29, #-40]
  40e8e8:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e8ec:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e8f0:	add	x3, x3, #0xd38
  40e8f4:	add	x2, x2, #0xa07
  40e8f8:	mov	x4, x3
  40e8fc:	mov	x5, x3
  40e900:	bl	40c91c <sqrt@plt+0xaa6c>
  40e904:	b	40eb4c <sqrt@plt+0xcc9c>
  40e908:	ldur	w8, [x29, #-28]
  40e90c:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e910:	ldur	x0, [x29, #-48]
  40e914:	ldur	w1, [x29, #-40]
  40e918:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e91c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e920:	add	x3, x3, #0xd38
  40e924:	add	x2, x2, #0x9b9
  40e928:	mov	x4, x3
  40e92c:	mov	x5, x3
  40e930:	bl	40c91c <sqrt@plt+0xaa6c>
  40e934:	b	40eb4c <sqrt@plt+0xcc9c>
  40e938:	add	x0, sp, #0x60
  40e93c:	mov	x1, x28
  40e940:	bl	40c630 <sqrt@plt+0xa780>
  40e944:	ldur	w8, [x29, #-28]
  40e948:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e94c:	ldur	x0, [x29, #-48]
  40e950:	ldur	w1, [x29, #-40]
  40e954:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e958:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e95c:	add	x4, x4, #0xd38
  40e960:	add	x2, x2, #0x9cd
  40e964:	add	x3, sp, #0x60
  40e968:	mov	x5, x4
  40e96c:	bl	40c91c <sqrt@plt+0xaa6c>
  40e970:	b	40eb4c <sqrt@plt+0xcc9c>
  40e974:	add	x0, sp, #0x60
  40e978:	mov	x1, x26
  40e97c:	bl	40c630 <sqrt@plt+0xa780>
  40e980:	ldur	w8, [x29, #-28]
  40e984:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e988:	ldur	x0, [x29, #-48]
  40e98c:	ldur	w1, [x29, #-40]
  40e990:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e994:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e998:	add	x4, x4, #0xd38
  40e99c:	add	x2, x2, #0xb0b
  40e9a0:	add	x3, sp, #0x60
  40e9a4:	mov	x5, x4
  40e9a8:	bl	40c91c <sqrt@plt+0xaa6c>
  40e9ac:	b	40eb4c <sqrt@plt+0xcc9c>
  40e9b0:	ldur	w8, [x29, #-28]
  40e9b4:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e9b8:	ldur	x0, [x29, #-48]
  40e9bc:	ldur	w1, [x29, #-40]
  40e9c0:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40e9c4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40e9c8:	add	x3, x3, #0xd38
  40e9cc:	add	x2, x2, #0xae6
  40e9d0:	mov	x4, x3
  40e9d4:	mov	x5, x3
  40e9d8:	bl	40c91c <sqrt@plt+0xaa6c>
  40e9dc:	b	40eb4c <sqrt@plt+0xcc9c>
  40e9e0:	add	x0, sp, #0x50
  40e9e4:	mov	x1, x26
  40e9e8:	bl	40c630 <sqrt@plt+0xa780>
  40e9ec:	ldur	w8, [x29, #-28]
  40e9f0:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40e9f4:	ldur	x0, [x29, #-48]
  40e9f8:	ldur	w1, [x29, #-40]
  40e9fc:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ea00:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40ea04:	add	x4, x4, #0xd38
  40ea08:	add	x2, x2, #0xa3f
  40ea0c:	add	x3, sp, #0x50
  40ea10:	mov	x5, x4
  40ea14:	bl	40c91c <sqrt@plt+0xaa6c>
  40ea18:	b	40eb4c <sqrt@plt+0xcc9c>
  40ea1c:	add	x0, sp, #0x50
  40ea20:	mov	x1, x26
  40ea24:	bl	40c630 <sqrt@plt+0xa780>
  40ea28:	ldur	w8, [x29, #-28]
  40ea2c:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40ea30:	ldur	x0, [x29, #-48]
  40ea34:	ldur	w1, [x29, #-40]
  40ea38:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ea3c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40ea40:	add	x4, x4, #0xd38
  40ea44:	add	x2, x2, #0xa52
  40ea48:	add	x3, sp, #0x50
  40ea4c:	mov	x5, x4
  40ea50:	bl	40c91c <sqrt@plt+0xaa6c>
  40ea54:	b	40eb4c <sqrt@plt+0xcc9c>
  40ea58:	add	x0, sp, #0x50
  40ea5c:	mov	x1, x26
  40ea60:	bl	40c630 <sqrt@plt+0xa780>
  40ea64:	ldur	w8, [x29, #-28]
  40ea68:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40ea6c:	ldur	x0, [x29, #-48]
  40ea70:	ldur	w1, [x29, #-40]
  40ea74:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ea78:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40ea7c:	add	x4, x4, #0xd38
  40ea80:	add	x2, x2, #0xa72
  40ea84:	add	x3, sp, #0x50
  40ea88:	mov	x5, x4
  40ea8c:	bl	40c91c <sqrt@plt+0xaa6c>
  40ea90:	b	40eb4c <sqrt@plt+0xcc9c>
  40ea94:	add	x0, sp, #0x50
  40ea98:	bl	40c658 <sqrt@plt+0xa7a8>
  40ea9c:	ldur	w8, [x29, #-28]
  40eaa0:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40eaa4:	ldur	x0, [x29, #-48]
  40eaa8:	ldur	w1, [x29, #-40]
  40eaac:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40eab0:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40eab4:	add	x4, x4, #0xd38
  40eab8:	add	x2, x2, #0xa8e
  40eabc:	add	x3, sp, #0x50
  40eac0:	mov	x5, x4
  40eac4:	bl	40c91c <sqrt@plt+0xaa6c>
  40eac8:	b	40eb4c <sqrt@plt+0xcc9c>
  40eacc:	add	x0, sp, #0x50
  40ead0:	mov	x1, x26
  40ead4:	bl	40c630 <sqrt@plt+0xa780>
  40ead8:	ldur	w8, [x29, #-28]
  40eadc:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40eae0:	ldur	x0, [x29, #-48]
  40eae4:	ldur	w1, [x29, #-40]
  40eae8:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40eaec:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40eaf0:	add	x4, x4, #0xd38
  40eaf4:	add	x2, x2, #0xaaf
  40eaf8:	add	x3, sp, #0x50
  40eafc:	mov	x5, x4
  40eb00:	bl	40c91c <sqrt@plt+0xaa6c>
  40eb04:	b	40eb4c <sqrt@plt+0xcc9c>
  40eb08:	add	x0, sp, #0x50
  40eb0c:	mov	x1, x20
  40eb10:	bl	40c630 <sqrt@plt+0xa780>
  40eb14:	add	x0, sp, #0x30
  40eb18:	mov	x1, x26
  40eb1c:	bl	40c630 <sqrt@plt+0xa780>
  40eb20:	ldur	w8, [x29, #-28]
  40eb24:	cbnz	w8, 40eb4c <sqrt@plt+0xcc9c>
  40eb28:	ldur	x0, [x29, #-48]
  40eb2c:	ldur	w1, [x29, #-40]
  40eb30:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40eb34:	adrp	x5, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40eb38:	add	x2, x2, #0xac5
  40eb3c:	add	x5, x5, #0xd38
  40eb40:	add	x3, sp, #0x50
  40eb44:	add	x4, sp, #0x30
  40eb48:	bl	40c91c <sqrt@plt+0xaa6c>
  40eb4c:	mov	w19, wzr
  40eb50:	sub	x0, x29, #0x38
  40eb54:	bl	40cb20 <sqrt@plt+0xac70>
  40eb58:	mov	w0, w19
  40eb5c:	ldp	x20, x19, [sp, #288]
  40eb60:	ldp	x22, x21, [sp, #272]
  40eb64:	ldp	x24, x23, [sp, #256]
  40eb68:	ldp	x26, x25, [sp, #240]
  40eb6c:	ldp	x28, x27, [sp, #224]
  40eb70:	ldp	x29, x30, [sp, #208]
  40eb74:	ldp	d9, d8, [sp, #192]
  40eb78:	add	sp, sp, #0x130
  40eb7c:	ret
  40eb80:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb84:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb88:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb8c:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb90:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb94:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb98:	b	40ebe8 <sqrt@plt+0xcd38>
  40eb9c:	b	40ebe8 <sqrt@plt+0xcd38>
  40eba0:	b	40ebe8 <sqrt@plt+0xcd38>
  40eba4:	b	40ebe8 <sqrt@plt+0xcd38>
  40eba8:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebac:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebb0:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebb4:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebb8:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebbc:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebc0:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebc4:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebc8:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebcc:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebd0:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebd4:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebd8:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebdc:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebe0:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebe4:	b	40ebe8 <sqrt@plt+0xcd38>
  40ebe8:	mov	x19, x0
  40ebec:	sub	x0, x29, #0x38
  40ebf0:	bl	40cb20 <sqrt@plt+0xac70>
  40ebf4:	mov	x0, x19
  40ebf8:	bl	401e00 <_Unwind_Resume@plt>
  40ebfc:	sub	sp, sp, #0x190
  40ec00:	stp	x29, x30, [sp, #304]
  40ec04:	stp	x28, x27, [sp, #320]
  40ec08:	stp	x26, x25, [sp, #336]
  40ec0c:	stp	x24, x23, [sp, #352]
  40ec10:	stp	x22, x21, [sp, #368]
  40ec14:	stp	x20, x19, [sp, #384]
  40ec18:	add	x29, sp, #0x130
  40ec1c:	ldrb	w8, [x0]
  40ec20:	adrp	x27, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ec24:	add	x27, x27, #0x530
  40ec28:	mov	x20, x3
  40ec2c:	ldrb	w8, [x27, x8]
  40ec30:	mov	x21, x2
  40ec34:	mov	x22, x0
  40ec38:	mov	x19, x1
  40ec3c:	cbz	w8, 40ecd4 <sqrt@plt+0xce24>
  40ec40:	mov	x24, x22
  40ec44:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40ec48:	add	x1, x1, #0x86d
  40ec4c:	sub	x2, x29, #0x10
  40ec50:	sub	x3, x29, #0x1c
  40ec54:	sub	x4, x29, #0x18
  40ec58:	sub	x5, x29, #0x20
  40ec5c:	mov	x0, x24
  40ec60:	bl	401ca0 <__isoc99_sscanf@plt>
  40ec64:	cmp	w0, #0x4
  40ec68:	mov	w0, wzr
  40ec6c:	b.ne	40edac <sqrt@plt+0xcefc>  // b.any
  40ec70:	ldur	d0, [x29, #-16]
  40ec74:	fcmp	d0, #0.0
  40ec78:	b.le	40edac <sqrt@plt+0xcefc>
  40ec7c:	ldur	d0, [x29, #-24]
  40ec80:	fcmp	d0, #0.0
  40ec84:	b.le	40edac <sqrt@plt+0xcefc>
  40ec88:	ldurb	w1, [x29, #-28]
  40ec8c:	sub	x0, x29, #0x10
  40ec90:	bl	40d00c <sqrt@plt+0xb15c>
  40ec94:	cbz	w0, 40edac <sqrt@plt+0xcefc>
  40ec98:	ldurb	w1, [x29, #-32]
  40ec9c:	sub	x0, x29, #0x18
  40eca0:	bl	40d00c <sqrt@plt+0xb15c>
  40eca4:	cbz	w0, 40edac <sqrt@plt+0xcefc>
  40eca8:	cbz	x21, 40ecb4 <sqrt@plt+0xce04>
  40ecac:	ldur	x8, [x29, #-16]
  40ecb0:	str	x8, [x21]
  40ecb4:	cbz	x20, 40ecc0 <sqrt@plt+0xce10>
  40ecb8:	ldur	x8, [x29, #-24]
  40ecbc:	str	x8, [x20]
  40ecc0:	cbz	x19, 40eda8 <sqrt@plt+0xcef8>
  40ecc4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40ecc8:	add	x8, x8, #0x885
  40eccc:	str	x8, [x19]
  40ecd0:	b	40eda8 <sqrt@plt+0xcef8>
  40ecd4:	add	x8, sp, #0x10
  40ecd8:	adrp	x26, 42f000 <stderr@@GLIBC_2.17+0x2fc8>
  40ecdc:	mov	w23, #0x1                   	// #1
  40ece0:	add	x26, x26, #0xe78
  40ece4:	sub	x8, x8, #0x1
  40ece8:	mov	x24, x22
  40ecec:	str	x8, [sp, #8]
  40ecf0:	mov	x28, xzr
  40ecf4:	ldr	x25, [x26, x28]
  40ecf8:	mov	x1, x24
  40ecfc:	mov	x0, x25
  40ed00:	bl	401dc0 <strcasecmp@plt>
  40ed04:	cbz	w0, 40ed80 <sqrt@plt+0xced0>
  40ed08:	add	x28, x28, #0x18
  40ed0c:	cmp	x28, #0x3d8
  40ed10:	b.ne	40ecf4 <sqrt@plt+0xce44>  // b.any
  40ed14:	cbz	w23, 40edcc <sqrt@plt+0xcf1c>
  40ed18:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  40ed1c:	mov	x0, x22
  40ed20:	add	x1, x1, #0x855
  40ed24:	bl	401d30 <fopen@plt>
  40ed28:	cbz	x0, 40edac <sqrt@plt+0xcefc>
  40ed2c:	mov	x24, x0
  40ed30:	add	x0, sp, #0x10
  40ed34:	mov	w1, #0xfe                  	// #254
  40ed38:	mov	x2, x24
  40ed3c:	bl	401c90 <fgets_unlocked@plt>
  40ed40:	mov	x0, x24
  40ed44:	bl	401ac0 <fclose@plt>
  40ed48:	add	x0, sp, #0x10
  40ed4c:	bl	401a60 <strlen@plt>
  40ed50:	ldr	x8, [sp, #8]
  40ed54:	ldrb	w8, [x8, x0]
  40ed58:	cmp	w8, #0xa
  40ed5c:	b.ne	40ed68 <sqrt@plt+0xceb8>  // b.any
  40ed60:	ldr	x8, [sp, #8]
  40ed64:	strb	wzr, [x8, x0]
  40ed68:	ldrb	w8, [sp, #16]
  40ed6c:	mov	w23, wzr
  40ed70:	add	x24, sp, #0x10
  40ed74:	ldrb	w8, [x27, x8]
  40ed78:	cbz	w8, 40ecf0 <sqrt@plt+0xce40>
  40ed7c:	b	40ec44 <sqrt@plt+0xcd94>
  40ed80:	cbz	x21, 40ed90 <sqrt@plt+0xcee0>
  40ed84:	add	x8, x26, x28
  40ed88:	ldr	x8, [x8, #8]
  40ed8c:	str	x8, [x21]
  40ed90:	cbz	x20, 40eda0 <sqrt@plt+0xcef0>
  40ed94:	add	x8, x26, x28
  40ed98:	ldr	x8, [x8, #16]
  40ed9c:	str	x8, [x20]
  40eda0:	cbz	x19, 40eda8 <sqrt@plt+0xcef8>
  40eda4:	str	x25, [x19]
  40eda8:	mov	w0, #0x1                   	// #1
  40edac:	ldp	x20, x19, [sp, #384]
  40edb0:	ldp	x22, x21, [sp, #368]
  40edb4:	ldp	x24, x23, [sp, #352]
  40edb8:	ldp	x26, x25, [sp, #336]
  40edbc:	ldp	x28, x27, [sp, #320]
  40edc0:	ldp	x29, x30, [sp, #304]
  40edc4:	add	sp, sp, #0x190
  40edc8:	ret
  40edcc:	mov	w0, wzr
  40edd0:	b	40edac <sqrt@plt+0xcefc>
  40edd4:	stp	x29, x30, [sp, #-32]!
  40edd8:	stp	x20, x19, [sp, #16]
  40eddc:	mov	x29, sp
  40ede0:	cbz	x0, 40ee2c <sqrt@plt+0xcf7c>
  40ede4:	adrp	x20, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40ede8:	sub	x19, x0, #0x1
  40edec:	add	x20, x20, #0x730
  40edf0:	ldrb	w8, [x19, #1]!
  40edf4:	ldrb	w8, [x20, x8]
  40edf8:	cbnz	w8, 40edf0 <sqrt@plt+0xcf40>
  40edfc:	mov	x0, x19
  40ee00:	bl	401a60 <strlen@plt>
  40ee04:	add	x9, x19, x0
  40ee08:	mov	x8, x9
  40ee0c:	cmp	x9, x19
  40ee10:	b.ls	40ee24 <sqrt@plt+0xcf74>  // b.plast
  40ee14:	mov	x9, x8
  40ee18:	ldrb	w10, [x9, #-1]!
  40ee1c:	ldrb	w10, [x20, x10]
  40ee20:	cbnz	w10, 40ee08 <sqrt@plt+0xcf58>
  40ee24:	strb	wzr, [x8]
  40ee28:	b	40ee30 <sqrt@plt+0xcf80>
  40ee2c:	mov	x19, xzr
  40ee30:	mov	x0, x19
  40ee34:	ldp	x20, x19, [sp, #16]
  40ee38:	ldp	x29, x30, [sp], #32
  40ee3c:	ret
  40ee40:	stp	x29, x30, [sp, #-48]!
  40ee44:	stp	x22, x21, [sp, #16]
  40ee48:	stp	x20, x19, [sp, #32]
  40ee4c:	mov	x29, sp
  40ee50:	mov	w19, w3
  40ee54:	mov	w21, w2
  40ee58:	mov	w22, w1
  40ee5c:	mov	w20, w0
  40ee60:	tbnz	w1, #31, 40eeac <sqrt@plt+0xcffc>
  40ee64:	cmp	w21, #0x1
  40ee68:	b.lt	40eeac <sqrt@plt+0xcffc>  // b.tstop
  40ee6c:	cmp	w19, #0x0
  40ee70:	b.le	40eeac <sqrt@plt+0xcffc>
  40ee74:	cbz	w22, 40eec0 <sqrt@plt+0xd010>
  40ee78:	scvtf	d0, w20
  40ee7c:	scvtf	d1, w22
  40ee80:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3248>
  40ee84:	fmul	d0, d0, d1
  40ee88:	ldr	d1, [x8, #2072]
  40ee8c:	scvtf	d2, w21
  40ee90:	fdiv	d0, d0, d2
  40ee94:	scvtf	d2, w19
  40ee98:	fdiv	d1, d2, d1
  40ee9c:	fmul	d0, d0, d1
  40eea0:	tbnz	w20, #31, 40eec8 <sqrt@plt+0xd018>
  40eea4:	fmov	d1, #5.000000000000000000e-01
  40eea8:	b	40eecc <sqrt@plt+0xd01c>
  40eeac:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40eeb0:	add	x1, x1, #0x852
  40eeb4:	mov	w0, #0xfc                  	// #252
  40eeb8:	bl	40b8ec <sqrt@plt+0x9a3c>
  40eebc:	cbnz	w22, 40ee78 <sqrt@plt+0xcfc8>
  40eec0:	mov	w0, wzr
  40eec4:	b	40eed4 <sqrt@plt+0xd024>
  40eec8:	fmov	d1, #-5.000000000000000000e-01
  40eecc:	fadd	d0, d0, d1
  40eed0:	fcvtzs	w0, d0
  40eed4:	ldp	x20, x19, [sp, #32]
  40eed8:	ldp	x22, x21, [sp, #16]
  40eedc:	ldp	x29, x30, [sp], #48
  40eee0:	ret
  40eee4:	stp	x29, x30, [sp, #-48]!
  40eee8:	str	x21, [sp, #16]
  40eeec:	stp	x20, x19, [sp, #32]
  40eef0:	mov	x29, sp
  40eef4:	mov	w19, w2
  40eef8:	mov	w20, w1
  40eefc:	mov	w21, w0
  40ef00:	tbnz	w1, #31, 40ef0c <sqrt@plt+0xd05c>
  40ef04:	cmp	w19, #0x0
  40ef08:	b.gt	40ef1c <sqrt@plt+0xd06c>
  40ef0c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40ef10:	add	x1, x1, #0x852
  40ef14:	mov	w0, #0xea                  	// #234
  40ef18:	bl	40b8ec <sqrt@plt+0x9a3c>
  40ef1c:	cmp	w19, #0x0
  40ef20:	cinc	w8, w19, lt  // lt = tstop
  40ef24:	cbz	w20, 40ef60 <sqrt@plt+0xd0b0>
  40ef28:	asr	w8, w8, #1
  40ef2c:	tbnz	w21, #31, 40ef68 <sqrt@plt+0xd0b8>
  40ef30:	mov	w9, #0x7fffffff            	// #2147483647
  40ef34:	sub	w9, w9, w8
  40ef38:	sdiv	w9, w9, w20
  40ef3c:	cmp	w9, w21
  40ef40:	b.ge	40efa8 <sqrt@plt+0xd0f8>  // b.tcont
  40ef44:	scvtf	d0, w21
  40ef48:	scvtf	d1, w20
  40ef4c:	scvtf	d2, w19
  40ef50:	fmul	d0, d0, d1
  40ef54:	fdiv	d0, d0, d2
  40ef58:	fmov	d1, #5.000000000000000000e-01
  40ef5c:	b	40ef98 <sqrt@plt+0xd0e8>
  40ef60:	mov	w0, wzr
  40ef64:	b	40efb0 <sqrt@plt+0xd100>
  40ef68:	mov	w10, #0x80000000            	// #-2147483648
  40ef6c:	sub	w10, w10, w8
  40ef70:	neg	w9, w21
  40ef74:	udiv	w10, w10, w20
  40ef78:	cmp	w10, w9
  40ef7c:	b.cs	40efa4 <sqrt@plt+0xd0f4>  // b.hs, b.nlast
  40ef80:	scvtf	d0, w21
  40ef84:	scvtf	d1, w20
  40ef88:	scvtf	d2, w19
  40ef8c:	fmul	d0, d0, d1
  40ef90:	fdiv	d0, d0, d2
  40ef94:	fmov	d1, #-5.000000000000000000e-01
  40ef98:	fadd	d0, d0, d1
  40ef9c:	fcvtzs	w0, d0
  40efa0:	b	40efb0 <sqrt@plt+0xd100>
  40efa4:	neg	w8, w8
  40efa8:	madd	w8, w20, w21, w8
  40efac:	sdiv	w0, w8, w19
  40efb0:	ldp	x20, x19, [sp, #32]
  40efb4:	ldr	x21, [sp, #16]
  40efb8:	ldp	x29, x30, [sp], #48
  40efbc:	ret
  40efc0:	sub	sp, sp, #0xc0
  40efc4:	str	d8, [sp, #80]
  40efc8:	stp	x29, x30, [sp, #96]
  40efcc:	stp	x28, x27, [sp, #112]
  40efd0:	stp	x26, x25, [sp, #128]
  40efd4:	stp	x24, x23, [sp, #144]
  40efd8:	stp	x22, x21, [sp, #160]
  40efdc:	stp	x20, x19, [sp, #176]
  40efe0:	add	x29, sp, #0x50
  40efe4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40efe8:	add	x0, x0, #0x88c
  40efec:	sub	x1, x29, #0x8
  40eff0:	str	wzr, [x29, #12]
  40eff4:	bl	40fb44 <sqrt@plt+0xdc94>
  40eff8:	cbz	x0, 40f664 <sqrt@plt+0xd7b4>
  40effc:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3248>
  40f000:	ldur	x8, [x29, #-8]
  40f004:	ldr	d0, [x9, #2056]
  40f008:	adrp	x19, 413000 <_ZdlPvm@@Base+0x1248>
  40f00c:	adrp	x23, 415000 <_ZdlPvm@@Base+0x3248>
  40f010:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f014:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f018:	add	x19, x19, #0xefc
  40f01c:	add	x23, x23, #0xe78
  40f020:	add	x24, x24, #0xd70
  40f024:	fmov	d8, #5.000000000000000000e-01
  40f028:	adrp	x22, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f02c:	stp	x8, xzr, [sp, #40]
  40f030:	str	xzr, [sp, #64]
  40f034:	str	d0, [sp, #56]
  40f038:	str	x0, [sp, #32]
  40f03c:	str	wzr, [x10, #3424]
  40f040:	add	x0, sp, #0x20
  40f044:	bl	40cb64 <sqrt@plt+0xacb4>
  40f048:	cbz	w0, 40f6b8 <sqrt@plt+0xd808>
  40f04c:	ldr	x0, [sp, #64]
  40f050:	mov	x1, x19
  40f054:	bl	401b70 <strtok@plt>
  40f058:	mov	x27, x0
  40f05c:	mov	x25, xzr
  40f060:	mov	w21, wzr
  40f064:	mov	x20, x23
  40f068:	ldr	x0, [x20], #16
  40f06c:	mov	x1, x27
  40f070:	bl	401d40 <strcmp@plt>
  40f074:	cmp	w0, #0x0
  40f078:	csinc	w21, w21, wzr, ne  // ne = any
  40f07c:	cmp	x25, #0x8
  40f080:	b.hi	40f08c <sqrt@plt+0xd1dc>  // b.pmore
  40f084:	add	x25, x25, #0x1
  40f088:	cbz	w21, 40f068 <sqrt@plt+0xd1b8>
  40f08c:	cbz	w21, 40f0c0 <sqrt@plt+0xd210>
  40f090:	mov	x0, xzr
  40f094:	mov	x1, x19
  40f098:	bl	401b70 <strtok@plt>
  40f09c:	cbz	x0, 40f750 <sqrt@plt+0xd8a0>
  40f0a0:	ldur	x2, [x20, #-8]
  40f0a4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40f0a8:	add	x1, x1, #0xa3c
  40f0ac:	mov	x28, x0
  40f0b0:	bl	401ca0 <__isoc99_sscanf@plt>
  40f0b4:	cmp	w0, #0x1
  40f0b8:	b.eq	40f040 <sqrt@plt+0xd190>  // b.none
  40f0bc:	b	40f78c <sqrt@plt+0xd8dc>
  40f0c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f0c4:	add	x0, x0, #0xbac
  40f0c8:	mov	x1, x27
  40f0cc:	bl	401d40 <strcmp@plt>
  40f0d0:	cbz	w0, 40f1f4 <sqrt@plt+0xd344>
  40f0d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f0d8:	add	x0, x0, #0xc3c
  40f0dc:	mov	x1, x27
  40f0e0:	bl	401d40 <strcmp@plt>
  40f0e4:	adrp	x25, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f0e8:	cbz	w0, 40f228 <sqrt@plt+0xd378>
  40f0ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f0f0:	add	x0, x0, #0xc42
  40f0f4:	mov	x1, x27
  40f0f8:	bl	401d40 <strcmp@plt>
  40f0fc:	cbz	w0, 40f300 <sqrt@plt+0xd450>
  40f100:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f104:	add	x0, x0, #0xc82
  40f108:	mov	x1, x27
  40f10c:	bl	401d40 <strcmp@plt>
  40f110:	cbz	w0, 40f338 <sqrt@plt+0xd488>
  40f114:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f118:	add	x0, x0, #0xc96
  40f11c:	mov	x1, x27
  40f120:	bl	401d40 <strcmp@plt>
  40f124:	cbz	w0, 40f384 <sqrt@plt+0xd4d4>
  40f128:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f12c:	add	x0, x0, #0xcf6
  40f130:	mov	x1, x27
  40f134:	bl	401d40 <strcmp@plt>
  40f138:	cbz	w0, 40f394 <sqrt@plt+0xd4e4>
  40f13c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f140:	add	x0, x0, #0xcfc
  40f144:	mov	x1, x27
  40f148:	bl	401d40 <strcmp@plt>
  40f14c:	cbz	w0, 40f4c8 <sqrt@plt+0xd618>
  40f150:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f154:	add	x0, x0, #0xd03
  40f158:	mov	x1, x27
  40f15c:	bl	401d40 <strcmp@plt>
  40f160:	cbz	w0, 40f5e0 <sqrt@plt+0xd730>
  40f164:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f168:	add	x0, x0, #0xd0c
  40f16c:	mov	x1, x27
  40f170:	bl	401d40 <strcmp@plt>
  40f174:	cbz	w0, 40f5f0 <sqrt@plt+0xd740>
  40f178:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f17c:	add	x0, x0, #0xd25
  40f180:	mov	x1, x27
  40f184:	bl	401d40 <strcmp@plt>
  40f188:	cbz	w0, 40f600 <sqrt@plt+0xd750>
  40f18c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f190:	add	x0, x0, #0xd2d
  40f194:	mov	x1, x27
  40f198:	bl	401d40 <strcmp@plt>
  40f19c:	cbz	w0, 40f610 <sqrt@plt+0xd760>
  40f1a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f1a4:	add	x0, x0, #0x999
  40f1a8:	mov	x1, x27
  40f1ac:	bl	401d40 <strcmp@plt>
  40f1b0:	cbz	w0, 40f6b8 <sqrt@plt+0xd808>
  40f1b4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f1b8:	ldr	x8, [x8, #3520]
  40f1bc:	cbz	x8, 40f040 <sqrt@plt+0xd190>
  40f1c0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  40f1c4:	mov	x0, xzr
  40f1c8:	add	x1, x1, #0xf0a
  40f1cc:	bl	401b70 <strtok@plt>
  40f1d0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f1d4:	ldr	x20, [x8, #3520]
  40f1d8:	bl	40edd4 <sqrt@plt+0xcf24>
  40f1dc:	ldr	x2, [sp, #40]
  40f1e0:	ldr	w3, [sp, #48]
  40f1e4:	mov	x1, x0
  40f1e8:	mov	x0, x27
  40f1ec:	blr	x20
  40f1f0:	b	40f040 <sqrt@plt+0xd190>
  40f1f4:	mov	x0, xzr
  40f1f8:	mov	x1, x19
  40f1fc:	bl	401b70 <strtok@plt>
  40f200:	cbz	x0, 40f8c4 <sqrt@plt+0xda14>
  40f204:	mov	x27, x0
  40f208:	bl	401a60 <strlen@plt>
  40f20c:	add	x0, x0, #0x1
  40f210:	bl	401a00 <_Znam@plt>
  40f214:	mov	x1, x27
  40f218:	bl	401b60 <strcpy@plt>
  40f21c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f220:	str	x0, [x8, #3504]
  40f224:	b	40f040 <sqrt@plt+0xd190>
  40f228:	mov	x0, xzr
  40f22c:	mov	x1, x19
  40f230:	bl	401b70 <strtok@plt>
  40f234:	mov	x27, x0
  40f238:	cbz	x0, 40f858 <sqrt@plt+0xd9a8>
  40f23c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40f240:	add	x2, x29, #0xc
  40f244:	mov	x0, x27
  40f248:	add	x1, x1, #0xa3c
  40f24c:	bl	401ca0 <__isoc99_sscanf@plt>
  40f250:	cmp	w0, #0x1
  40f254:	b.ne	40f858 <sqrt@plt+0xd9a8>  // b.any
  40f258:	ldr	w8, [x29, #12]
  40f25c:	cmp	w8, #0x0
  40f260:	b.le	40f858 <sqrt@plt+0xd9a8>
  40f264:	add	w8, w8, #0x1
  40f268:	sbfiz	x0, x8, #3, #32
  40f26c:	bl	401a00 <_Znam@plt>
  40f270:	str	x0, [x25, #3488]
  40f274:	mov	x0, xzr
  40f278:	mov	x1, x19
  40f27c:	bl	401b70 <strtok@plt>
  40f280:	mov	x27, x0
  40f284:	mov	x21, xzr
  40f288:	cbnz	x27, 40f2ac <sqrt@plt+0xd3fc>
  40f28c:	add	x0, sp, #0x20
  40f290:	bl	40cb64 <sqrt@plt+0xacb4>
  40f294:	cbz	w0, 40f688 <sqrt@plt+0xd7d8>
  40f298:	ldr	x0, [sp, #64]
  40f29c:	mov	x1, x19
  40f2a0:	bl	401b70 <strtok@plt>
  40f2a4:	cbz	x0, 40f28c <sqrt@plt+0xd3dc>
  40f2a8:	mov	x27, x0
  40f2ac:	mov	x0, x27
  40f2b0:	bl	401a60 <strlen@plt>
  40f2b4:	add	x0, x0, #0x1
  40f2b8:	bl	401a00 <_Znam@plt>
  40f2bc:	mov	x1, x27
  40f2c0:	bl	401b60 <strcpy@plt>
  40f2c4:	ldr	x8, [x25, #3488]
  40f2c8:	mov	x1, x19
  40f2cc:	str	x0, [x8, x21, lsl #3]
  40f2d0:	ldrsw	x20, [x29, #12]
  40f2d4:	mov	x0, xzr
  40f2d8:	add	x21, x21, #0x1
  40f2dc:	bl	401b70 <strtok@plt>
  40f2e0:	cmp	x21, x20
  40f2e4:	mov	x27, x0
  40f2e8:	b.lt	40f288 <sqrt@plt+0xd3d8>  // b.tstop
  40f2ec:	cbnz	x27, 40fa20 <sqrt@plt+0xdb70>
  40f2f0:	ldr	x8, [x25, #3488]
  40f2f4:	ldrsw	x9, [x29, #12]
  40f2f8:	str	xzr, [x8, x9, lsl #3]
  40f2fc:	b	40f040 <sqrt@plt+0xd190>
  40f300:	mov	x0, xzr
  40f304:	mov	x1, x19
  40f308:	bl	401b70 <strtok@plt>
  40f30c:	cbz	x0, 40f990 <sqrt@plt+0xdae0>
  40f310:	add	x2, sp, #0x8
  40f314:	add	x3, sp, #0x10
  40f318:	mov	x1, x24
  40f31c:	bl	40ebfc <sqrt@plt+0xcd4c>
  40f320:	cbnz	w0, 40f348 <sqrt@plt+0xd498>
  40f324:	mov	x0, xzr
  40f328:	mov	x1, x19
  40f32c:	bl	401b70 <strtok@plt>
  40f330:	cbnz	x0, 40f310 <sqrt@plt+0xd460>
  40f334:	b	40f720 <sqrt@plt+0xd870>
  40f338:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f33c:	mov	w9, #0x1                   	// #1
  40f340:	str	w9, [x8, #3464]
  40f344:	b	40f040 <sqrt@plt+0xd190>
  40f348:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f34c:	ldr	w8, [x8, #3424]
  40f350:	ldp	d1, d0, [sp, #8]
  40f354:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f358:	scvtf	d2, w8
  40f35c:	fmul	d0, d0, d2
  40f360:	fmul	d1, d1, d2
  40f364:	fadd	d0, d0, d8
  40f368:	fadd	d1, d1, d8
  40f36c:	fcvtzs	w8, d0
  40f370:	fcvtzs	w9, d1
  40f374:	str	w8, [x10, #3432]
  40f378:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f37c:	str	w9, [x8, #3436]
  40f380:	b	40f040 <sqrt@plt+0xd190>
  40f384:	mov	w8, #0x1                   	// #1
  40f388:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f38c:	str	w8, [x9, #3460]
  40f390:	b	40f040 <sqrt@plt+0xd190>
  40f394:	mov	w0, #0x40                  	// #64
  40f398:	bl	401a00 <_Znam@plt>
  40f39c:	mov	x28, xzr
  40f3a0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f3a4:	mov	w21, #0x10                  	// #16
  40f3a8:	str	x0, [x8, #3496]
  40f3ac:	mov	x0, xzr
  40f3b0:	mov	x1, x19
  40f3b4:	bl	401b70 <strtok@plt>
  40f3b8:	mov	x27, x0
  40f3bc:	cbnz	x0, 40f3e0 <sqrt@plt+0xd530>
  40f3c0:	add	x0, sp, #0x20
  40f3c4:	bl	40cb64 <sqrt@plt+0xacb4>
  40f3c8:	cbz	w0, 40f7f8 <sqrt@plt+0xd948>
  40f3cc:	ldr	x0, [sp, #64]
  40f3d0:	mov	x1, x19
  40f3d4:	bl	401b70 <strtok@plt>
  40f3d8:	cbz	x0, 40f3c0 <sqrt@plt+0xd510>
  40f3dc:	mov	x27, x0
  40f3e0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40f3e4:	add	x2, sp, #0x8
  40f3e8:	add	x3, x29, #0x8
  40f3ec:	mov	x0, x27
  40f3f0:	add	x1, x1, #0xccd
  40f3f4:	bl	401ca0 <__isoc99_sscanf@plt>
  40f3f8:	cmp	w0, #0x1
  40f3fc:	b.eq	40f414 <sqrt@plt+0xd564>  // b.none
  40f400:	cmp	w0, #0x2
  40f404:	b.ne	40f924 <sqrt@plt+0xda74>  // b.any
  40f408:	ldr	w25, [sp, #8]
  40f40c:	ldr	w8, [x29, #8]
  40f410:	b	40f420 <sqrt@plt+0xd570>
  40f414:	ldr	w8, [sp, #8]
  40f418:	mov	w25, w8
  40f41c:	str	w8, [x29, #8]
  40f420:	tbnz	w25, #31, 40f924 <sqrt@plt+0xda74>
  40f424:	cmp	w25, w8
  40f428:	b.gt	40f924 <sqrt@plt+0xda74>
  40f42c:	add	x26, x28, #0x2
  40f430:	cmp	w21, w26
  40f434:	b.ge	40f494 <sqrt@plt+0xd5e4>  // b.tcont
  40f438:	str	x28, [sp]
  40f43c:	mov	x28, x23
  40f440:	mov	x23, x24
  40f444:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f448:	ldr	x27, [x24, #3496]
  40f44c:	lsl	w20, w21, #1
  40f450:	sxtw	x8, w20
  40f454:	sbfiz	x9, x20, #2, #32
  40f458:	cmp	xzr, x8, lsr #62
  40f45c:	csinv	x0, x9, xzr, eq  // eq = none
  40f460:	bl	401a00 <_Znam@plt>
  40f464:	sbfiz	x2, x21, #2, #32
  40f468:	mov	x1, x27
  40f46c:	str	x0, [x24, #3496]
  40f470:	bl	401a20 <memcpy@plt>
  40f474:	cbz	x27, 40f484 <sqrt@plt+0xd5d4>
  40f478:	mov	x0, x27
  40f47c:	bl	401d00 <_ZdaPv@plt>
  40f480:	ldr	w25, [sp, #8]
  40f484:	mov	x24, x23
  40f488:	mov	x23, x28
  40f48c:	ldr	x28, [sp]
  40f490:	b	40f498 <sqrt@plt+0xd5e8>
  40f494:	mov	w20, w21
  40f498:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f49c:	ldr	x8, [x8, #3496]
  40f4a0:	str	w25, [x8, x28, lsl #2]
  40f4a4:	ldr	w9, [sp, #8]
  40f4a8:	cbz	w9, 40f630 <sqrt@plt+0xd780>
  40f4ac:	ldr	w9, [x29, #8]
  40f4b0:	lsl	x10, x28, #2
  40f4b4:	orr	x10, x10, #0x4
  40f4b8:	mov	x28, x26
  40f4bc:	str	w9, [x8, x10]
  40f4c0:	mov	w21, w20
  40f4c4:	b	40f3ac <sqrt@plt+0xd4fc>
  40f4c8:	mov	w0, #0x28                  	// #40
  40f4cc:	bl	401a00 <_Znam@plt>
  40f4d0:	mov	w8, #0x8                   	// #8
  40f4d4:	str	x0, [x22, #3512]
  40f4d8:	str	xzr, [x0]
  40f4dc:	ldr	x9, [x22, #3512]
  40f4e0:	str	xzr, [x9, x8]
  40f4e4:	add	x8, x8, #0x8
  40f4e8:	cmp	x8, #0x28
  40f4ec:	b.ne	40f4dc <sqrt@plt+0xd62c>  // b.any
  40f4f0:	mov	x0, xzr
  40f4f4:	mov	x1, x19
  40f4f8:	bl	401b70 <strtok@plt>
  40f4fc:	cbz	x0, 40f040 <sqrt@plt+0xd190>
  40f500:	mov	x27, x0
  40f504:	mov	x21, xzr
  40f508:	mov	w26, #0x5                   	// #5
  40f50c:	add	x25, x21, #0x1
  40f510:	cmp	w26, w25
  40f514:	b.gt	40f5a4 <sqrt@plt+0xd6f4>
  40f518:	ldr	x28, [x22, #3512]
  40f51c:	lsl	w26, w26, #1
  40f520:	sxtw	x8, w26
  40f524:	sbfiz	x9, x26, #3, #32
  40f528:	cmp	xzr, x8, lsr #61
  40f52c:	csinv	x0, x9, xzr, eq  // eq = none
  40f530:	bl	401a00 <_Znam@plt>
  40f534:	str	x0, [x22, #3512]
  40f538:	cbz	x21, 40f570 <sqrt@plt+0xd6c0>
  40f53c:	ldr	x8, [x28]
  40f540:	cmp	x21, #0x1
  40f544:	str	x8, [x0]
  40f548:	b.eq	40f568 <sqrt@plt+0xd6b8>  // b.none
  40f54c:	mov	w8, #0x1                   	// #1
  40f550:	ldr	x9, [x22, #3512]
  40f554:	ldr	x10, [x28, x8, lsl #3]
  40f558:	str	x10, [x9, x8, lsl #3]
  40f55c:	add	x8, x8, #0x1
  40f560:	cmp	x21, x8
  40f564:	b.ne	40f550 <sqrt@plt+0xd6a0>  // b.any
  40f568:	mov	w8, w21
  40f56c:	b	40f574 <sqrt@plt+0xd6c4>
  40f570:	mov	w8, wzr
  40f574:	cmp	w8, w26
  40f578:	b.ge	40f598 <sqrt@plt+0xd6e8>  // b.tcont
  40f57c:	mov	w8, w8
  40f580:	mov	w9, w26
  40f584:	ldr	x10, [x22, #3512]
  40f588:	str	xzr, [x10, x8, lsl #3]
  40f58c:	add	x8, x8, #0x1
  40f590:	cmp	x9, x8
  40f594:	b.ne	40f584 <sqrt@plt+0xd6d4>  // b.any
  40f598:	cbz	x28, 40f5a4 <sqrt@plt+0xd6f4>
  40f59c:	mov	x0, x28
  40f5a0:	bl	401d00 <_ZdaPv@plt>
  40f5a4:	mov	x0, x27
  40f5a8:	bl	401a60 <strlen@plt>
  40f5ac:	add	x0, x0, #0x1
  40f5b0:	bl	401a00 <_Znam@plt>
  40f5b4:	mov	x1, x27
  40f5b8:	bl	401b60 <strcpy@plt>
  40f5bc:	ldr	x8, [x22, #3512]
  40f5c0:	mov	x1, x19
  40f5c4:	str	x0, [x8, x21, lsl #3]
  40f5c8:	mov	x0, xzr
  40f5cc:	bl	401b70 <strtok@plt>
  40f5d0:	mov	x27, x0
  40f5d4:	mov	x21, x25
  40f5d8:	cbnz	x0, 40f50c <sqrt@plt+0xd65c>
  40f5dc:	b	40f040 <sqrt@plt+0xd190>
  40f5e0:	mov	w8, #0x1                   	// #1
  40f5e4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f5e8:	str	w8, [x9, #3456]
  40f5ec:	b	40f040 <sqrt@plt+0xd190>
  40f5f0:	mov	w8, #0x1                   	// #1
  40f5f4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f5f8:	str	w8, [x9, #3468]
  40f5fc:	b	40f040 <sqrt@plt+0xd190>
  40f600:	mov	w8, #0x1                   	// #1
  40f604:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f608:	str	w8, [x9, #3472]
  40f60c:	b	40f040 <sqrt@plt+0xd190>
  40f610:	mov	x0, xzr
  40f614:	mov	x1, x19
  40f618:	bl	401b70 <strtok@plt>
  40f61c:	cbz	x0, 40fa80 <sqrt@plt+0xdbd0>
  40f620:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  40f624:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f628:	str	x0, [x8, #3480]
  40f62c:	b	40f040 <sqrt@plt+0xd190>
  40f630:	cbnz	w28, 40f040 <sqrt@plt+0xd190>
  40f634:	ldr	w8, [sp, #60]
  40f638:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f63c:	ldr	x0, [sp, #40]
  40f640:	ldr	w1, [sp, #48]
  40f644:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f648:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f64c:	add	x3, x3, #0xd38
  40f650:	add	x2, x2, #0xce7
  40f654:	mov	x4, x3
  40f658:	mov	x5, x3
  40f65c:	bl	40c91c <sqrt@plt+0xaa6c>
  40f660:	b	40fa4c <sqrt@plt+0xdb9c>
  40f664:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f668:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3248>
  40f66c:	add	x1, x1, #0xd38
  40f670:	add	x0, x0, #0xb66
  40f674:	mov	x2, x1
  40f678:	mov	x3, x1
  40f67c:	bl	40c880 <sqrt@plt+0xa9d0>
  40f680:	mov	w19, wzr
  40f684:	b	40fa58 <sqrt@plt+0xdba8>
  40f688:	ldr	w8, [sp, #60]
  40f68c:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f690:	ldr	x0, [sp, #40]
  40f694:	ldr	w1, [sp, #48]
  40f698:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f69c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f6a0:	add	x3, x3, #0xd38
  40f6a4:	add	x2, x2, #0xbf0
  40f6a8:	mov	x4, x3
  40f6ac:	mov	x5, x3
  40f6b0:	bl	40c91c <sqrt@plt+0xaa6c>
  40f6b4:	b	40fa4c <sqrt@plt+0xdb9c>
  40f6b8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f6bc:	ldr	w8, [x8, #3424]
  40f6c0:	cbz	w8, 40f7c8 <sqrt@plt+0xd918>
  40f6c4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f6c8:	ldr	w8, [x8, #3428]
  40f6cc:	cbz	w8, 40f828 <sqrt@plt+0xd978>
  40f6d0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f6d4:	ldr	x8, [x8, #3488]
  40f6d8:	cbz	x8, 40f894 <sqrt@plt+0xd9e4>
  40f6dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f6e0:	ldr	x8, [x8, #3496]
  40f6e4:	cbz	x8, 40f8f4 <sqrt@plt+0xda44>
  40f6e8:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40f6ec:	ldr	w8, [x8, #1024]
  40f6f0:	cmp	w8, #0x0
  40f6f4:	b.le	40f960 <sqrt@plt+0xdab0>
  40f6f8:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40f6fc:	ldr	w8, [x8, #1016]
  40f700:	cmp	w8, #0x0
  40f704:	b.le	40f9c0 <sqrt@plt+0xdb10>
  40f708:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40f70c:	ldr	w8, [x8, #1020]
  40f710:	cmp	w8, #0x0
  40f714:	b.le	40f9f0 <sqrt@plt+0xdb40>
  40f718:	mov	w19, #0x1                   	// #1
  40f71c:	b	40fa50 <sqrt@plt+0xdba0>
  40f720:	ldr	w8, [sp, #60]
  40f724:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f728:	ldr	x0, [sp, #40]
  40f72c:	ldr	w1, [sp, #48]
  40f730:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f734:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f738:	add	x3, x3, #0xd38
  40f73c:	add	x2, x2, #0xc73
  40f740:	mov	x4, x3
  40f744:	mov	x5, x3
  40f748:	bl	40c91c <sqrt@plt+0xaa6c>
  40f74c:	b	40fa4c <sqrt@plt+0xdb9c>
  40f750:	add	x0, sp, #0x10
  40f754:	mov	x1, x27
  40f758:	bl	40c630 <sqrt@plt+0xa780>
  40f75c:	ldr	w8, [sp, #60]
  40f760:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f764:	ldr	x0, [sp, #40]
  40f768:	ldr	w1, [sp, #48]
  40f76c:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f770:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f774:	add	x4, x4, #0xd38
  40f778:	add	x2, x2, #0xb7d
  40f77c:	add	x3, sp, #0x10
  40f780:	mov	x5, x4
  40f784:	bl	40c91c <sqrt@plt+0xaa6c>
  40f788:	b	40fa4c <sqrt@plt+0xdb9c>
  40f78c:	add	x0, sp, #0x10
  40f790:	mov	x1, x28
  40f794:	bl	40c630 <sqrt@plt+0xa780>
  40f798:	ldr	w8, [sp, #60]
  40f79c:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f7a0:	ldr	x0, [sp, #40]
  40f7a4:	ldr	w1, [sp, #48]
  40f7a8:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f7ac:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f7b0:	add	x4, x4, #0xd38
  40f7b4:	add	x2, x2, #0xb9c
  40f7b8:	add	x3, sp, #0x10
  40f7bc:	mov	x5, x4
  40f7c0:	bl	40c91c <sqrt@plt+0xaa6c>
  40f7c4:	b	40fa4c <sqrt@plt+0xdb9c>
  40f7c8:	ldr	w8, [sp, #60]
  40f7cc:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f7d0:	ldr	x0, [sp, #40]
  40f7d4:	ldr	w1, [sp, #48]
  40f7d8:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f7dc:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f7e0:	add	x3, x3, #0xd38
  40f7e4:	add	x2, x2, #0xd6a
  40f7e8:	mov	x4, x3
  40f7ec:	mov	x5, x3
  40f7f0:	bl	40c91c <sqrt@plt+0xaa6c>
  40f7f4:	b	40fa4c <sqrt@plt+0xdb9c>
  40f7f8:	ldr	w8, [sp, #60]
  40f7fc:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f800:	ldr	x0, [sp, #40]
  40f804:	ldr	w1, [sp, #48]
  40f808:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f80c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f810:	add	x3, x3, #0xd38
  40f814:	add	x2, x2, #0xca5
  40f818:	mov	x4, x3
  40f81c:	mov	x5, x3
  40f820:	bl	40c91c <sqrt@plt+0xaa6c>
  40f824:	b	40fa4c <sqrt@plt+0xdb9c>
  40f828:	ldr	w8, [sp, #60]
  40f82c:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f830:	ldr	x0, [sp, #40]
  40f834:	ldr	w1, [sp, #48]
  40f838:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f83c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f840:	add	x3, x3, #0xd38
  40f844:	add	x2, x2, #0xd80
  40f848:	mov	x4, x3
  40f84c:	mov	x5, x3
  40f850:	bl	40c91c <sqrt@plt+0xaa6c>
  40f854:	b	40fa4c <sqrt@plt+0xdb9c>
  40f858:	add	x0, sp, #0x10
  40f85c:	mov	x1, x27
  40f860:	bl	40c630 <sqrt@plt+0xa780>
  40f864:	ldr	w8, [sp, #60]
  40f868:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f86c:	ldr	x0, [sp, #40]
  40f870:	ldr	w1, [sp, #48]
  40f874:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f878:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f87c:	add	x4, x4, #0xd38
  40f880:	add	x2, x2, #0xbd7
  40f884:	add	x3, sp, #0x10
  40f888:	mov	x5, x4
  40f88c:	bl	40c91c <sqrt@plt+0xaa6c>
  40f890:	b	40fa4c <sqrt@plt+0xdb9c>
  40f894:	ldr	w8, [sp, #60]
  40f898:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f89c:	ldr	x0, [sp, #40]
  40f8a0:	ldr	w1, [sp, #48]
  40f8a4:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f8a8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f8ac:	add	x3, x3, #0xd38
  40f8b0:	add	x2, x2, #0xd9c
  40f8b4:	mov	x4, x3
  40f8b8:	mov	x5, x3
  40f8bc:	bl	40c91c <sqrt@plt+0xaa6c>
  40f8c0:	b	40fa4c <sqrt@plt+0xdb9c>
  40f8c4:	ldr	w8, [sp, #60]
  40f8c8:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f8cc:	ldr	x0, [sp, #40]
  40f8d0:	ldr	w1, [sp, #48]
  40f8d4:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f8d8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f8dc:	add	x3, x3, #0xd38
  40f8e0:	add	x2, x2, #0xbb3
  40f8e4:	mov	x4, x3
  40f8e8:	mov	x5, x3
  40f8ec:	bl	40c91c <sqrt@plt+0xaa6c>
  40f8f0:	b	40fa4c <sqrt@plt+0xdb9c>
  40f8f4:	ldr	w8, [sp, #60]
  40f8f8:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f8fc:	ldr	x0, [sp, #40]
  40f900:	ldr	w1, [sp, #48]
  40f904:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f908:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f90c:	add	x3, x3, #0xd38
  40f910:	add	x2, x2, #0xdb4
  40f914:	mov	x4, x3
  40f918:	mov	x5, x3
  40f91c:	bl	40c91c <sqrt@plt+0xaa6c>
  40f920:	b	40fa4c <sqrt@plt+0xdb9c>
  40f924:	add	x0, sp, #0x10
  40f928:	mov	x1, x27
  40f92c:	bl	40c630 <sqrt@plt+0xa780>
  40f930:	ldr	w8, [sp, #60]
  40f934:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f938:	ldr	x0, [sp, #40]
  40f93c:	ldr	w1, [sp, #48]
  40f940:	adrp	x4, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f944:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f948:	add	x4, x4, #0xd38
  40f94c:	add	x2, x2, #0xcd3
  40f950:	add	x3, sp, #0x10
  40f954:	mov	x5, x4
  40f958:	bl	40c91c <sqrt@plt+0xaa6c>
  40f95c:	b	40fa4c <sqrt@plt+0xdb9c>
  40f960:	ldr	w8, [sp, #60]
  40f964:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f968:	ldr	x0, [sp, #40]
  40f96c:	ldr	w1, [sp, #48]
  40f970:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f974:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f978:	add	x3, x3, #0xd38
  40f97c:	add	x2, x2, #0xdcc
  40f980:	mov	x4, x3
  40f984:	mov	x5, x3
  40f988:	bl	40c91c <sqrt@plt+0xaa6c>
  40f98c:	b	40fa4c <sqrt@plt+0xdb9c>
  40f990:	ldr	w8, [sp, #60]
  40f994:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f998:	ldr	x0, [sp, #40]
  40f99c:	ldr	w1, [sp, #48]
  40f9a0:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f9a4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f9a8:	add	x3, x3, #0xd38
  40f9ac:	add	x2, x2, #0xc4c
  40f9b0:	mov	x4, x3
  40f9b4:	mov	x5, x3
  40f9b8:	bl	40c91c <sqrt@plt+0xaa6c>
  40f9bc:	b	40fa4c <sqrt@plt+0xdb9c>
  40f9c0:	ldr	w8, [sp, #60]
  40f9c4:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f9c8:	ldr	x0, [sp, #40]
  40f9cc:	ldr	w1, [sp, #48]
  40f9d0:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40f9d4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40f9d8:	add	x3, x3, #0xd38
  40f9dc:	add	x2, x2, #0xde2
  40f9e0:	mov	x4, x3
  40f9e4:	mov	x5, x3
  40f9e8:	bl	40c91c <sqrt@plt+0xaa6c>
  40f9ec:	b	40fa4c <sqrt@plt+0xdb9c>
  40f9f0:	ldr	w8, [sp, #60]
  40f9f4:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40f9f8:	ldr	x0, [sp, #40]
  40f9fc:	ldr	w1, [sp, #48]
  40fa00:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fa04:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40fa08:	add	x3, x3, #0xd38
  40fa0c:	add	x2, x2, #0xdf2
  40fa10:	mov	x4, x3
  40fa14:	mov	x5, x3
  40fa18:	bl	40c91c <sqrt@plt+0xaa6c>
  40fa1c:	b	40fa4c <sqrt@plt+0xdb9c>
  40fa20:	ldr	w8, [sp, #60]
  40fa24:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40fa28:	ldr	x0, [sp, #40]
  40fa2c:	ldr	w1, [sp, #48]
  40fa30:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fa34:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40fa38:	add	x3, x3, #0xd38
  40fa3c:	add	x2, x2, #0xc18
  40fa40:	mov	x4, x3
  40fa44:	mov	x5, x3
  40fa48:	bl	40c91c <sqrt@plt+0xaa6c>
  40fa4c:	mov	w19, wzr
  40fa50:	add	x0, sp, #0x20
  40fa54:	bl	40cb20 <sqrt@plt+0xac70>
  40fa58:	mov	w0, w19
  40fa5c:	ldp	x20, x19, [sp, #176]
  40fa60:	ldp	x22, x21, [sp, #160]
  40fa64:	ldp	x24, x23, [sp, #144]
  40fa68:	ldp	x26, x25, [sp, #128]
  40fa6c:	ldp	x28, x27, [sp, #112]
  40fa70:	ldp	x29, x30, [sp, #96]
  40fa74:	ldr	d8, [sp, #80]
  40fa78:	add	sp, sp, #0xc0
  40fa7c:	ret
  40fa80:	ldr	w8, [sp, #60]
  40fa84:	cbnz	w8, 40fa4c <sqrt@plt+0xdb9c>
  40fa88:	ldr	x0, [sp, #40]
  40fa8c:	ldr	w1, [sp, #48]
  40fa90:	adrp	x3, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fa94:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3248>
  40fa98:	add	x3, x3, #0xd38
  40fa9c:	add	x2, x2, #0xd3d
  40faa0:	mov	x4, x3
  40faa4:	mov	x5, x3
  40faa8:	bl	40c91c <sqrt@plt+0xaa6c>
  40faac:	b	40fa4c <sqrt@plt+0xdb9c>
  40fab0:	b	40fb04 <sqrt@plt+0xdc54>
  40fab4:	b	40fb04 <sqrt@plt+0xdc54>
  40fab8:	b	40fb04 <sqrt@plt+0xdc54>
  40fabc:	b	40fb04 <sqrt@plt+0xdc54>
  40fac0:	b	40fb04 <sqrt@plt+0xdc54>
  40fac4:	b	40fb04 <sqrt@plt+0xdc54>
  40fac8:	b	40fb04 <sqrt@plt+0xdc54>
  40facc:	b	40fb04 <sqrt@plt+0xdc54>
  40fad0:	b	40fb04 <sqrt@plt+0xdc54>
  40fad4:	b	40fb04 <sqrt@plt+0xdc54>
  40fad8:	b	40fb04 <sqrt@plt+0xdc54>
  40fadc:	b	40fb04 <sqrt@plt+0xdc54>
  40fae0:	b	40fb04 <sqrt@plt+0xdc54>
  40fae4:	b	40fb04 <sqrt@plt+0xdc54>
  40fae8:	b	40fb04 <sqrt@plt+0xdc54>
  40faec:	b	40fb04 <sqrt@plt+0xdc54>
  40faf0:	b	40fb04 <sqrt@plt+0xdc54>
  40faf4:	b	40fb04 <sqrt@plt+0xdc54>
  40faf8:	b	40fb04 <sqrt@plt+0xdc54>
  40fafc:	b	40fb04 <sqrt@plt+0xdc54>
  40fb00:	b	40fb04 <sqrt@plt+0xdc54>
  40fb04:	mov	x19, x0
  40fb08:	add	x0, sp, #0x20
  40fb0c:	bl	40cb20 <sqrt@plt+0xac70>
  40fb10:	mov	x0, x19
  40fb14:	bl	401e00 <_Unwind_Resume@plt>
  40fb18:	ret
  40fb1c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fb20:	ldr	x8, [x9, #3520]
  40fb24:	str	x0, [x9, #3520]
  40fb28:	mov	x0, x8
  40fb2c:	ret
  40fb30:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fb34:	add	x8, x8, #0xd50
  40fb38:	mov	x1, x0
  40fb3c:	mov	x0, x8
  40fb40:	b	4122ec <_ZdlPvm@@Base+0x534>
  40fb44:	stp	x29, x30, [sp, #-48]!
  40fb48:	stp	x22, x21, [sp, #16]
  40fb4c:	stp	x20, x19, [sp, #32]
  40fb50:	mov	x29, sp
  40fb54:	mov	x19, x1
  40fb58:	mov	x20, x0
  40fb5c:	bl	401a60 <strlen@plt>
  40fb60:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fb64:	ldr	x21, [x8, #472]
  40fb68:	mov	x22, x0
  40fb6c:	mov	x0, x21
  40fb70:	bl	401a60 <strlen@plt>
  40fb74:	add	x8, x22, x0
  40fb78:	add	x0, x8, #0x5
  40fb7c:	bl	401a00 <_Znam@plt>
  40fb80:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  40fb84:	add	x1, x1, #0xf86
  40fb88:	mov	x2, x21
  40fb8c:	mov	x3, x20
  40fb90:	mov	x22, x0
  40fb94:	bl	401b80 <sprintf@plt>
  40fb98:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  40fb9c:	add	x0, x0, #0xd50
  40fba0:	mov	x1, x22
  40fba4:	mov	x2, x19
  40fba8:	bl	4123e8 <_ZdlPvm@@Base+0x630>
  40fbac:	mov	x19, x0
  40fbb0:	mov	x0, x22
  40fbb4:	bl	401d00 <_ZdaPv@plt>
  40fbb8:	mov	x0, x19
  40fbbc:	ldp	x20, x19, [sp, #32]
  40fbc0:	ldp	x22, x21, [sp, #16]
  40fbc4:	ldp	x29, x30, [sp], #48
  40fbc8:	ret
  40fbcc:	ldp	d2, d0, [x0]
  40fbd0:	add	v0.2s, v0.2s, v2.2s
  40fbd4:	sxtl	v0.2d, v0.2s
  40fbd8:	scvtf	v0.2d, v0.2d
  40fbdc:	fmul	v1.2d, v0.2d, v0.2d
  40fbe0:	faddp	d1, v1.2d
  40fbe4:	fcmp	d1, #0.0
  40fbe8:	b.eq	40fc24 <sqrt@plt+0xdd74>  // b.none
  40fbec:	sxtl	v2.2d, v2.2s
  40fbf0:	scvtf	v2.2d, v2.2d
  40fbf4:	mov	d5, v2.d[1]
  40fbf8:	fmul	d4, d2, v0.d[0]
  40fbfc:	fmul	d5, d5, v0.d[1]
  40fc00:	fadd	d4, d4, d5
  40fc04:	fmov	d3, #5.000000000000000000e-01
  40fc08:	fdiv	d1, d4, d1
  40fc0c:	fsub	d1, d3, d1
  40fc10:	fmul	v0.2d, v0.2d, v1.d[0]
  40fc14:	fadd	v0.2d, v0.2d, v2.2d
  40fc18:	mov	w0, #0x1                   	// #1
  40fc1c:	str	q0, [x1]
  40fc20:	ret
  40fc24:	mov	w0, wzr
  40fc28:	ret
  40fc2c:	sub	sp, sp, #0x50
  40fc30:	stp	x29, x30, [sp, #64]
  40fc34:	add	x29, sp, #0x40
  40fc38:	ldp	x9, x8, [x29, #16]
  40fc3c:	fmul	d0, d0, d0
  40fc40:	fmul	d1, d1, d1
  40fc44:	fadd	d1, d0, d1
  40fc48:	fsqrt	d0, d1
  40fc4c:	fcmp	d0, d0
  40fc50:	b.vs	40fd48 <sqrt@plt+0xde98>
  40fc54:	str	w4, [x7]
  40fc58:	str	w4, [x6]
  40fc5c:	str	w5, [x8]
  40fc60:	str	w5, [x9]
  40fc64:	ldr	w10, [x7]
  40fc68:	neg	w14, w2
  40fc6c:	neg	w15, w3
  40fc70:	cmp	w10, w14
  40fc74:	mov	x10, x7
  40fc78:	b.lt	40fc8c <sqrt@plt+0xdddc>  // b.tstop
  40fc7c:	ldr	w10, [x6]
  40fc80:	cmp	w10, w14
  40fc84:	mov	x10, x6
  40fc88:	b.le	40fc90 <sqrt@plt+0xdde0>
  40fc8c:	str	w14, [x10]
  40fc90:	ldr	w10, [x8]
  40fc94:	cmp	w10, w15
  40fc98:	mov	x10, x8
  40fc9c:	b.lt	40fcb0 <sqrt@plt+0xde00>  // b.tstop
  40fca0:	ldr	w10, [x9]
  40fca4:	cmp	w10, w15
  40fca8:	mov	x10, x9
  40fcac:	b.le	40fcb4 <sqrt@plt+0xde04>
  40fcb0:	str	w15, [x10]
  40fcb4:	cmp	w5, #0x0
  40fcb8:	mov	w11, #0x3                   	// #3
  40fcbc:	mov	w13, #0x1                   	// #1
  40fcc0:	csel	w12, wzr, w11, ge  // ge = tcont
  40fcc4:	cinc	w16, w13, lt  // lt = tstop
  40fcc8:	cmp	w4, #0x0
  40fccc:	csel	w12, w12, w16, ge  // ge = tcont
  40fcd0:	cmp	w15, #0x0
  40fcd4:	csel	w11, wzr, w11, ge  // ge = tcont
  40fcd8:	cinc	w13, w13, lt  // lt = tstop
  40fcdc:	cmp	w14, #0x0
  40fce0:	csel	w13, w11, w13, ge  // ge = tcont
  40fce4:	add	w10, w2, w0
  40fce8:	cmp	w12, w13
  40fcec:	add	w11, w3, w1
  40fcf0:	b.hi	40fd18 <sqrt@plt+0xde68>  // b.pmore
  40fcf4:	b.ne	40fd1c <sqrt@plt+0xde6c>  // b.any
  40fcf8:	scvtf	d1, w4
  40fcfc:	scvtf	d2, w15
  40fd00:	scvtf	d3, w14
  40fd04:	scvtf	d4, w5
  40fd08:	fmul	d1, d2, d1
  40fd0c:	fmul	d2, d3, d4
  40fd10:	fcmp	d1, d2
  40fd14:	b.pl	40fdd4 <sqrt@plt+0xdf24>  // b.nfrst
  40fd18:	orr	w13, w13, #0x4
  40fd1c:	cmp	w12, w13
  40fd20:	b.ge	40fdd4 <sqrt@plt+0xdf24>  // b.tcont
  40fd24:	adrp	x15, 415000 <_ZdlPvm@@Base+0x3248>
  40fd28:	and	w16, w12, #0x3
  40fd2c:	add	x15, x15, #0xf8f
  40fd30:	fcvtzs	w14, d0
  40fd34:	adr	x17, 40fdac <sqrt@plt+0xdefc>
  40fd38:	ldrb	w18, [x15, x16]
  40fd3c:	add	x17, x17, x18, lsl #2
  40fd40:	neg	w16, w14
  40fd44:	br	x17
  40fd48:	mov	v0.16b, v1.16b
  40fd4c:	stur	x7, [x29, #-8]
  40fd50:	str	x6, [sp, #24]
  40fd54:	stur	w5, [x29, #-12]
  40fd58:	str	w4, [sp, #20]
  40fd5c:	stur	w3, [x29, #-16]
  40fd60:	str	w1, [sp, #16]
  40fd64:	stur	w2, [x29, #-20]
  40fd68:	str	w0, [sp, #12]
  40fd6c:	str	x8, [sp, #32]
  40fd70:	str	x9, [sp]
  40fd74:	bl	401eb0 <sqrt@plt>
  40fd78:	ldr	x9, [sp]
  40fd7c:	ldp	x6, x8, [sp, #24]
  40fd80:	ldp	w0, w1, [sp, #12]
  40fd84:	ldp	w2, w3, [x29, #-20]
  40fd88:	ldr	w4, [sp, #20]
  40fd8c:	ldur	w5, [x29, #-12]
  40fd90:	ldur	x7, [x29, #-8]
  40fd94:	b	40fc54 <sqrt@plt+0xdda4>
  40fd98:	and	w17, w12, #0x3
  40fd9c:	adr	x18, 40fdac <sqrt@plt+0xdefc>
  40fda0:	ldrb	w0, [x15, x17]
  40fda4:	add	x18, x18, x0, lsl #2
  40fda8:	br	x18
  40fdac:	str	w14, [x8]
  40fdb0:	b	40fdc8 <sqrt@plt+0xdf18>
  40fdb4:	str	w14, [x7]
  40fdb8:	b	40fdc8 <sqrt@plt+0xdf18>
  40fdbc:	str	w16, [x6]
  40fdc0:	b	40fdc8 <sqrt@plt+0xdf18>
  40fdc4:	str	w16, [x9]
  40fdc8:	add	w12, w12, #0x1
  40fdcc:	cmp	w13, w12
  40fdd0:	b.ne	40fd98 <sqrt@plt+0xdee8>  // b.any
  40fdd4:	ldr	w12, [x6]
  40fdd8:	add	w12, w12, w10
  40fddc:	str	w12, [x6]
  40fde0:	ldr	w12, [x7]
  40fde4:	add	w10, w12, w10
  40fde8:	str	w10, [x7]
  40fdec:	ldr	w10, [x9]
  40fdf0:	add	w10, w10, w11
  40fdf4:	str	w10, [x9]
  40fdf8:	ldr	w9, [x8]
  40fdfc:	add	w9, w9, w11
  40fe00:	str	w9, [x8]
  40fe04:	ldp	x29, x30, [sp, #64]
  40fe08:	add	sp, sp, #0x50
  40fe0c:	ret
  40fe10:	sub	sp, sp, #0xc0
  40fe14:	stp	x29, x30, [sp, #96]
  40fe18:	stp	x28, x27, [sp, #112]
  40fe1c:	stp	x26, x25, [sp, #128]
  40fe20:	stp	x24, x23, [sp, #144]
  40fe24:	stp	x22, x21, [sp, #160]
  40fe28:	stp	x20, x19, [sp, #176]
  40fe2c:	ldrb	w8, [x2]
  40fe30:	ldr	w9, [x7, #4]
  40fe34:	add	x29, sp, #0x60
  40fe38:	cmp	w8, #0x3a
  40fe3c:	csel	w28, wzr, w9, eq  // eq = none
  40fe40:	cmp	w0, #0x1
  40fe44:	b.lt	4101c4 <sqrt@plt+0xe314>  // b.tstop
  40fe48:	ldr	w22, [x7]
  40fe4c:	mov	x19, x7
  40fe50:	mov	x27, x4
  40fe54:	mov	x20, x3
  40fe58:	mov	x24, x2
  40fe5c:	mov	w23, w0
  40fe60:	mov	x25, x1
  40fe64:	mov	w21, w5
  40fe68:	str	xzr, [x7, #16]
  40fe6c:	stur	w5, [x29, #-8]
  40fe70:	cbz	w22, 40fee0 <sqrt@plt+0xe030>
  40fe74:	ldr	w8, [x19, #24]
  40fe78:	cbz	w8, 40fee8 <sqrt@plt+0xe038>
  40fe7c:	mov	x26, x19
  40fe80:	ldr	x21, [x26, #32]!
  40fe84:	cbz	x21, 40ff60 <sqrt@plt+0xe0b0>
  40fe88:	ldrb	w8, [x21]
  40fe8c:	cbz	w8, 40ff60 <sqrt@plt+0xe0b0>
  40fe90:	cbz	x20, 4102b0 <sqrt@plt+0xe400>
  40fe94:	ldr	x8, [x25, w22, sxtw #3]
  40fe98:	ldrb	w9, [x8, #1]
  40fe9c:	str	x8, [sp, #32]
  40fea0:	cmp	w9, #0x2d
  40fea4:	b.eq	40febc <sqrt@plt+0xe00c>  // b.none
  40fea8:	ldur	w8, [x29, #-8]
  40feac:	cbz	w8, 4102b0 <sqrt@plt+0xe400>
  40feb0:	ldr	x8, [sp, #32]
  40feb4:	ldrb	w8, [x8, #2]
  40feb8:	cbz	w8, 410298 <sqrt@plt+0xe3e8>
  40febc:	str	x26, [sp, #40]
  40fec0:	sxtw	x10, w22
  40fec4:	mov	x26, x21
  40fec8:	ldrb	w8, [x26]
  40fecc:	cbz	w8, 4100b8 <sqrt@plt+0xe208>
  40fed0:	cmp	w8, #0x3d
  40fed4:	b.eq	4100b8 <sqrt@plt+0xe208>  // b.none
  40fed8:	add	x26, x26, #0x1
  40fedc:	b	40fec8 <sqrt@plt+0xe018>
  40fee0:	mov	w22, #0x1                   	// #1
  40fee4:	str	w22, [x19]
  40fee8:	stp	w22, w22, [x19, #48]
  40feec:	str	xzr, [x19, #32]
  40fef0:	cbz	w6, 40fefc <sqrt@plt+0xe04c>
  40fef4:	mov	w8, #0x1                   	// #1
  40fef8:	b	40ff10 <sqrt@plt+0xe060>
  40fefc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  40ff00:	add	x0, x0, #0x11b
  40ff04:	bl	401db0 <getenv@plt>
  40ff08:	cmp	x0, #0x0
  40ff0c:	cset	w8, ne  // ne = any
  40ff10:	str	w8, [x19, #44]
  40ff14:	ldrb	w9, [x24]
  40ff18:	cmp	w9, #0x2b
  40ff1c:	b.eq	40ff34 <sqrt@plt+0xe084>  // b.none
  40ff20:	cmp	w9, #0x2d
  40ff24:	b.ne	40ff40 <sqrt@plt+0xe090>  // b.any
  40ff28:	mov	w8, #0x2                   	// #2
  40ff2c:	str	w8, [x19, #40]
  40ff30:	b	40ff38 <sqrt@plt+0xe088>
  40ff34:	str	wzr, [x19, #40]
  40ff38:	add	x24, x24, #0x1
  40ff3c:	b	40ff54 <sqrt@plt+0xe0a4>
  40ff40:	cbz	w8, 40ff4c <sqrt@plt+0xe09c>
  40ff44:	str	wzr, [x19, #40]
  40ff48:	b	40ff54 <sqrt@plt+0xe0a4>
  40ff4c:	mov	w8, #0x1                   	// #1
  40ff50:	str	w8, [x19, #40]
  40ff54:	mov	w8, #0x1                   	// #1
  40ff58:	add	x26, x19, #0x20
  40ff5c:	str	w8, [x19, #24]
  40ff60:	ldr	w21, [x19, #52]
  40ff64:	cmp	w21, w22
  40ff68:	b.le	40ff74 <sqrt@plt+0xe0c4>
  40ff6c:	mov	w21, w22
  40ff70:	str	w22, [x19, #52]
  40ff74:	ldr	w8, [x19, #48]
  40ff78:	cmp	w8, w22
  40ff7c:	b.le	40ff88 <sqrt@plt+0xe0d8>
  40ff80:	mov	w8, w22
  40ff84:	str	w22, [x19, #48]
  40ff88:	ldr	w9, [x19, #40]
  40ff8c:	cmp	w9, #0x1
  40ff90:	b.ne	410008 <sqrt@plt+0xe158>  // b.any
  40ff94:	cmp	w8, w21
  40ff98:	b.eq	40ffb8 <sqrt@plt+0xe108>  // b.none
  40ff9c:	cmp	w21, w22
  40ffa0:	b.eq	40ffb8 <sqrt@plt+0xe108>  // b.none
  40ffa4:	mov	x0, x25
  40ffa8:	mov	x1, x19
  40ffac:	bl	410810 <sqrt@plt+0xe960>
  40ffb0:	ldr	w22, [x19]
  40ffb4:	b	40ffc4 <sqrt@plt+0xe114>
  40ffb8:	cmp	w21, w22
  40ffbc:	b.eq	40ffc4 <sqrt@plt+0xe114>  // b.none
  40ffc0:	str	w22, [x19, #48]
  40ffc4:	cmp	w22, w23
  40ffc8:	b.ge	410000 <sqrt@plt+0xe150>  // b.tcont
  40ffcc:	add	x8, x25, w22, sxtw #3
  40ffd0:	ldr	x9, [x8]
  40ffd4:	ldrb	w10, [x9]
  40ffd8:	cmp	w10, #0x2d
  40ffdc:	b.ne	40ffe8 <sqrt@plt+0xe138>  // b.any
  40ffe0:	ldrb	w9, [x9, #1]
  40ffe4:	cbnz	w9, 410000 <sqrt@plt+0xe150>
  40ffe8:	add	w22, w22, #0x1
  40ffec:	cmp	w23, w22
  40fff0:	add	x8, x8, #0x8
  40fff4:	str	w22, [x19]
  40fff8:	b.ne	40ffd0 <sqrt@plt+0xe120>  // b.any
  40fffc:	mov	w22, w23
  410000:	mov	w21, w22
  410004:	str	w22, [x19, #52]
  410008:	cmp	w22, w23
  41000c:	b.eq	4101b4 <sqrt@plt+0xe304>  // b.none
  410010:	ldr	x0, [x25, w22, sxtw #3]
  410014:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  410018:	add	x1, x1, #0xa04
  41001c:	bl	401d40 <strcmp@plt>
  410020:	cbz	w0, 410070 <sqrt@plt+0xe1c0>
  410024:	cmp	w22, w23
  410028:	b.eq	4101b4 <sqrt@plt+0xe304>  // b.none
  41002c:	sxtw	x8, w22
  410030:	ldr	x8, [x25, x8, lsl #3]
  410034:	ldrb	w9, [x8]
  410038:	cmp	w9, #0x2d
  41003c:	b.ne	41009c <sqrt@plt+0xe1ec>  // b.any
  410040:	mov	x9, x8
  410044:	ldrb	w10, [x9, #1]!
  410048:	cbz	w10, 41009c <sqrt@plt+0xe1ec>
  41004c:	cmp	x20, #0x0
  410050:	cset	w8, ne  // ne = any
  410054:	cmp	w10, #0x2d
  410058:	cset	w10, eq  // eq = none
  41005c:	and	w8, w8, w10
  410060:	add	x21, x9, x8
  410064:	str	x21, [x26]
  410068:	cbnz	x20, 40fe94 <sqrt@plt+0xdfe4>
  41006c:	b	4102b0 <sqrt@plt+0xe400>
  410070:	ldr	w9, [x19, #48]
  410074:	add	w8, w22, #0x1
  410078:	str	w8, [x19]
  41007c:	cmp	w9, w21
  410080:	b.eq	41019c <sqrt@plt+0xe2ec>  // b.none
  410084:	cmp	w21, w8
  410088:	b.eq	41019c <sqrt@plt+0xe2ec>  // b.none
  41008c:	mov	x0, x25
  410090:	mov	x1, x19
  410094:	bl	410810 <sqrt@plt+0xe960>
  410098:	b	4101a8 <sqrt@plt+0xe2f8>
  41009c:	ldr	w9, [x19, #40]
  4100a0:	cbz	w9, 4101c4 <sqrt@plt+0xe314>
  4100a4:	add	w9, w22, #0x1
  4100a8:	str	x8, [x19, #16]
  4100ac:	str	w9, [x19]
  4100b0:	mov	w27, #0x1                   	// #1
  4100b4:	b	4101c8 <sqrt@plt+0xe318>
  4100b8:	stur	w28, [x29, #-44]
  4100bc:	ldr	x28, [x20]
  4100c0:	cbz	x28, 410244 <sqrt@plt+0xe394>
  4100c4:	stur	x27, [x29, #-40]
  4100c8:	stp	x24, x25, [sp, #8]
  4100cc:	mov	w25, wzr
  4100d0:	sub	x27, x26, x21
  4100d4:	mov	w8, #0xffffffff            	// #-1
  4100d8:	mov	x24, x20
  4100dc:	str	x10, [sp]
  4100e0:	str	w9, [sp, #28]
  4100e4:	stur	xzr, [x29, #-16]
  4100e8:	stp	w8, wzr, [x29, #-28]
  4100ec:	mov	x0, x28
  4100f0:	mov	x1, x21
  4100f4:	mov	x2, x27
  4100f8:	bl	401c40 <strncmp@plt>
  4100fc:	cbnz	w0, 410164 <sqrt@plt+0xe2b4>
  410100:	mov	x0, x28
  410104:	bl	401a60 <strlen@plt>
  410108:	cmp	w27, w0
  41010c:	b.eq	4101ec <sqrt@plt+0xe33c>  // b.none
  410110:	ldur	x10, [x29, #-16]
  410114:	cbz	x10, 41015c <sqrt@plt+0xe2ac>
  410118:	ldur	w8, [x29, #-8]
  41011c:	cbnz	w8, 410150 <sqrt@plt+0xe2a0>
  410120:	ldr	w8, [x10, #8]
  410124:	ldr	w9, [x24, #8]
  410128:	cmp	w8, w9
  41012c:	b.ne	410150 <sqrt@plt+0xe2a0>  // b.any
  410130:	ldr	x8, [x10, #16]
  410134:	ldr	x9, [x24, #16]
  410138:	cmp	x8, x9
  41013c:	b.ne	410150 <sqrt@plt+0xe2a0>  // b.any
  410140:	ldr	w8, [x10, #24]
  410144:	ldr	w9, [x24, #24]
  410148:	cmp	w8, w9
  41014c:	b.eq	410164 <sqrt@plt+0xe2b4>  // b.none
  410150:	mov	w8, #0x1                   	// #1
  410154:	stur	w8, [x29, #-24]
  410158:	b	410164 <sqrt@plt+0xe2b4>
  41015c:	stur	x24, [x29, #-16]
  410160:	stur	w25, [x29, #-28]
  410164:	ldr	x28, [x24, #32]!
  410168:	add	w25, w25, #0x1
  41016c:	cbnz	x28, 4100ec <sqrt@plt+0xe23c>
  410170:	ldr	x25, [sp, #16]
  410174:	ldur	w8, [x29, #-24]
  410178:	cbz	w8, 410204 <sqrt@plt+0xe354>
  41017c:	ldur	w8, [x29, #-44]
  410180:	cbnz	w8, 41066c <sqrt@plt+0xe7bc>
  410184:	mov	x0, x21
  410188:	bl	401a60 <strlen@plt>
  41018c:	add	x8, x21, x0
  410190:	add	w9, w22, #0x1
  410194:	str	wzr, [x19, #8]
  410198:	b	4104e4 <sqrt@plt+0xe634>
  41019c:	cmp	w9, w21
  4101a0:	b.ne	4101a8 <sqrt@plt+0xe2f8>  // b.any
  4101a4:	str	w8, [x19, #48]
  4101a8:	str	w23, [x19, #52]
  4101ac:	str	w23, [x19]
  4101b0:	mov	w21, w23
  4101b4:	ldr	w8, [x19, #48]
  4101b8:	cmp	w8, w21
  4101bc:	b.eq	4101c4 <sqrt@plt+0xe314>  // b.none
  4101c0:	str	w8, [x19]
  4101c4:	mov	w27, #0xffffffff            	// #-1
  4101c8:	mov	w0, w27
  4101cc:	ldp	x20, x19, [sp, #176]
  4101d0:	ldp	x22, x21, [sp, #160]
  4101d4:	ldp	x24, x23, [sp, #144]
  4101d8:	ldp	x26, x25, [sp, #128]
  4101dc:	ldp	x28, x27, [sp, #112]
  4101e0:	ldp	x29, x30, [sp, #96]
  4101e4:	add	sp, sp, #0xc0
  4101e8:	ret
  4101ec:	mov	x28, x24
  4101f0:	stur	w25, [x29, #-28]
  4101f4:	ldp	x24, x25, [sp, #8]
  4101f8:	ldur	x27, [x29, #-40]
  4101fc:	ldr	x8, [sp]
  410200:	b	410218 <sqrt@plt+0xe368>
  410204:	ldp	x8, x24, [sp]
  410208:	ldur	x27, [x29, #-40]
  41020c:	ldur	x28, [x29, #-16]
  410210:	ldr	w9, [sp, #28]
  410214:	cbz	x28, 410244 <sqrt@plt+0xe394>
  410218:	add	x8, x8, #0x1
  41021c:	str	w8, [x19]
  410220:	ldrb	w10, [x26]
  410224:	ldr	w9, [x28, #8]
  410228:	cbz	w10, 410370 <sqrt@plt+0xe4c0>
  41022c:	ldur	w8, [x29, #-44]
  410230:	cbz	w9, 4103dc <sqrt@plt+0xe52c>
  410234:	ldr	x20, [sp, #40]
  410238:	add	x8, x26, #0x1
  41023c:	str	x8, [x19, #16]
  410240:	b	410398 <sqrt@plt+0xe4e8>
  410244:	ldr	x26, [sp, #40]
  410248:	ldur	w28, [x29, #-44]
  41024c:	ldur	w8, [x29, #-8]
  410250:	cbz	w8, 410274 <sqrt@plt+0xe3c4>
  410254:	cmp	w9, #0x2d
  410258:	b.eq	410274 <sqrt@plt+0xe3c4>  // b.none
  41025c:	ldrb	w1, [x21]
  410260:	mov	x0, x24
  410264:	str	w9, [sp, #28]
  410268:	bl	401b20 <strchr@plt>
  41026c:	ldr	w9, [sp, #28]
  410270:	cbnz	x0, 4102b0 <sqrt@plt+0xe400>
  410274:	cbnz	w28, 41062c <sqrt@plt+0xe77c>
  410278:	ldr	w8, [x19]
  41027c:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2248>
  410280:	add	x9, x9, #0xf0b
  410284:	str	wzr, [x19, #8]
  410288:	add	w8, w8, #0x1
  41028c:	str	x9, [x19, #32]
  410290:	str	w8, [x19]
  410294:	b	4104ec <sqrt@plt+0xe63c>
  410298:	mov	x0, x24
  41029c:	mov	w1, w9
  4102a0:	str	w9, [sp, #28]
  4102a4:	bl	401b20 <strchr@plt>
  4102a8:	ldr	w9, [sp, #28]
  4102ac:	cbz	x0, 40febc <sqrt@plt+0xe00c>
  4102b0:	add	x8, x21, #0x1
  4102b4:	str	x8, [x26]
  4102b8:	stur	x27, [x29, #-40]
  4102bc:	ldrb	w27, [x21]
  4102c0:	mov	x0, x24
  4102c4:	stur	x8, [x29, #-8]
  4102c8:	mov	w1, w27
  4102cc:	bl	401b20 <strchr@plt>
  4102d0:	ldrb	w8, [x21, #1]
  4102d4:	cbnz	w8, 4102e0 <sqrt@plt+0xe430>
  4102d8:	add	w22, w22, #0x1
  4102dc:	str	w22, [x19]
  4102e0:	cmp	w27, #0x3a
  4102e4:	b.eq	410328 <sqrt@plt+0xe478>  // b.none
  4102e8:	cbz	x0, 410328 <sqrt@plt+0xe478>
  4102ec:	ldrb	w9, [x0]
  4102f0:	ldrb	w8, [x0, #1]
  4102f4:	cmp	w9, #0x57
  4102f8:	b.ne	410334 <sqrt@plt+0xe484>  // b.any
  4102fc:	cmp	w8, #0x3b
  410300:	b.ne	410334 <sqrt@plt+0xe484>  // b.any
  410304:	ldur	x9, [x29, #-8]
  410308:	ldrb	w8, [x9]
  41030c:	cbz	w8, 41035c <sqrt@plt+0xe4ac>
  410310:	add	w8, w22, #0x1
  410314:	str	x25, [sp, #16]
  410318:	str	x9, [x19, #16]
  41031c:	stur	w8, [x29, #-28]
  410320:	str	w8, [x19]
  410324:	b	41041c <sqrt@plt+0xe56c>
  410328:	cbnz	w28, 410548 <sqrt@plt+0xe698>
  41032c:	str	w27, [x19, #8]
  410330:	b	4104ec <sqrt@plt+0xe63c>
  410334:	cmp	w8, #0x3a
  410338:	b.ne	4101c8 <sqrt@plt+0xe318>  // b.any
  41033c:	ldur	x10, [x29, #-8]
  410340:	ldrb	w9, [x0, #2]
  410344:	ldrb	w8, [x10]
  410348:	cmp	w9, #0x3a
  41034c:	b.ne	4103c4 <sqrt@plt+0xe514>  // b.any
  410350:	cbnz	w8, 4103c8 <sqrt@plt+0xe518>
  410354:	str	xzr, [x19, #16]
  410358:	b	4103d4 <sqrt@plt+0xe524>
  41035c:	cmp	w22, w23
  410360:	b.ne	410404 <sqrt@plt+0xe554>  // b.any
  410364:	cbnz	w28, 410740 <sqrt@plt+0xe890>
  410368:	str	w27, [x19, #8]
  41036c:	b	410618 <sqrt@plt+0xe768>
  410370:	cmp	w9, #0x1
  410374:	ldr	x20, [sp, #40]
  410378:	ldur	w9, [x29, #-44]
  41037c:	b.ne	410398 <sqrt@plt+0xe4e8>  // b.any
  410380:	cmp	w8, w23
  410384:	b.ge	4105fc <sqrt@plt+0xe74c>  // b.tcont
  410388:	add	w9, w22, #0x2
  41038c:	str	w9, [x19]
  410390:	ldr	x8, [x25, x8, lsl #3]
  410394:	b	41023c <sqrt@plt+0xe38c>
  410398:	mov	x0, x21
  41039c:	bl	401a60 <strlen@plt>
  4103a0:	add	x8, x21, x0
  4103a4:	str	x8, [x20]
  4103a8:	cbz	x27, 4103b4 <sqrt@plt+0xe504>
  4103ac:	ldur	w8, [x29, #-28]
  4103b0:	str	w8, [x27]
  4103b4:	ldr	x8, [x28, #16]
  4103b8:	ldr	w27, [x28, #24]
  4103bc:	cbnz	x8, 4105f0 <sqrt@plt+0xe740>
  4103c0:	b	4101c8 <sqrt@plt+0xe318>
  4103c4:	cbz	w8, 41057c <sqrt@plt+0xe6cc>
  4103c8:	add	w8, w22, #0x1
  4103cc:	str	x10, [x19, #16]
  4103d0:	str	w8, [x19]
  4103d4:	str	xzr, [x26]
  4103d8:	b	4101c8 <sqrt@plt+0xe318>
  4103dc:	cbnz	w8, 410710 <sqrt@plt+0xe860>
  4103e0:	ldr	x20, [x19, #32]
  4103e4:	mov	x0, x20
  4103e8:	bl	401a60 <strlen@plt>
  4103ec:	add	x8, x20, x0
  4103f0:	str	x8, [x19, #32]
  4103f4:	ldr	w8, [x28, #24]
  4103f8:	mov	w27, #0x3f                  	// #63
  4103fc:	str	w8, [x19, #8]
  410400:	b	4101c8 <sqrt@plt+0xe318>
  410404:	add	w8, w22, #0x1
  410408:	str	w8, [x19]
  41040c:	ldr	x9, [x25, w22, sxtw #3]
  410410:	stur	w8, [x29, #-28]
  410414:	str	x25, [sp, #16]
  410418:	str	x9, [x19, #16]
  41041c:	mov	x25, x9
  410420:	str	x9, [x26]
  410424:	ldrb	w21, [x25]
  410428:	cbz	w21, 41043c <sqrt@plt+0xe58c>
  41042c:	cmp	w21, #0x3d
  410430:	b.eq	41043c <sqrt@plt+0xe58c>  // b.none
  410434:	add	x25, x25, #0x1
  410438:	b	410424 <sqrt@plt+0xe574>
  41043c:	ldr	x27, [x20]
  410440:	cbz	x27, 41053c <sqrt@plt+0xe68c>
  410444:	str	x26, [sp, #40]
  410448:	sub	x26, x25, x9
  41044c:	stur	w28, [x29, #-44]
  410450:	str	x24, [sp, #8]
  410454:	mov	w24, wzr
  410458:	mov	w28, wzr
  41045c:	mov	x22, x9
  410460:	and	x8, x26, #0xffffffff
  410464:	stur	wzr, [x29, #-16]
  410468:	stur	xzr, [x29, #-8]
  41046c:	stur	x8, [x29, #-24]
  410470:	mov	x0, x27
  410474:	mov	x1, x22
  410478:	mov	x2, x26
  41047c:	bl	401c40 <strncmp@plt>
  410480:	cbnz	w0, 4104b8 <sqrt@plt+0xe608>
  410484:	mov	x0, x27
  410488:	bl	401a60 <strlen@plt>
  41048c:	ldur	x8, [x29, #-24]
  410490:	cmp	x8, x0
  410494:	b.eq	4104f4 <sqrt@plt+0xe644>  // b.none
  410498:	ldur	x8, [x29, #-8]
  41049c:	cmp	x8, #0x0
  4104a0:	csel	x8, x20, x8, eq  // eq = none
  4104a4:	stur	x8, [x29, #-8]
  4104a8:	ldur	w8, [x29, #-16]
  4104ac:	csinc	w28, w28, wzr, eq  // eq = none
  4104b0:	csel	w8, w24, w8, eq  // eq = none
  4104b4:	stur	w8, [x29, #-16]
  4104b8:	ldr	x27, [x20, #32]!
  4104bc:	add	w24, w24, #0x1
  4104c0:	cbnz	x27, 410470 <sqrt@plt+0xe5c0>
  4104c4:	cbz	w28, 410508 <sqrt@plt+0xe658>
  4104c8:	ldur	w8, [x29, #-44]
  4104cc:	cbnz	w8, 4106e0 <sqrt@plt+0xe830>
  4104d0:	ldur	w21, [x29, #-28]
  4104d4:	mov	x0, x22
  4104d8:	bl	401a60 <strlen@plt>
  4104dc:	add	x8, x22, x0
  4104e0:	add	w9, w21, #0x1
  4104e4:	str	x8, [x19, #32]
  4104e8:	str	w9, [x19]
  4104ec:	mov	w27, #0x3f                  	// #63
  4104f0:	b	4101c8 <sqrt@plt+0xe318>
  4104f4:	mov	x27, x20
  4104f8:	ldr	x20, [sp, #8]
  4104fc:	ldr	x26, [sp, #40]
  410500:	ldur	w9, [x29, #-44]
  410504:	b	410520 <sqrt@plt+0xe670>
  410508:	ldr	x20, [sp, #8]
  41050c:	ldr	x26, [sp, #40]
  410510:	ldur	w9, [x29, #-44]
  410514:	ldur	x27, [x29, #-8]
  410518:	ldur	w24, [x29, #-16]
  41051c:	cbz	x27, 41053c <sqrt@plt+0xe68c>
  410520:	ldr	w8, [x27, #8]
  410524:	cbz	w21, 4105a0 <sqrt@plt+0xe6f0>
  410528:	ldur	x21, [x29, #-40]
  41052c:	cbz	w8, 410654 <sqrt@plt+0xe7a4>
  410530:	add	x8, x25, #0x1
  410534:	str	x8, [x19, #16]
  410538:	b	4105cc <sqrt@plt+0xe71c>
  41053c:	str	xzr, [x26]
  410540:	mov	w27, #0x57                  	// #87
  410544:	b	4101c8 <sqrt@plt+0xe318>
  410548:	ldr	w8, [x19, #44]
  41054c:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410550:	ldr	x0, [x9, #56]
  410554:	ldr	x2, [x25]
  410558:	adrp	x9, 416000 <_ZdlPvm@@Base+0x4248>
  41055c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x4248>
  410560:	add	x9, x9, #0x71
  410564:	add	x10, x10, #0x8b
  410568:	cmp	w8, #0x0
  41056c:	csel	x1, x10, x9, eq  // eq = none
  410570:	mov	w3, w27
  410574:	bl	401a70 <fprintf@plt>
  410578:	b	41032c <sqrt@plt+0xe47c>
  41057c:	cmp	w22, w23
  410580:	b.ne	410694 <sqrt@plt+0xe7e4>  // b.any
  410584:	cbnz	w28, 4107c4 <sqrt@plt+0xe914>
  410588:	str	w27, [x19, #8]
  41058c:	ldrb	w8, [x24]
  410590:	mov	w9, #0x3f                  	// #63
  410594:	cmp	w8, #0x3a
  410598:	csel	w27, w8, w9, eq  // eq = none
  41059c:	b	4103d4 <sqrt@plt+0xe524>
  4105a0:	ldur	x21, [x29, #-40]
  4105a4:	cmp	w8, #0x1
  4105a8:	b.ne	4105cc <sqrt@plt+0xe71c>  // b.any
  4105ac:	ldur	w10, [x29, #-28]
  4105b0:	cmp	w10, w23
  4105b4:	b.ge	4106c4 <sqrt@plt+0xe814>  // b.tcont
  4105b8:	add	w8, w10, #0x1
  4105bc:	str	w8, [x19]
  4105c0:	ldr	x8, [sp, #16]
  4105c4:	ldr	x8, [x8, w10, sxtw #3]
  4105c8:	b	410534 <sqrt@plt+0xe684>
  4105cc:	mov	x0, x22
  4105d0:	bl	401a60 <strlen@plt>
  4105d4:	add	x8, x22, x0
  4105d8:	str	x8, [x26]
  4105dc:	cbz	x21, 4105e4 <sqrt@plt+0xe734>
  4105e0:	str	w24, [x21]
  4105e4:	ldr	x8, [x27, #16]
  4105e8:	ldr	w27, [x27, #24]
  4105ec:	cbz	x8, 4101c8 <sqrt@plt+0xe318>
  4105f0:	str	w27, [x8]
  4105f4:	mov	w27, wzr
  4105f8:	b	4101c8 <sqrt@plt+0xe318>
  4105fc:	cbnz	w9, 410778 <sqrt@plt+0xe8c8>
  410600:	mov	x0, x21
  410604:	bl	401a60 <strlen@plt>
  410608:	add	x8, x21, x0
  41060c:	str	x8, [x19, #32]
  410610:	ldr	w8, [x28, #24]
  410614:	str	w8, [x19, #8]
  410618:	ldrb	w8, [x24]
  41061c:	cmp	w8, #0x3a
  410620:	mov	w9, #0x3f                  	// #63
  410624:	csel	w27, w8, w9, eq  // eq = none
  410628:	b	4101c8 <sqrt@plt+0xe318>
  41062c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410630:	ldr	x0, [x8, #56]
  410634:	ldr	x2, [x25]
  410638:	cmp	w9, #0x2d
  41063c:	b.ne	4106a8 <sqrt@plt+0xe7f8>  // b.any
  410640:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  410644:	add	x1, x1, #0x31
  410648:	mov	x3, x21
  41064c:	bl	401a70 <fprintf@plt>
  410650:	b	410278 <sqrt@plt+0xe3c8>
  410654:	cbnz	w9, 41079c <sqrt@plt+0xe8ec>
  410658:	mov	x0, x22
  41065c:	bl	401a60 <strlen@plt>
  410660:	add	x8, x22, x0
  410664:	str	x8, [x26]
  410668:	b	4104ec <sqrt@plt+0xe63c>
  41066c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410670:	ldr	x0, [x8, #56]
  410674:	ldr	x2, [x25]
  410678:	ldr	x3, [sp, #32]
  41067c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  410680:	add	x1, x1, #0xf93
  410684:	bl	401a70 <fprintf@plt>
  410688:	ldr	x21, [x19, #32]
  41068c:	ldr	w22, [x19]
  410690:	b	410184 <sqrt@plt+0xe2d4>
  410694:	add	w8, w22, #0x1
  410698:	str	w8, [x19]
  41069c:	ldr	x8, [x25, w22, sxtw #3]
  4106a0:	str	x8, [x19, #16]
  4106a4:	b	4103d4 <sqrt@plt+0xe524>
  4106a8:	ldr	x8, [sp, #32]
  4106ac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4106b0:	add	x1, x1, #0x51
  4106b4:	mov	x4, x21
  4106b8:	ldrb	w3, [x8]
  4106bc:	bl	401a70 <fprintf@plt>
  4106c0:	b	410278 <sqrt@plt+0xe3c8>
  4106c4:	cbnz	w9, 4107e4 <sqrt@plt+0xe934>
  4106c8:	mov	x0, x22
  4106cc:	bl	401a60 <strlen@plt>
  4106d0:	add	x8, x22, x0
  4106d4:	str	x8, [x26]
  4106d8:	ldrb	w8, [x20]
  4106dc:	b	41061c <sqrt@plt+0xe76c>
  4106e0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4106e4:	ldr	x9, [sp, #16]
  4106e8:	ldr	x0, [x8, #56]
  4106ec:	ldur	w8, [x29, #-28]
  4106f0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4106f4:	ldr	x2, [x9]
  4106f8:	add	x1, x1, #0xcc
  4106fc:	ldr	x3, [x9, w8, sxtw #3]
  410700:	bl	401a70 <fprintf@plt>
  410704:	ldr	x22, [x19, #32]
  410708:	ldr	w21, [x19]
  41070c:	b	4104d4 <sqrt@plt+0xe624>
  410710:	ldr	x10, [sp, #32]
  410714:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410718:	ldr	x0, [x9, #56]
  41071c:	ldr	x2, [x25]
  410720:	ldrb	w8, [x10, #1]
  410724:	cmp	w8, #0x2d
  410728:	b.ne	410760 <sqrt@plt+0xe8b0>  // b.any
  41072c:	ldr	x3, [x28]
  410730:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  410734:	add	x1, x1, #0xfb1
  410738:	bl	401a70 <fprintf@plt>
  41073c:	b	4103e0 <sqrt@plt+0xe530>
  410740:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410744:	ldr	x0, [x8, #56]
  410748:	ldr	x2, [x25]
  41074c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  410750:	add	x1, x1, #0xa5
  410754:	mov	w3, w27
  410758:	bl	401a70 <fprintf@plt>
  41075c:	b	410368 <sqrt@plt+0xe4b8>
  410760:	ldrb	w3, [x10]
  410764:	ldr	x4, [x28]
  410768:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  41076c:	add	x1, x1, #0xfde
  410770:	bl	401a70 <fprintf@plt>
  410774:	b	4103e0 <sqrt@plt+0xe530>
  410778:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41077c:	ldr	x0, [x8, #56]
  410780:	ldr	x2, [x25]
  410784:	ldr	x3, [sp, #32]
  410788:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  41078c:	add	x1, x1, #0xb
  410790:	bl	401a70 <fprintf@plt>
  410794:	ldr	x21, [x20]
  410798:	b	410600 <sqrt@plt+0xe750>
  41079c:	ldr	x9, [sp, #16]
  4107a0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4107a4:	ldr	x0, [x8, #56]
  4107a8:	ldr	x3, [x27]
  4107ac:	ldr	x2, [x9]
  4107b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4107b4:	add	x1, x1, #0xed
  4107b8:	bl	401a70 <fprintf@plt>
  4107bc:	ldr	x22, [x26]
  4107c0:	b	410658 <sqrt@plt+0xe7a8>
  4107c4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4107c8:	ldr	x0, [x8, #56]
  4107cc:	ldr	x2, [x25]
  4107d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4107d4:	add	x1, x1, #0xa5
  4107d8:	mov	w3, w27
  4107dc:	bl	401a70 <fprintf@plt>
  4107e0:	b	410588 <sqrt@plt+0xe6d8>
  4107e4:	ldr	x9, [sp, #16]
  4107e8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4107ec:	ldr	x0, [x8, #56]
  4107f0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4107f4:	ldr	x2, [x9]
  4107f8:	add	x9, x9, w10, sxtw #3
  4107fc:	ldur	x3, [x9, #-8]
  410800:	add	x1, x1, #0xb
  410804:	bl	401a70 <fprintf@plt>
  410808:	ldr	x22, [x26]
  41080c:	b	4106c8 <sqrt@plt+0xe818>
  410810:	ldp	w9, w11, [x1, #48]
  410814:	ldr	w8, [x1]
  410818:	sxtw	x10, w11
  41081c:	cmp	w8, w11
  410820:	b.le	4108bc <sqrt@plt+0xea0c>
  410824:	cmp	w9, w11
  410828:	b.ge	4108bc <sqrt@plt+0xea0c>  // b.tcont
  41082c:	add	x11, x0, x10, lsl #3
  410830:	mov	w12, w9
  410834:	mov	w13, w8
  410838:	sub	w14, w13, w10
  41083c:	sub	w15, w10, w12
  410840:	cmp	w14, w15
  410844:	b.le	41087c <sqrt@plt+0xe9cc>
  410848:	cmp	w15, #0x1
  41084c:	sub	w13, w13, w15
  410850:	b.lt	4108ac <sqrt@plt+0xe9fc>  // b.tstop
  410854:	mov	w14, w15
  410858:	add	x15, x0, w13, sxtw #3
  41085c:	add	x16, x0, w12, sxtw #3
  410860:	ldr	x17, [x15]
  410864:	ldr	x18, [x16]
  410868:	subs	x14, x14, #0x1
  41086c:	str	x17, [x16], #8
  410870:	str	x18, [x15], #8
  410874:	b.ne	410860 <sqrt@plt+0xe9b0>  // b.any
  410878:	b	4108ac <sqrt@plt+0xe9fc>
  41087c:	cmp	w14, #0x1
  410880:	b.lt	4108a8 <sqrt@plt+0xe9f8>  // b.tstop
  410884:	sub	w15, w13, w10
  410888:	add	x16, x0, w12, sxtw #3
  41088c:	mov	x17, x11
  410890:	ldr	x18, [x17]
  410894:	ldr	x2, [x16]
  410898:	subs	x15, x15, #0x1
  41089c:	str	x18, [x16], #8
  4108a0:	str	x2, [x17], #8
  4108a4:	b.ne	410890 <sqrt@plt+0xe9e0>  // b.any
  4108a8:	add	w12, w12, w14
  4108ac:	cmp	w13, w10
  4108b0:	b.le	4108bc <sqrt@plt+0xea0c>
  4108b4:	cmp	w10, w12
  4108b8:	b.gt	410838 <sqrt@plt+0xe988>
  4108bc:	sub	w9, w9, w10
  4108c0:	add	w9, w9, w8
  4108c4:	stp	w9, w8, [x1, #48]
  4108c8:	ret
  4108cc:	stp	x29, x30, [sp, #-32]!
  4108d0:	stp	x20, x19, [sp, #16]
  4108d4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4108d8:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  4108dc:	ldr	w9, [x20, #1028]
  4108e0:	ldr	w8, [x8, #1032]
  4108e4:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4108e8:	add	x19, x19, #0xdc8
  4108ec:	mov	x7, x19
  4108f0:	mov	x29, sp
  4108f4:	stp	w9, w8, [x19]
  4108f8:	bl	40fe10 <sqrt@plt+0xdf60>
  4108fc:	ldr	w8, [x19]
  410900:	ldr	x9, [x19, #16]
  410904:	ldr	w11, [x19, #8]
  410908:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  41090c:	str	w8, [x20, #1028]
  410910:	ldp	x20, x19, [sp, #16]
  410914:	adrp	x12, 42a000 <_Znam@GLIBCXX_3.4>
  410918:	str	x9, [x10, #720]
  41091c:	str	w11, [x12, #1036]
  410920:	ldp	x29, x30, [sp], #32
  410924:	ret
  410928:	stp	x29, x30, [sp, #-32]!
  41092c:	stp	x20, x19, [sp, #16]
  410930:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  410934:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  410938:	ldr	w9, [x20, #1028]
  41093c:	ldr	w8, [x8, #1032]
  410940:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410944:	add	x19, x19, #0xdc8
  410948:	mov	w6, #0x1                   	// #1
  41094c:	mov	x3, xzr
  410950:	mov	x4, xzr
  410954:	mov	w5, wzr
  410958:	mov	x7, x19
  41095c:	mov	x29, sp
  410960:	stp	w9, w8, [x19]
  410964:	bl	40fe10 <sqrt@plt+0xdf60>
  410968:	ldr	w8, [x19]
  41096c:	ldr	x9, [x19, #16]
  410970:	ldr	w11, [x19, #8]
  410974:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  410978:	str	w8, [x20, #1028]
  41097c:	ldp	x20, x19, [sp, #16]
  410980:	adrp	x12, 42a000 <_Znam@GLIBCXX_3.4>
  410984:	str	x9, [x10, #720]
  410988:	str	w11, [x12, #1036]
  41098c:	ldp	x29, x30, [sp], #32
  410990:	ret
  410994:	mov	w5, wzr
  410998:	mov	w6, wzr
  41099c:	b	4108cc <sqrt@plt+0xea1c>
  4109a0:	mov	x7, x5
  4109a4:	mov	w5, wzr
  4109a8:	mov	w6, wzr
  4109ac:	b	40fe10 <sqrt@plt+0xdf60>
  4109b0:	mov	w5, #0x1                   	// #1
  4109b4:	mov	w6, wzr
  4109b8:	b	4108cc <sqrt@plt+0xea1c>
  4109bc:	mov	x7, x5
  4109c0:	mov	w5, #0x1                   	// #1
  4109c4:	mov	w6, wzr
  4109c8:	b	40fe10 <sqrt@plt+0xdf60>
  4109cc:	stp	xzr, xzr, [x0]
  4109d0:	ret
  4109d4:	stp	x29, x30, [sp, #-32]!
  4109d8:	stp	x20, x19, [sp, #16]
  4109dc:	mov	x29, sp
  4109e0:	mov	w8, #0x11                  	// #17
  4109e4:	mov	x19, x0
  4109e8:	str	w8, [x0, #8]
  4109ec:	mov	w0, #0x110                 	// #272
  4109f0:	bl	401a00 <_Znam@plt>
  4109f4:	mov	w2, #0x110                 	// #272
  4109f8:	mov	w1, wzr
  4109fc:	mov	x20, x0
  410a00:	bl	401b10 <memset@plt>
  410a04:	str	x20, [x19]
  410a08:	str	wzr, [x19, #12]
  410a0c:	ldp	x20, x19, [sp, #16]
  410a10:	ldp	x29, x30, [sp], #32
  410a14:	ret
  410a18:	stp	x29, x30, [sp, #-48]!
  410a1c:	stp	x20, x19, [sp, #32]
  410a20:	mov	x19, x0
  410a24:	ldr	w8, [x0, #8]
  410a28:	ldr	x0, [x0]
  410a2c:	str	x21, [sp, #16]
  410a30:	mov	x29, sp
  410a34:	cbz	w8, 410a60 <sqrt@plt+0xebb0>
  410a38:	mov	x20, xzr
  410a3c:	mov	x21, xzr
  410a40:	ldr	x0, [x0, x20]
  410a44:	bl	401b00 <free@plt>
  410a48:	ldr	w8, [x19, #8]
  410a4c:	ldr	x0, [x19]
  410a50:	add	x21, x21, #0x1
  410a54:	add	x20, x20, #0x10
  410a58:	cmp	x21, x8
  410a5c:	b.cc	410a40 <sqrt@plt+0xeb90>  // b.lo, b.ul, b.last
  410a60:	cbz	x0, 410a74 <sqrt@plt+0xebc4>
  410a64:	ldp	x20, x19, [sp, #32]
  410a68:	ldr	x21, [sp, #16]
  410a6c:	ldp	x29, x30, [sp], #48
  410a70:	b	401d00 <_ZdaPv@plt>
  410a74:	ldp	x20, x19, [sp, #32]
  410a78:	ldr	x21, [sp, #16]
  410a7c:	ldp	x29, x30, [sp], #48
  410a80:	ret
  410a84:	stp	x29, x30, [sp, #-96]!
  410a88:	stp	x28, x27, [sp, #16]
  410a8c:	stp	x26, x25, [sp, #32]
  410a90:	stp	x24, x23, [sp, #48]
  410a94:	stp	x22, x21, [sp, #64]
  410a98:	stp	x20, x19, [sp, #80]
  410a9c:	mov	x29, sp
  410aa0:	mov	x19, x2
  410aa4:	mov	x21, x1
  410aa8:	mov	x20, x0
  410aac:	cbnz	x1, 410ac0 <sqrt@plt+0xec10>
  410ab0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  410ab4:	add	x1, x1, #0x12b
  410ab8:	mov	w0, #0x1f                  	// #31
  410abc:	bl	40b8ec <sqrt@plt+0x9a3c>
  410ac0:	mov	x0, x21
  410ac4:	bl	412050 <_ZdlPvm@@Base+0x298>
  410ac8:	ldr	w24, [x20, #8]
  410acc:	ldr	x22, [x20]
  410ad0:	mov	x23, x0
  410ad4:	udiv	x8, x0, x24
  410ad8:	msub	x27, x8, x24, x0
  410adc:	lsl	x8, x27, #4
  410ae0:	ldr	x25, [x22, x8]
  410ae4:	cbz	x25, 410b30 <sqrt@plt+0xec80>
  410ae8:	mov	x0, x25
  410aec:	mov	x1, x21
  410af0:	bl	401d40 <strcmp@plt>
  410af4:	cbz	w0, 410b24 <sqrt@plt+0xec74>
  410af8:	cmp	w27, #0x0
  410afc:	csel	w8, w24, w27, eq  // eq = none
  410b00:	sub	w27, w8, #0x1
  410b04:	lsl	x8, x27, #4
  410b08:	ldr	x25, [x22, x8]
  410b0c:	cbz	x25, 410b30 <sqrt@plt+0xec80>
  410b10:	mov	x0, x25
  410b14:	mov	x1, x21
  410b18:	bl	401d40 <strcmp@plt>
  410b1c:	cbnz	w0, 410af8 <sqrt@plt+0xec48>
  410b20:	mov	w27, w27
  410b24:	add	x8, x22, x27, lsl #4
  410b28:	str	x19, [x8, #8]
  410b2c:	b	410c78 <sqrt@plt+0xedc8>
  410b30:	cbz	x19, 410c30 <sqrt@plt+0xed80>
  410b34:	ldr	w8, [x20, #12]
  410b38:	cmp	w24, w8, lsl #2
  410b3c:	b.hi	410c44 <sqrt@plt+0xed94>  // b.pmore
  410b40:	mov	w0, w24
  410b44:	bl	4120bc <_ZdlPvm@@Base+0x304>
  410b48:	mov	w28, w0
  410b4c:	lsl	x27, x28, #4
  410b50:	mov	w25, w0
  410b54:	str	w0, [x20, #8]
  410b58:	mov	x0, x27
  410b5c:	bl	401a00 <_Znam@plt>
  410b60:	mov	x26, x0
  410b64:	cbz	w25, 410b78 <sqrt@plt+0xecc8>
  410b68:	mov	x0, x26
  410b6c:	mov	w1, wzr
  410b70:	mov	x2, x27
  410b74:	bl	401b10 <memset@plt>
  410b78:	str	x26, [x20]
  410b7c:	cbz	w24, 410c0c <sqrt@plt+0xed5c>
  410b80:	mov	x25, xzr
  410b84:	add	x26, x22, x25, lsl #4
  410b88:	ldr	x0, [x26]
  410b8c:	cbz	x0, 410bf4 <sqrt@plt+0xed44>
  410b90:	mov	x27, x26
  410b94:	ldr	x8, [x27, #8]!
  410b98:	cbz	x8, 410bf0 <sqrt@plt+0xed40>
  410b9c:	bl	412050 <_ZdlPvm@@Base+0x298>
  410ba0:	ldr	w10, [x20, #8]
  410ba4:	ldr	x8, [x20]
  410ba8:	udiv	x9, x0, x10
  410bac:	msub	x9, x9, x10, x0
  410bb0:	add	x11, x8, x9, lsl #4
  410bb4:	ldr	x12, [x11]
  410bb8:	cbz	x12, 410bd8 <sqrt@plt+0xed28>
  410bbc:	cmp	w9, #0x0
  410bc0:	csel	w9, w10, w9, eq  // eq = none
  410bc4:	sub	w9, w9, #0x1
  410bc8:	add	x11, x8, w9, uxtw #4
  410bcc:	ldr	x12, [x11]
  410bd0:	cbnz	x12, 410bbc <sqrt@plt+0xed0c>
  410bd4:	mov	w9, w9
  410bd8:	ldr	x10, [x26]
  410bdc:	add	x8, x8, x9, lsl #4
  410be0:	str	x10, [x11]
  410be4:	ldr	x10, [x27]
  410be8:	str	x10, [x8, #8]
  410bec:	b	410bf4 <sqrt@plt+0xed44>
  410bf0:	bl	401b00 <free@plt>
  410bf4:	add	x25, x25, #0x1
  410bf8:	cmp	x25, x24
  410bfc:	b.ne	410b84 <sqrt@plt+0xecd4>  // b.any
  410c00:	ldr	w28, [x20, #8]
  410c04:	ldr	x26, [x20]
  410c08:	mov	w25, w28
  410c0c:	udiv	x8, x23, x28
  410c10:	msub	x27, x8, x28, x23
  410c14:	lsl	x8, x27, #4
  410c18:	ldr	x8, [x26, x8]
  410c1c:	cbz	x8, 410c38 <sqrt@plt+0xed88>
  410c20:	cmp	w27, #0x0
  410c24:	csel	w8, w25, w27, eq  // eq = none
  410c28:	sub	w27, w8, #0x1
  410c2c:	b	410c14 <sqrt@plt+0xed64>
  410c30:	mov	x25, xzr
  410c34:	b	410c78 <sqrt@plt+0xedc8>
  410c38:	cbz	x22, 410c44 <sqrt@plt+0xed94>
  410c3c:	mov	x0, x22
  410c40:	bl	401d00 <_ZdaPv@plt>
  410c44:	mov	x0, x21
  410c48:	bl	401a60 <strlen@plt>
  410c4c:	add	x0, x0, #0x1
  410c50:	bl	401d70 <malloc@plt>
  410c54:	mov	x1, x21
  410c58:	mov	x25, x0
  410c5c:	bl	401b60 <strcpy@plt>
  410c60:	ldr	x8, [x20]
  410c64:	add	x8, x8, w27, uxtw #4
  410c68:	stp	x0, x19, [x8]
  410c6c:	ldr	w8, [x20, #12]
  410c70:	add	w8, w8, #0x1
  410c74:	str	w8, [x20, #12]
  410c78:	mov	x0, x25
  410c7c:	ldp	x20, x19, [sp, #80]
  410c80:	ldp	x22, x21, [sp, #64]
  410c84:	ldp	x24, x23, [sp, #48]
  410c88:	ldp	x26, x25, [sp, #32]
  410c8c:	ldp	x28, x27, [sp, #16]
  410c90:	ldp	x29, x30, [sp], #96
  410c94:	ret
  410c98:	stp	x29, x30, [sp, #-48]!
  410c9c:	stp	x22, x21, [sp, #16]
  410ca0:	stp	x20, x19, [sp, #32]
  410ca4:	mov	x29, sp
  410ca8:	mov	x19, x1
  410cac:	mov	x20, x0
  410cb0:	cbnz	x1, 410cc4 <sqrt@plt+0xee14>
  410cb4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  410cb8:	add	x1, x1, #0x12b
  410cbc:	mov	w0, #0x1f                  	// #31
  410cc0:	bl	40b8ec <sqrt@plt+0x9a3c>
  410cc4:	mov	x0, x19
  410cc8:	bl	412050 <_ZdlPvm@@Base+0x298>
  410ccc:	ldr	w22, [x20, #8]
  410cd0:	ldr	x20, [x20]
  410cd4:	udiv	x8, x0, x22
  410cd8:	msub	x21, x8, x22, x0
  410cdc:	lsl	x8, x21, #4
  410ce0:	ldr	x0, [x20, x8]
  410ce4:	cbz	x0, 410d24 <sqrt@plt+0xee74>
  410ce8:	mov	x1, x19
  410cec:	bl	401d40 <strcmp@plt>
  410cf0:	cbz	w0, 410d1c <sqrt@plt+0xee6c>
  410cf4:	cmp	w21, #0x0
  410cf8:	csel	w8, w22, w21, eq  // eq = none
  410cfc:	sub	w21, w8, #0x1
  410d00:	lsl	x8, x21, #4
  410d04:	ldr	x0, [x20, x8]
  410d08:	cbz	x0, 410d24 <sqrt@plt+0xee74>
  410d0c:	mov	x1, x19
  410d10:	bl	401d40 <strcmp@plt>
  410d14:	cbnz	w0, 410cf4 <sqrt@plt+0xee44>
  410d18:	mov	w21, w21
  410d1c:	add	x8, x20, x21, lsl #4
  410d20:	ldr	x0, [x8, #8]
  410d24:	ldp	x20, x19, [sp, #32]
  410d28:	ldp	x22, x21, [sp, #16]
  410d2c:	ldp	x29, x30, [sp], #48
  410d30:	ret
  410d34:	stp	x29, x30, [sp, #-80]!
  410d38:	str	x25, [sp, #16]
  410d3c:	stp	x24, x23, [sp, #32]
  410d40:	stp	x22, x21, [sp, #48]
  410d44:	stp	x20, x19, [sp, #64]
  410d48:	mov	x29, sp
  410d4c:	ldr	x21, [x1]
  410d50:	mov	x19, x1
  410d54:	mov	x20, x0
  410d58:	cbnz	x21, 410d6c <sqrt@plt+0xeebc>
  410d5c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  410d60:	add	x1, x1, #0x12b
  410d64:	mov	w0, #0x1f                  	// #31
  410d68:	bl	40b8ec <sqrt@plt+0x9a3c>
  410d6c:	mov	x0, x21
  410d70:	bl	412050 <_ZdlPvm@@Base+0x298>
  410d74:	ldr	w24, [x20, #8]
  410d78:	ldr	x25, [x20]
  410d7c:	udiv	x8, x0, x24
  410d80:	msub	x23, x8, x24, x0
  410d84:	lsl	x8, x23, #4
  410d88:	ldr	x22, [x25, x8]
  410d8c:	cbz	x22, 410de0 <sqrt@plt+0xef30>
  410d90:	mov	x0, x22
  410d94:	mov	x1, x21
  410d98:	bl	401d40 <strcmp@plt>
  410d9c:	cbz	w0, 410dcc <sqrt@plt+0xef1c>
  410da0:	cmp	w23, #0x0
  410da4:	csel	w8, w24, w23, eq  // eq = none
  410da8:	sub	w23, w8, #0x1
  410dac:	lsl	x8, x23, #4
  410db0:	ldr	x22, [x25, x8]
  410db4:	cbz	x22, 410de0 <sqrt@plt+0xef30>
  410db8:	mov	x0, x22
  410dbc:	mov	x1, x21
  410dc0:	bl	401d40 <strcmp@plt>
  410dc4:	cbnz	w0, 410da0 <sqrt@plt+0xeef0>
  410dc8:	mov	w23, w23
  410dcc:	str	x22, [x19]
  410dd0:	ldr	x8, [x20]
  410dd4:	add	x8, x8, x23, lsl #4
  410dd8:	ldr	x0, [x8, #8]
  410ddc:	b	410de4 <sqrt@plt+0xef34>
  410de0:	mov	x0, xzr
  410de4:	ldp	x20, x19, [sp, #64]
  410de8:	ldp	x22, x21, [sp, #48]
  410dec:	ldp	x24, x23, [sp, #32]
  410df0:	ldr	x25, [sp, #16]
  410df4:	ldp	x29, x30, [sp], #80
  410df8:	ret
  410dfc:	str	x1, [x0]
  410e00:	str	wzr, [x0, #8]
  410e04:	ret
  410e08:	ldr	x10, [x0]
  410e0c:	ldr	w8, [x0, #8]
  410e10:	ldr	w9, [x10, #8]
  410e14:	cmp	w8, w9
  410e18:	b.cs	410e40 <sqrt@plt+0xef90>  // b.hs, b.nlast
  410e1c:	ldr	x10, [x10]
  410e20:	add	x11, x10, x8, lsl #4
  410e24:	ldr	x12, [x11]
  410e28:	cbnz	x12, 410e48 <sqrt@plt+0xef98>
  410e2c:	add	x8, x8, #0x1
  410e30:	cmp	w9, w8
  410e34:	add	x11, x11, #0x10
  410e38:	str	w8, [x0, #8]
  410e3c:	b.ne	410e24 <sqrt@plt+0xef74>  // b.any
  410e40:	mov	w0, wzr
  410e44:	ret
  410e48:	str	x12, [x1]
  410e4c:	add	x9, x10, w8, uxtw #4
  410e50:	ldr	x9, [x9, #8]
  410e54:	add	w8, w8, #0x1
  410e58:	str	x9, [x2]
  410e5c:	str	w8, [x0, #8]
  410e60:	mov	w0, #0x1                   	// #1
  410e64:	ret
  410e68:	stp	x29, x30, [sp, #-48]!
  410e6c:	str	x21, [sp, #16]
  410e70:	stp	x20, x19, [sp, #32]
  410e74:	mov	x29, sp
  410e78:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  410e7c:	adrp	x19, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410e80:	mov	x20, #0xffffffffffffe500    	// #-6912
  410e84:	add	x21, x21, #0x410
  410e88:	add	x19, x19, #0xe00
  410e8c:	mov	w0, #0x8                   	// #8
  410e90:	bl	401a00 <_Znam@plt>
  410e94:	add	x8, x21, x20
  410e98:	ldr	x9, [x8, #6920]
  410e9c:	ldr	x1, [x8, #6912]
  410ea0:	mov	x2, x0
  410ea4:	str	x9, [x0]
  410ea8:	mov	x0, x19
  410eac:	bl	410a84 <sqrt@plt+0xebd4>
  410eb0:	adds	x20, x20, #0x10
  410eb4:	b.ne	410e8c <sqrt@plt+0xefdc>  // b.any
  410eb8:	ldp	x20, x19, [sp, #32]
  410ebc:	ldr	x21, [sp, #16]
  410ec0:	ldp	x29, x30, [sp], #48
  410ec4:	ret
  410ec8:	stp	x29, x30, [sp, #-16]!
  410ecc:	mov	x29, sp
  410ed0:	mov	x1, x0
  410ed4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410ed8:	add	x0, x0, #0xe00
  410edc:	bl	410c98 <sqrt@plt+0xede8>
  410ee0:	cbz	x0, 410ee8 <sqrt@plt+0xf038>
  410ee4:	ldr	x0, [x0]
  410ee8:	ldp	x29, x30, [sp], #16
  410eec:	ret
  410ef0:	mov	w8, w0
  410ef4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410ef8:	strb	wzr, [x9, #3621]
  410efc:	tbnz	w0, #31, 410f78 <sqrt@plt+0xf0c8>
  410f00:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410f04:	mov	w9, #0x6667                	// #26215
  410f08:	add	x0, x0, #0xe25
  410f0c:	mov	w14, #0x1                   	// #1
  410f10:	movk	w9, #0x6666, lsl #16
  410f14:	mov	w10, #0xa                   	// #10
  410f18:	mov	w11, #0x2e                  	// #46
  410f1c:	smull	x13, w8, w9
  410f20:	lsr	x15, x13, #63
  410f24:	asr	x13, x13, #34
  410f28:	add	w13, w13, w15
  410f2c:	msub	w15, w13, w10, w8
  410f30:	mov	w12, w14
  410f34:	mov	x14, x0
  410f38:	add	w15, w15, #0x30
  410f3c:	cmp	w1, w12
  410f40:	strb	w15, [x14, #-1]!
  410f44:	b.ne	410f50 <sqrt@plt+0xf0a0>  // b.any
  410f48:	strb	w11, [x0, #-2]!
  410f4c:	b	410f54 <sqrt@plt+0xf0a4>
  410f50:	mov	x0, x14
  410f54:	add	w8, w8, #0x9
  410f58:	cmp	w8, #0x12
  410f5c:	add	w14, w12, #0x1
  410f60:	mov	w8, w13
  410f64:	b.hi	410f1c <sqrt@plt+0xf06c>  // b.pmore
  410f68:	cmp	w12, w1
  410f6c:	mov	w8, w13
  410f70:	b.lt	410f1c <sqrt@plt+0xf06c>  // b.tstop
  410f74:	b	410ff8 <sqrt@plt+0xf148>
  410f78:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  410f7c:	mov	w9, #0x6667                	// #26215
  410f80:	add	x0, x0, #0xe25
  410f84:	mov	w14, #0x1                   	// #1
  410f88:	movk	w9, #0x6666, lsl #16
  410f8c:	mov	w10, #0xa                   	// #10
  410f90:	mov	w11, #0x2e                  	// #46
  410f94:	smull	x13, w8, w9
  410f98:	lsr	x16, x13, #63
  410f9c:	asr	x13, x13, #34
  410fa0:	neg	w15, w8
  410fa4:	add	w13, w13, w16
  410fa8:	madd	w15, w13, w10, w15
  410fac:	mov	w12, w14
  410fb0:	mov	x14, x0
  410fb4:	add	w15, w15, #0x30
  410fb8:	cmp	w1, w12
  410fbc:	strb	w15, [x14, #-1]!
  410fc0:	b.ne	410fcc <sqrt@plt+0xf11c>  // b.any
  410fc4:	strb	w11, [x0, #-2]!
  410fc8:	b	410fd0 <sqrt@plt+0xf120>
  410fcc:	mov	x0, x14
  410fd0:	add	w8, w8, #0x9
  410fd4:	cmp	w8, #0x12
  410fd8:	add	w14, w12, #0x1
  410fdc:	mov	w8, w13
  410fe0:	b.hi	410f94 <sqrt@plt+0xf0e4>  // b.pmore
  410fe4:	cmp	w12, w1
  410fe8:	mov	w8, w13
  410fec:	b.lt	410f94 <sqrt@plt+0xf0e4>  // b.tstop
  410ff0:	mov	w8, #0x2d                  	// #45
  410ff4:	strb	w8, [x0, #-1]!
  410ff8:	cmp	w1, #0x1
  410ffc:	b.lt	41104c <sqrt@plt+0xf19c>  // b.tstop
  411000:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411004:	add	x8, x8, #0xe10
  411008:	ldrb	w9, [x8, #20]
  41100c:	sub	x8, x8, #0x1
  411010:	cmp	w9, #0x30
  411014:	b.eq	411008 <sqrt@plt+0xf158>  // b.none
  411018:	cmp	w9, #0x2e
  41101c:	b.ne	411034 <sqrt@plt+0xf184>  // b.any
  411020:	sub	x9, x0, #0x15
  411024:	cmp	x9, x8
  411028:	b.eq	41103c <sqrt@plt+0xf18c>  // b.none
  41102c:	add	x8, x8, #0x15
  411030:	b	411048 <sqrt@plt+0xf198>
  411034:	add	x8, x8, #0x16
  411038:	b	411048 <sqrt@plt+0xf198>
  41103c:	mov	w9, #0x30                  	// #48
  411040:	add	x8, x8, #0x16
  411044:	strb	w9, [x0]
  411048:	strb	wzr, [x8]
  41104c:	ret
  411050:	mov	w8, w0
  411054:	tbnz	w0, #31, 41109c <sqrt@plt+0xf1ec>
  411058:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  41105c:	mov	w9, #0x6667                	// #26215
  411060:	add	x0, x0, #0xe3a
  411064:	movk	w9, #0x6666, lsl #16
  411068:	mov	w10, #0xa                   	// #10
  41106c:	smull	x11, w8, w9
  411070:	lsr	x13, x11, #63
  411074:	asr	x11, x11, #34
  411078:	add	w11, w11, w13
  41107c:	add	w12, w8, #0x9
  411080:	msub	w8, w11, w10, w8
  411084:	add	w8, w8, #0x30
  411088:	cmp	w12, #0x12
  41108c:	strb	w8, [x0, #-1]!
  411090:	mov	w8, w11
  411094:	b.hi	41106c <sqrt@plt+0xf1bc>  // b.pmore
  411098:	ret
  41109c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4110a0:	mov	w9, #0x6667                	// #26215
  4110a4:	add	x0, x0, #0xe39
  4110a8:	movk	w9, #0x6666, lsl #16
  4110ac:	mov	w10, #0xa                   	// #10
  4110b0:	smull	x11, w8, w9
  4110b4:	lsr	x13, x11, #63
  4110b8:	asr	x11, x11, #34
  4110bc:	neg	w12, w8
  4110c0:	add	w11, w11, w13
  4110c4:	madd	w12, w11, w10, w12
  4110c8:	add	w8, w8, #0x9
  4110cc:	add	w12, w12, #0x30
  4110d0:	cmp	w8, #0x12
  4110d4:	strb	w12, [x0], #-1
  4110d8:	mov	w8, w11
  4110dc:	b.hi	4110b0 <sqrt@plt+0xf200>  // b.pmore
  4110e0:	mov	w8, #0x2d                  	// #45
  4110e4:	strb	w8, [x0]
  4110e8:	ret
  4110ec:	mov	w8, w0
  4110f0:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4110f4:	mov	w9, #0xcccd                	// #52429
  4110f8:	add	x0, x0, #0xe4f
  4110fc:	movk	w9, #0xcccc, lsl #16
  411100:	mov	w10, #0xa                   	// #10
  411104:	umull	x11, w8, w9
  411108:	lsr	x11, x11, #35
  41110c:	msub	w12, w11, w10, w8
  411110:	orr	w12, w12, #0x30
  411114:	cmp	w8, #0x9
  411118:	strb	w12, [x0, #-1]!
  41111c:	mov	w8, w11
  411120:	b.hi	411104 <sqrt@plt+0xf254>  // b.pmore
  411124:	ret
  411128:	stp	xzr, xzr, [x0]
  41112c:	ret
  411130:	stp	x29, x30, [sp, #-32]!
  411134:	stp	x20, x19, [sp, #16]
  411138:	mov	x29, sp
  41113c:	mov	w8, #0x11                  	// #17
  411140:	mov	x19, x0
  411144:	str	w8, [x0, #8]
  411148:	mov	w0, #0x110                 	// #272
  41114c:	bl	401a00 <_Znam@plt>
  411150:	mov	w2, #0x110                 	// #272
  411154:	mov	w1, wzr
  411158:	mov	x20, x0
  41115c:	bl	401b10 <memset@plt>
  411160:	str	x20, [x19]
  411164:	str	wzr, [x19, #12]
  411168:	ldp	x20, x19, [sp, #16]
  41116c:	ldp	x29, x30, [sp], #32
  411170:	ret
  411174:	stp	x29, x30, [sp, #-48]!
  411178:	stp	x20, x19, [sp, #32]
  41117c:	mov	x19, x0
  411180:	ldr	w8, [x0, #8]
  411184:	ldr	x0, [x0]
  411188:	str	x21, [sp, #16]
  41118c:	mov	x29, sp
  411190:	cbz	w8, 4111bc <sqrt@plt+0xf30c>
  411194:	mov	x20, xzr
  411198:	mov	x21, xzr
  41119c:	ldr	x0, [x0, x20]
  4111a0:	bl	401b00 <free@plt>
  4111a4:	ldr	w8, [x19, #8]
  4111a8:	ldr	x0, [x19]
  4111ac:	add	x21, x21, #0x1
  4111b0:	add	x20, x20, #0x10
  4111b4:	cmp	x21, x8
  4111b8:	b.cc	41119c <sqrt@plt+0xf2ec>  // b.lo, b.ul, b.last
  4111bc:	cbz	x0, 4111d0 <sqrt@plt+0xf320>
  4111c0:	ldp	x20, x19, [sp, #32]
  4111c4:	ldr	x21, [sp, #16]
  4111c8:	ldp	x29, x30, [sp], #48
  4111cc:	b	401d00 <_ZdaPv@plt>
  4111d0:	ldp	x20, x19, [sp, #32]
  4111d4:	ldr	x21, [sp, #16]
  4111d8:	ldp	x29, x30, [sp], #48
  4111dc:	ret
  4111e0:	stp	x29, x30, [sp, #-96]!
  4111e4:	stp	x28, x27, [sp, #16]
  4111e8:	stp	x26, x25, [sp, #32]
  4111ec:	stp	x24, x23, [sp, #48]
  4111f0:	stp	x22, x21, [sp, #64]
  4111f4:	stp	x20, x19, [sp, #80]
  4111f8:	mov	x29, sp
  4111fc:	mov	x19, x2
  411200:	mov	x21, x1
  411204:	mov	x20, x0
  411208:	cbnz	x1, 41121c <sqrt@plt+0xf36c>
  41120c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  411210:	add	x1, x1, #0xd80
  411214:	mov	w0, #0x28                  	// #40
  411218:	bl	40b8ec <sqrt@plt+0x9a3c>
  41121c:	mov	x0, x21
  411220:	bl	412050 <_ZdlPvm@@Base+0x298>
  411224:	ldr	w24, [x20, #8]
  411228:	ldr	x22, [x20]
  41122c:	mov	x23, x0
  411230:	udiv	x8, x0, x24
  411234:	msub	x27, x8, x24, x0
  411238:	lsl	x8, x27, #4
  41123c:	ldr	x25, [x22, x8]
  411240:	cbz	x25, 41128c <sqrt@plt+0xf3dc>
  411244:	mov	x0, x25
  411248:	mov	x1, x21
  41124c:	bl	401d40 <strcmp@plt>
  411250:	cbz	w0, 411280 <sqrt@plt+0xf3d0>
  411254:	cmp	w27, #0x0
  411258:	csel	w8, w24, w27, eq  // eq = none
  41125c:	sub	w27, w8, #0x1
  411260:	lsl	x8, x27, #4
  411264:	ldr	x25, [x22, x8]
  411268:	cbz	x25, 41128c <sqrt@plt+0xf3dc>
  41126c:	mov	x0, x25
  411270:	mov	x1, x21
  411274:	bl	401d40 <strcmp@plt>
  411278:	cbnz	w0, 411254 <sqrt@plt+0xf3a4>
  41127c:	mov	w27, w27
  411280:	add	x8, x22, x27, lsl #4
  411284:	str	x19, [x8, #8]
  411288:	b	4113d4 <sqrt@plt+0xf524>
  41128c:	cbz	x19, 41138c <sqrt@plt+0xf4dc>
  411290:	ldr	w8, [x20, #12]
  411294:	cmp	w24, w8, lsl #2
  411298:	b.hi	4113a0 <sqrt@plt+0xf4f0>  // b.pmore
  41129c:	mov	w0, w24
  4112a0:	bl	4120bc <_ZdlPvm@@Base+0x304>
  4112a4:	mov	w28, w0
  4112a8:	lsl	x27, x28, #4
  4112ac:	mov	w25, w0
  4112b0:	str	w0, [x20, #8]
  4112b4:	mov	x0, x27
  4112b8:	bl	401a00 <_Znam@plt>
  4112bc:	mov	x26, x0
  4112c0:	cbz	w25, 4112d4 <sqrt@plt+0xf424>
  4112c4:	mov	x0, x26
  4112c8:	mov	w1, wzr
  4112cc:	mov	x2, x27
  4112d0:	bl	401b10 <memset@plt>
  4112d4:	str	x26, [x20]
  4112d8:	cbz	w24, 411368 <sqrt@plt+0xf4b8>
  4112dc:	mov	x25, xzr
  4112e0:	add	x26, x22, x25, lsl #4
  4112e4:	ldr	x0, [x26]
  4112e8:	cbz	x0, 411350 <sqrt@plt+0xf4a0>
  4112ec:	mov	x27, x26
  4112f0:	ldr	x8, [x27, #8]!
  4112f4:	cbz	x8, 41134c <sqrt@plt+0xf49c>
  4112f8:	bl	412050 <_ZdlPvm@@Base+0x298>
  4112fc:	ldr	w10, [x20, #8]
  411300:	ldr	x8, [x20]
  411304:	udiv	x9, x0, x10
  411308:	msub	x9, x9, x10, x0
  41130c:	add	x11, x8, x9, lsl #4
  411310:	ldr	x12, [x11]
  411314:	cbz	x12, 411334 <sqrt@plt+0xf484>
  411318:	cmp	w9, #0x0
  41131c:	csel	w9, w10, w9, eq  // eq = none
  411320:	sub	w9, w9, #0x1
  411324:	add	x11, x8, w9, uxtw #4
  411328:	ldr	x12, [x11]
  41132c:	cbnz	x12, 411318 <sqrt@plt+0xf468>
  411330:	mov	w9, w9
  411334:	ldr	x10, [x26]
  411338:	add	x8, x8, x9, lsl #4
  41133c:	str	x10, [x11]
  411340:	ldr	x10, [x27]
  411344:	str	x10, [x8, #8]
  411348:	b	411350 <sqrt@plt+0xf4a0>
  41134c:	bl	401b00 <free@plt>
  411350:	add	x25, x25, #0x1
  411354:	cmp	x25, x24
  411358:	b.ne	4112e0 <sqrt@plt+0xf430>  // b.any
  41135c:	ldr	w28, [x20, #8]
  411360:	ldr	x26, [x20]
  411364:	mov	w25, w28
  411368:	udiv	x8, x23, x28
  41136c:	msub	x27, x8, x28, x23
  411370:	lsl	x8, x27, #4
  411374:	ldr	x8, [x26, x8]
  411378:	cbz	x8, 411394 <sqrt@plt+0xf4e4>
  41137c:	cmp	w27, #0x0
  411380:	csel	w8, w25, w27, eq  // eq = none
  411384:	sub	w27, w8, #0x1
  411388:	b	411370 <sqrt@plt+0xf4c0>
  41138c:	mov	x25, xzr
  411390:	b	4113d4 <sqrt@plt+0xf524>
  411394:	cbz	x22, 4113a0 <sqrt@plt+0xf4f0>
  411398:	mov	x0, x22
  41139c:	bl	401d00 <_ZdaPv@plt>
  4113a0:	mov	x0, x21
  4113a4:	bl	401a60 <strlen@plt>
  4113a8:	add	x0, x0, #0x1
  4113ac:	bl	401d70 <malloc@plt>
  4113b0:	mov	x1, x21
  4113b4:	mov	x25, x0
  4113b8:	bl	401b60 <strcpy@plt>
  4113bc:	ldr	x8, [x20]
  4113c0:	add	x8, x8, w27, uxtw #4
  4113c4:	stp	x0, x19, [x8]
  4113c8:	ldr	w8, [x20, #12]
  4113cc:	add	w8, w8, #0x1
  4113d0:	str	w8, [x20, #12]
  4113d4:	mov	x0, x25
  4113d8:	ldp	x20, x19, [sp, #80]
  4113dc:	ldp	x22, x21, [sp, #64]
  4113e0:	ldp	x24, x23, [sp, #48]
  4113e4:	ldp	x26, x25, [sp, #32]
  4113e8:	ldp	x28, x27, [sp, #16]
  4113ec:	ldp	x29, x30, [sp], #96
  4113f0:	ret
  4113f4:	stp	x29, x30, [sp, #-48]!
  4113f8:	stp	x22, x21, [sp, #16]
  4113fc:	stp	x20, x19, [sp, #32]
  411400:	mov	x29, sp
  411404:	mov	x19, x1
  411408:	mov	x20, x0
  41140c:	cbnz	x1, 411420 <sqrt@plt+0xf570>
  411410:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  411414:	add	x1, x1, #0xd80
  411418:	mov	w0, #0x28                  	// #40
  41141c:	bl	40b8ec <sqrt@plt+0x9a3c>
  411420:	mov	x0, x19
  411424:	bl	412050 <_ZdlPvm@@Base+0x298>
  411428:	ldr	w22, [x20, #8]
  41142c:	ldr	x20, [x20]
  411430:	udiv	x8, x0, x22
  411434:	msub	x21, x8, x22, x0
  411438:	lsl	x8, x21, #4
  41143c:	ldr	x0, [x20, x8]
  411440:	cbz	x0, 411480 <sqrt@plt+0xf5d0>
  411444:	mov	x1, x19
  411448:	bl	401d40 <strcmp@plt>
  41144c:	cbz	w0, 411478 <sqrt@plt+0xf5c8>
  411450:	cmp	w21, #0x0
  411454:	csel	w8, w22, w21, eq  // eq = none
  411458:	sub	w21, w8, #0x1
  41145c:	lsl	x8, x21, #4
  411460:	ldr	x0, [x20, x8]
  411464:	cbz	x0, 411480 <sqrt@plt+0xf5d0>
  411468:	mov	x1, x19
  41146c:	bl	401d40 <strcmp@plt>
  411470:	cbnz	w0, 411450 <sqrt@plt+0xf5a0>
  411474:	mov	w21, w21
  411478:	add	x8, x20, x21, lsl #4
  41147c:	ldr	x0, [x8, #8]
  411480:	ldp	x20, x19, [sp, #32]
  411484:	ldp	x22, x21, [sp, #16]
  411488:	ldp	x29, x30, [sp], #48
  41148c:	ret
  411490:	stp	x29, x30, [sp, #-80]!
  411494:	str	x25, [sp, #16]
  411498:	stp	x24, x23, [sp, #32]
  41149c:	stp	x22, x21, [sp, #48]
  4114a0:	stp	x20, x19, [sp, #64]
  4114a4:	mov	x29, sp
  4114a8:	ldr	x21, [x1]
  4114ac:	mov	x19, x1
  4114b0:	mov	x20, x0
  4114b4:	cbnz	x21, 4114c8 <sqrt@plt+0xf618>
  4114b8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4114bc:	add	x1, x1, #0xd80
  4114c0:	mov	w0, #0x28                  	// #40
  4114c4:	bl	40b8ec <sqrt@plt+0x9a3c>
  4114c8:	mov	x0, x21
  4114cc:	bl	412050 <_ZdlPvm@@Base+0x298>
  4114d0:	ldr	w24, [x20, #8]
  4114d4:	ldr	x25, [x20]
  4114d8:	udiv	x8, x0, x24
  4114dc:	msub	x23, x8, x24, x0
  4114e0:	lsl	x8, x23, #4
  4114e4:	ldr	x22, [x25, x8]
  4114e8:	cbz	x22, 41153c <sqrt@plt+0xf68c>
  4114ec:	mov	x0, x22
  4114f0:	mov	x1, x21
  4114f4:	bl	401d40 <strcmp@plt>
  4114f8:	cbz	w0, 411528 <sqrt@plt+0xf678>
  4114fc:	cmp	w23, #0x0
  411500:	csel	w8, w24, w23, eq  // eq = none
  411504:	sub	w23, w8, #0x1
  411508:	lsl	x8, x23, #4
  41150c:	ldr	x22, [x25, x8]
  411510:	cbz	x22, 41153c <sqrt@plt+0xf68c>
  411514:	mov	x0, x22
  411518:	mov	x1, x21
  41151c:	bl	401d40 <strcmp@plt>
  411520:	cbnz	w0, 4114fc <sqrt@plt+0xf64c>
  411524:	mov	w23, w23
  411528:	str	x22, [x19]
  41152c:	ldr	x8, [x20]
  411530:	add	x8, x8, x23, lsl #4
  411534:	ldr	x0, [x8, #8]
  411538:	b	411540 <sqrt@plt+0xf690>
  41153c:	mov	x0, xzr
  411540:	ldp	x20, x19, [sp, #64]
  411544:	ldp	x22, x21, [sp, #48]
  411548:	ldp	x24, x23, [sp, #32]
  41154c:	ldr	x25, [sp, #16]
  411550:	ldp	x29, x30, [sp], #80
  411554:	ret
  411558:	str	x1, [x0]
  41155c:	str	wzr, [x0, #8]
  411560:	ret
  411564:	ldr	x10, [x0]
  411568:	ldr	w8, [x0, #8]
  41156c:	ldr	w9, [x10, #8]
  411570:	cmp	w8, w9
  411574:	b.cs	41159c <sqrt@plt+0xf6ec>  // b.hs, b.nlast
  411578:	ldr	x10, [x10]
  41157c:	add	x11, x10, x8, lsl #4
  411580:	ldr	x12, [x11]
  411584:	cbnz	x12, 4115a4 <sqrt@plt+0xf6f4>
  411588:	add	x8, x8, #0x1
  41158c:	cmp	w9, w8
  411590:	add	x11, x11, #0x10
  411594:	str	w8, [x0, #8]
  411598:	b.ne	411580 <sqrt@plt+0xf6d0>  // b.any
  41159c:	mov	w0, wzr
  4115a0:	ret
  4115a4:	str	x12, [x1]
  4115a8:	add	x9, x10, w8, uxtw #4
  4115ac:	ldr	x9, [x9, #8]
  4115b0:	add	w8, w8, #0x1
  4115b4:	str	x9, [x2]
  4115b8:	str	w8, [x0, #8]
  4115bc:	mov	w0, #0x1                   	// #1
  4115c0:	ret
  4115c4:	mov	w8, #0xffffffff            	// #-1
  4115c8:	str	w8, [x0]
  4115cc:	str	xzr, [x0, #8]
  4115d0:	ret
  4115d4:	stp	x29, x30, [sp, #-32]!
  4115d8:	str	x19, [sp, #16]
  4115dc:	mov	x29, sp
  4115e0:	mov	w8, #0x11                  	// #17
  4115e4:	mov	x19, x0
  4115e8:	str	w8, [x0, #8]
  4115ec:	mov	w0, #0x110                 	// #272
  4115f0:	bl	401a00 <_Znam@plt>
  4115f4:	add	x8, x0, #0x110
  4115f8:	mov	w9, #0xffffffff            	// #-1
  4115fc:	mov	x10, x0
  411600:	str	w9, [x10]
  411604:	str	xzr, [x10, #8]
  411608:	add	x10, x10, #0x10
  41160c:	cmp	x10, x8
  411610:	b.ne	411600 <sqrt@plt+0xf750>  // b.any
  411614:	str	x0, [x19]
  411618:	str	wzr, [x19, #12]
  41161c:	ldr	x19, [sp, #16]
  411620:	ldp	x29, x30, [sp], #32
  411624:	ret
  411628:	stp	x29, x30, [sp, #-48]!
  41162c:	stp	x20, x19, [sp, #32]
  411630:	mov	x19, x0
  411634:	ldr	w9, [x0, #8]
  411638:	ldr	x0, [x0]
  41163c:	str	x21, [sp, #16]
  411640:	mov	x29, sp
  411644:	cbz	w9, 411678 <sqrt@plt+0xf7c8>
  411648:	mov	x20, xzr
  41164c:	mov	w21, #0x8                   	// #8
  411650:	ldr	x8, [x0, x21]
  411654:	cbz	x8, 411668 <sqrt@plt+0xf7b8>
  411658:	mov	x0, x8
  41165c:	bl	401d00 <_ZdaPv@plt>
  411660:	ldr	w9, [x19, #8]
  411664:	ldr	x0, [x19]
  411668:	add	x20, x20, #0x1
  41166c:	cmp	x20, w9, uxtw
  411670:	add	x21, x21, #0x10
  411674:	b.cc	411650 <sqrt@plt+0xf7a0>  // b.lo, b.ul, b.last
  411678:	cbz	x0, 41168c <sqrt@plt+0xf7dc>
  41167c:	ldp	x20, x19, [sp, #32]
  411680:	ldr	x21, [sp, #16]
  411684:	ldp	x29, x30, [sp], #48
  411688:	b	401d00 <_ZdaPv@plt>
  41168c:	ldp	x20, x19, [sp, #32]
  411690:	ldr	x21, [sp, #16]
  411694:	ldp	x29, x30, [sp], #48
  411698:	ret
  41169c:	stp	x29, x30, [sp, #-80]!
  4116a0:	str	x25, [sp, #16]
  4116a4:	stp	x24, x23, [sp, #32]
  4116a8:	stp	x22, x21, [sp, #48]
  4116ac:	stp	x20, x19, [sp, #64]
  4116b0:	mov	x29, sp
  4116b4:	mov	x19, x2
  4116b8:	mov	w21, w1
  4116bc:	mov	x20, x0
  4116c0:	tbz	w1, #31, 4116d4 <sqrt@plt+0xf824>
  4116c4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4116c8:	add	x1, x1, #0xd80
  4116cc:	mov	w0, #0x2c                  	// #44
  4116d0:	bl	40b8ec <sqrt@plt+0x9a3c>
  4116d4:	ldr	w23, [x20, #8]
  4116d8:	ldr	x22, [x20]
  4116dc:	udiv	w8, w21, w23
  4116e0:	msub	w24, w8, w23, w21
  4116e4:	lsl	x8, x24, #4
  4116e8:	ldr	w8, [x22, x8]
  4116ec:	tbnz	w8, #31, 41173c <sqrt@plt+0xf88c>
  4116f0:	cmp	w8, w21
  4116f4:	b.eq	41171c <sqrt@plt+0xf86c>  // b.none
  4116f8:	cmp	w24, #0x0
  4116fc:	csel	w8, w23, w24, eq  // eq = none
  411700:	sub	w24, w8, #0x1
  411704:	lsl	x8, x24, #4
  411708:	ldr	w8, [x22, x8]
  41170c:	tbnz	w8, #31, 41173c <sqrt@plt+0xf88c>
  411710:	cmp	w8, w21
  411714:	b.ne	4116f8 <sqrt@plt+0xf848>  // b.any
  411718:	mov	w24, w24
  41171c:	add	x8, x22, x24, lsl #4
  411720:	ldr	x0, [x8, #8]
  411724:	cbz	x0, 411730 <sqrt@plt+0xf880>
  411728:	bl	401d00 <_ZdaPv@plt>
  41172c:	ldr	x22, [x20]
  411730:	add	x8, x22, x24, lsl #4
  411734:	str	x19, [x8, #8]
  411738:	b	411850 <sqrt@plt+0xf9a0>
  41173c:	cbz	x19, 411850 <sqrt@plt+0xf9a0>
  411740:	ldr	w8, [x20, #12]
  411744:	add	w8, w8, w8, lsl #1
  411748:	cmp	w8, w23, lsl #1
  41174c:	b.cc	411838 <sqrt@plt+0xf988>  // b.lo, b.ul, b.last
  411750:	mov	w0, w23
  411754:	bl	4120bc <_ZdlPvm@@Base+0x304>
  411758:	mov	w25, w0
  41175c:	mov	w24, w0
  411760:	str	w0, [x20, #8]
  411764:	lsl	x0, x25, #4
  411768:	bl	401a00 <_Znam@plt>
  41176c:	cbz	w24, 411790 <sqrt@plt+0xf8e0>
  411770:	add	x8, x0, x25, lsl #4
  411774:	mov	w9, #0xffffffff            	// #-1
  411778:	mov	x10, x0
  41177c:	str	w9, [x10]
  411780:	str	xzr, [x10, #8]
  411784:	add	x10, x10, #0x10
  411788:	cmp	x10, x8
  41178c:	b.ne	41177c <sqrt@plt+0xf8cc>  // b.any
  411790:	str	x0, [x20]
  411794:	cbz	w23, 4117fc <sqrt@plt+0xf94c>
  411798:	mov	x8, xzr
  41179c:	lsl	x9, x8, #4
  4117a0:	ldr	w9, [x22, x9]
  4117a4:	tbnz	w9, #31, 4117f0 <sqrt@plt+0xf940>
  4117a8:	add	x10, x22, x8, lsl #4
  4117ac:	ldr	x10, [x10, #8]
  4117b0:	cbz	x10, 4117f0 <sqrt@plt+0xf940>
  4117b4:	udiv	w11, w9, w25
  4117b8:	msub	w11, w11, w25, w9
  4117bc:	add	x12, x0, w11, uxtw #4
  4117c0:	ldr	w13, [x12]
  4117c4:	tbnz	w13, #31, 4117e4 <sqrt@plt+0xf934>
  4117c8:	cmp	w11, #0x0
  4117cc:	csel	w11, w25, w11, eq  // eq = none
  4117d0:	sub	w11, w11, #0x1
  4117d4:	add	x12, x0, w11, uxtw #4
  4117d8:	ldr	w13, [x12]
  4117dc:	tbz	w13, #31, 4117c8 <sqrt@plt+0xf918>
  4117e0:	mov	w11, w11
  4117e4:	str	w9, [x12]
  4117e8:	add	x9, x0, x11, lsl #4
  4117ec:	str	x10, [x9, #8]
  4117f0:	add	x8, x8, #0x1
  4117f4:	cmp	x8, x23
  4117f8:	b.ne	41179c <sqrt@plt+0xf8ec>  // b.any
  4117fc:	udiv	w8, w21, w25
  411800:	msub	w24, w8, w25, w21
  411804:	lsl	x8, x24, #4
  411808:	ldr	w8, [x0, x8]
  41180c:	tbnz	w8, #31, 411820 <sqrt@plt+0xf970>
  411810:	cmp	w24, #0x0
  411814:	csel	w8, w25, w24, eq  // eq = none
  411818:	sub	w24, w8, #0x1
  41181c:	b	411804 <sqrt@plt+0xf954>
  411820:	cbz	x22, 411834 <sqrt@plt+0xf984>
  411824:	mov	x0, x22
  411828:	bl	401d00 <_ZdaPv@plt>
  41182c:	ldr	x22, [x20]
  411830:	b	411838 <sqrt@plt+0xf988>
  411834:	mov	x22, x0
  411838:	add	x8, x22, w24, uxtw #4
  41183c:	str	w21, [x8]
  411840:	str	x19, [x8, #8]
  411844:	ldr	w8, [x20, #12]
  411848:	add	w8, w8, #0x1
  41184c:	str	w8, [x20, #12]
  411850:	ldp	x20, x19, [sp, #64]
  411854:	ldp	x22, x21, [sp, #48]
  411858:	ldp	x24, x23, [sp, #32]
  41185c:	ldr	x25, [sp, #16]
  411860:	ldp	x29, x30, [sp], #80
  411864:	ret
  411868:	stp	x29, x30, [sp, #-32]!
  41186c:	stp	x20, x19, [sp, #16]
  411870:	mov	x29, sp
  411874:	mov	w19, w1
  411878:	mov	x20, x0
  41187c:	tbz	w1, #31, 411890 <sqrt@plt+0xf9e0>
  411880:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  411884:	add	x1, x1, #0xd80
  411888:	mov	w0, #0x2c                  	// #44
  41188c:	bl	40b8ec <sqrt@plt+0x9a3c>
  411890:	ldr	w10, [x20, #8]
  411894:	ldr	x8, [x20]
  411898:	udiv	w9, w19, w10
  41189c:	msub	w9, w9, w10, w19
  4118a0:	lsl	x11, x9, #4
  4118a4:	ldr	w11, [x8, x11]
  4118a8:	tbnz	w11, #31, 4118e4 <sqrt@plt+0xfa34>
  4118ac:	cmp	w11, w19
  4118b0:	b.eq	4118d8 <sqrt@plt+0xfa28>  // b.none
  4118b4:	cmp	w9, #0x0
  4118b8:	csel	w9, w10, w9, eq  // eq = none
  4118bc:	sub	w9, w9, #0x1
  4118c0:	lsl	x11, x9, #4
  4118c4:	ldr	w11, [x8, x11]
  4118c8:	tbnz	w11, #31, 4118e4 <sqrt@plt+0xfa34>
  4118cc:	cmp	w11, w19
  4118d0:	b.ne	4118b4 <sqrt@plt+0xfa04>  // b.any
  4118d4:	mov	w9, w9
  4118d8:	add	x8, x8, x9, lsl #4
  4118dc:	ldr	x0, [x8, #8]
  4118e0:	b	4118e8 <sqrt@plt+0xfa38>
  4118e4:	mov	x0, xzr
  4118e8:	ldp	x20, x19, [sp, #16]
  4118ec:	ldp	x29, x30, [sp], #32
  4118f0:	ret
  4118f4:	str	x1, [x0]
  4118f8:	str	wzr, [x0, #8]
  4118fc:	ret
  411900:	ldr	x8, [x0]
  411904:	ldr	w10, [x0, #8]
  411908:	ldr	w9, [x8, #8]
  41190c:	cmp	w10, w9
  411910:	b.cs	411938 <sqrt@plt+0xfa88>  // b.hs, b.nlast
  411914:	ldr	x8, [x8]
  411918:	add	x11, x8, x10, lsl #4
  41191c:	ldr	w12, [x11]
  411920:	tbz	w12, #31, 411940 <sqrt@plt+0xfa90>
  411924:	add	w10, w10, #0x1
  411928:	cmp	w9, w10
  41192c:	add	x11, x11, #0x10
  411930:	str	w10, [x0, #8]
  411934:	b.ne	41191c <sqrt@plt+0xfa6c>  // b.any
  411938:	mov	w0, wzr
  41193c:	ret
  411940:	str	w12, [x1]
  411944:	ldr	w9, [x0, #8]
  411948:	add	x8, x8, x9, lsl #4
  41194c:	ldr	x8, [x8, #8]
  411950:	add	w9, w9, #0x1
  411954:	str	x8, [x2]
  411958:	str	w9, [x0, #8]
  41195c:	mov	w0, #0x1                   	// #1
  411960:	ret
  411964:	stp	x29, x30, [sp, #-48]!
  411968:	stp	x22, x21, [sp, #16]
  41196c:	stp	x20, x19, [sp, #32]
  411970:	mov	x29, sp
  411974:	mov	w22, #0x11                  	// #17
  411978:	mov	x19, x0
  41197c:	str	wzr, [x0]
  411980:	str	w22, [x0, #16]
  411984:	mov	w0, #0x110                 	// #272
  411988:	bl	401a00 <_Znam@plt>
  41198c:	mov	w2, #0x110                 	// #272
  411990:	mov	w1, wzr
  411994:	mov	x21, x0
  411998:	bl	401b10 <memset@plt>
  41199c:	mov	x20, x19
  4119a0:	str	x21, [x20, #8]!
  4119a4:	str	wzr, [x20, #12]
  4119a8:	str	w22, [x20, #2072]
  4119ac:	mov	w0, #0x110                 	// #272
  4119b0:	bl	401a00 <_Znam@plt>
  4119b4:	add	x8, x0, #0x110
  4119b8:	mov	w9, #0xffffffff            	// #-1
  4119bc:	mov	x10, x0
  4119c0:	str	w9, [x10]
  4119c4:	str	xzr, [x10, #8]
  4119c8:	add	x10, x10, #0x10
  4119cc:	cmp	x10, x8
  4119d0:	b.ne	4119c0 <sqrt@plt+0xfb10>  // b.any
  4119d4:	add	x20, x19, #0x818
  4119d8:	str	x0, [x20], #12
  4119dc:	add	x0, x19, #0x18
  4119e0:	mov	w2, #0x800                 	// #2048
  4119e4:	mov	w1, wzr
  4119e8:	bl	401b10 <memset@plt>
  4119ec:	mov	w2, #0x804                 	// #2052
  4119f0:	mov	x0, x20
  4119f4:	mov	w1, wzr
  4119f8:	bl	401b10 <memset@plt>
  4119fc:	ldp	x20, x19, [sp, #32]
  411a00:	ldp	x22, x21, [sp, #16]
  411a04:	ldp	x29, x30, [sp], #48
  411a08:	ret
  411a0c:	mov	x19, x0
  411a10:	mov	x0, x20
  411a14:	bl	411174 <sqrt@plt+0xf2c4>
  411a18:	mov	x0, x19
  411a1c:	bl	401e00 <_Unwind_Resume@plt>
  411a20:	stp	x29, x30, [sp, #-32]!
  411a24:	str	x19, [sp, #16]
  411a28:	mov	x19, x0
  411a2c:	add	x0, x0, #0x818
  411a30:	mov	x29, sp
  411a34:	bl	411628 <sqrt@plt+0xf778>
  411a38:	add	x0, x19, #0x8
  411a3c:	ldr	x19, [sp, #16]
  411a40:	ldp	x29, x30, [sp], #32
  411a44:	b	411174 <sqrt@plt+0xf2c4>
  411a48:	stp	x29, x30, [sp, #-48]!
  411a4c:	str	x21, [sp, #16]
  411a50:	stp	x20, x19, [sp, #32]
  411a54:	mov	x29, sp
  411a58:	add	x21, x0, w1, uxtb #3
  411a5c:	ldr	x20, [x21, #24]!
  411a60:	cbnz	x20, 411ac0 <sqrt@plt+0xfc10>
  411a64:	mov	w8, #0x6863                	// #26723
  411a68:	mov	x19, x0
  411a6c:	movk	w8, #0x7261, lsl #16
  411a70:	add	x9, x29, #0x18
  411a74:	and	w0, w1, #0xff
  411a78:	str	w8, [x29, #24]
  411a7c:	add	x20, x9, #0x4
  411a80:	bl	411050 <sqrt@plt+0xf1a0>
  411a84:	mov	x1, x0
  411a88:	mov	x0, x20
  411a8c:	bl	401b60 <strcpy@plt>
  411a90:	mov	w0, #0x10                  	// #16
  411a94:	bl	411d08 <_Znwm@@Base>
  411a98:	ldr	w8, [x19]
  411a9c:	mov	w9, #0xffffffff            	// #-1
  411aa0:	mov	x20, x0
  411aa4:	add	w10, w8, #0x1
  411aa8:	str	w10, [x19]
  411aac:	stp	w8, w9, [x0]
  411ab0:	add	x0, x29, #0x18
  411ab4:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  411ab8:	str	x0, [x20, #8]
  411abc:	str	x20, [x21]
  411ac0:	mov	x0, x20
  411ac4:	ldp	x20, x19, [sp, #32]
  411ac8:	ldr	x21, [sp, #16]
  411acc:	ldp	x29, x30, [sp], #48
  411ad0:	ret
  411ad4:	stp	x29, x30, [sp, #-48]!
  411ad8:	str	x21, [sp, #16]
  411adc:	stp	x20, x19, [sp, #32]
  411ae0:	mov	x29, sp
  411ae4:	mov	w19, w0
  411ae8:	cmp	w0, #0xff
  411aec:	b.hi	411b34 <sqrt@plt+0xfc84>  // b.pmore
  411af0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411af4:	add	x8, x8, #0xe50
  411af8:	add	x8, x8, w19, uxtw #3
  411afc:	ldr	x20, [x8, #2088]
  411b00:	cbnz	x20, 411b84 <sqrt@plt+0xfcd4>
  411b04:	mov	w0, #0x10                  	// #16
  411b08:	add	x21, x8, #0x828
  411b0c:	bl	411d08 <_Znwm@@Base>
  411b10:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411b14:	ldr	w9, [x8, #3664]
  411b18:	mov	x20, x0
  411b1c:	str	xzr, [x0, #8]
  411b20:	add	w10, w9, #0x1
  411b24:	stp	w9, w19, [x0]
  411b28:	str	w10, [x8, #3664]
  411b2c:	str	x0, [x21]
  411b30:	b	411b84 <sqrt@plt+0xfcd4>
  411b34:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2fc8>
  411b38:	add	x0, x0, #0x668
  411b3c:	mov	w1, w19
  411b40:	bl	411868 <sqrt@plt+0xf9b8>
  411b44:	mov	x20, x0
  411b48:	cbnz	x0, 411b84 <sqrt@plt+0xfcd4>
  411b4c:	mov	w0, #0x10                  	// #16
  411b50:	bl	401a00 <_Znam@plt>
  411b54:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411b58:	add	x8, x8, #0xe50
  411b5c:	ldr	w9, [x8]
  411b60:	mov	x20, x0
  411b64:	str	xzr, [x0, #8]
  411b68:	mov	w1, w19
  411b6c:	add	w10, w9, #0x1
  411b70:	stp	w9, w19, [x0]
  411b74:	add	x0, x8, #0x818
  411b78:	mov	x2, x20
  411b7c:	str	w10, [x8]
  411b80:	bl	41169c <sqrt@plt+0xf7ec>
  411b84:	mov	x0, x20
  411b88:	ldp	x20, x19, [sp, #32]
  411b8c:	ldr	x21, [sp, #16]
  411b90:	ldp	x29, x30, [sp], #48
  411b94:	ret
  411b98:	stp	x29, x30, [sp, #-32]!
  411b9c:	str	x19, [sp, #16]
  411ba0:	mov	x29, sp
  411ba4:	mov	x19, x0
  411ba8:	cbz	x0, 411bbc <sqrt@plt+0xfd0c>
  411bac:	ldrb	w8, [x19]
  411bb0:	orr	w8, w8, #0x20
  411bb4:	cmp	w8, #0x20
  411bb8:	b.ne	411bcc <sqrt@plt+0xfd1c>  // b.any
  411bbc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  411bc0:	add	x1, x1, #0xd80
  411bc4:	mov	w0, #0x96                  	// #150
  411bc8:	bl	40b8ec <sqrt@plt+0x9a3c>
  411bcc:	ldrb	w8, [x19, #1]
  411bd0:	cbz	w8, 411bec <sqrt@plt+0xfd3c>
  411bd4:	mov	x1, x19
  411bd8:	ldr	x19, [sp, #16]
  411bdc:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411be0:	add	x0, x0, #0xe50
  411be4:	ldp	x29, x30, [sp], #32
  411be8:	b	411c0c <sqrt@plt+0xfd5c>
  411bec:	ldrb	w1, [x19]
  411bf0:	ldr	x19, [sp, #16]
  411bf4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  411bf8:	add	x0, x0, #0xe50
  411bfc:	ldp	x29, x30, [sp], #32
  411c00:	b	411a48 <sqrt@plt+0xfb98>
  411c04:	ldr	x0, [x0, #8]
  411c08:	ret
  411c0c:	sub	sp, sp, #0x40
  411c10:	stp	x29, x30, [sp, #16]
  411c14:	str	x21, [sp, #32]
  411c18:	stp	x20, x19, [sp, #48]
  411c1c:	add	x29, sp, #0x10
  411c20:	str	x1, [x29, #24]
  411c24:	ldrb	w8, [x1]
  411c28:	mov	x19, x0
  411c2c:	cmp	w8, #0x63
  411c30:	b.ne	411ca4 <sqrt@plt+0xfdf4>  // b.any
  411c34:	ldrb	w8, [x1, #1]
  411c38:	cmp	w8, #0x68
  411c3c:	b.ne	411ca4 <sqrt@plt+0xfdf4>  // b.any
  411c40:	ldrb	w8, [x1, #2]
  411c44:	cmp	w8, #0x61
  411c48:	b.ne	411ca4 <sqrt@plt+0xfdf4>  // b.any
  411c4c:	ldrb	w8, [x1, #3]
  411c50:	cmp	w8, #0x72
  411c54:	b.ne	411ca4 <sqrt@plt+0xfdf4>  // b.any
  411c58:	add	x20, x1, #0x4
  411c5c:	add	x1, sp, #0x8
  411c60:	mov	w2, #0xa                   	// #10
  411c64:	mov	x0, x20
  411c68:	bl	401af0 <strtol@plt>
  411c6c:	ldr	x8, [sp, #8]
  411c70:	cmp	x8, x20
  411c74:	b.eq	411ca4 <sqrt@plt+0xfdf4>  // b.none
  411c78:	mov	x1, x0
  411c7c:	cmp	x0, #0xff
  411c80:	b.hi	411ca4 <sqrt@plt+0xfdf4>  // b.pmore
  411c84:	ldrb	w8, [x8]
  411c88:	cbnz	w8, 411ca4 <sqrt@plt+0xfdf4>
  411c8c:	mov	x0, x19
  411c90:	ldp	x20, x19, [sp, #48]
  411c94:	ldr	x21, [sp, #32]
  411c98:	ldp	x29, x30, [sp, #16]
  411c9c:	add	sp, sp, #0x40
  411ca0:	b	411a48 <sqrt@plt+0xfb98>
  411ca4:	add	x20, x19, #0x8
  411ca8:	add	x1, x29, #0x18
  411cac:	mov	x0, x20
  411cb0:	bl	411490 <sqrt@plt+0xf5e0>
  411cb4:	mov	x21, x0
  411cb8:	cbnz	x0, 411cf0 <sqrt@plt+0xfe40>
  411cbc:	mov	w0, #0x10                  	// #16
  411cc0:	bl	401a00 <_Znam@plt>
  411cc4:	ldr	w8, [x19]
  411cc8:	mov	x21, x0
  411ccc:	mov	x2, x21
  411cd0:	add	w9, w8, #0x1
  411cd4:	str	w9, [x19]
  411cd8:	ldr	x1, [x29, #24]
  411cdc:	mov	w9, #0xffffffff            	// #-1
  411ce0:	stp	w8, w9, [x0]
  411ce4:	mov	x0, x20
  411ce8:	bl	4111e0 <sqrt@plt+0xf330>
  411cec:	str	x0, [x21, #8]
  411cf0:	mov	x0, x21
  411cf4:	ldp	x20, x19, [sp, #48]
  411cf8:	ldr	x21, [sp, #32]
  411cfc:	ldp	x29, x30, [sp, #16]
  411d00:	add	sp, sp, #0x40
  411d04:	ret

0000000000411d08 <_Znwm@@Base>:
  411d08:	stp	x29, x30, [sp, #-32]!
  411d0c:	str	x19, [sp, #16]
  411d10:	mov	x29, sp
  411d14:	and	x8, x0, #0xffffffff
  411d18:	cmp	x0, #0x0
  411d1c:	csinc	x0, x8, xzr, ne  // ne = any
  411d20:	bl	401d70 <malloc@plt>
  411d24:	cbz	x0, 411d34 <_Znwm@@Base+0x2c>
  411d28:	ldr	x19, [sp, #16]
  411d2c:	ldp	x29, x30, [sp], #32
  411d30:	ret
  411d34:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  411d38:	ldr	x19, [x8, #600]
  411d3c:	cbz	x19, 411d6c <_Znwm@@Base+0x64>
  411d40:	mov	x0, x19
  411d44:	bl	401a60 <strlen@plt>
  411d48:	mov	x2, x0
  411d4c:	mov	w0, #0x2                   	// #2
  411d50:	mov	x1, x19
  411d54:	bl	401d60 <write@plt>
  411d58:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2248>
  411d5c:	add	x1, x1, #0xc6a
  411d60:	mov	w0, #0x2                   	// #2
  411d64:	mov	w2, #0x2                   	// #2
  411d68:	bl	401d60 <write@plt>
  411d6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411d70:	add	x0, x0, #0xda2
  411d74:	bl	411d80 <_Znwm@@Base+0x78>
  411d78:	mov	w0, #0xffffffff            	// #-1
  411d7c:	bl	401b40 <_exit@plt>
  411d80:	stp	x29, x30, [sp, #-32]!
  411d84:	str	x19, [sp, #16]
  411d88:	mov	x29, sp
  411d8c:	mov	x19, x0
  411d90:	bl	401a60 <strlen@plt>
  411d94:	mov	x1, x19
  411d98:	ldr	x19, [sp, #16]
  411d9c:	mov	x2, x0
  411da0:	mov	w0, #0x2                   	// #2
  411da4:	ldp	x29, x30, [sp], #32
  411da8:	b	401d60 <write@plt>

0000000000411dac <_ZdlPv@@Base>:
  411dac:	cbz	x0, 411db4 <_ZdlPv@@Base+0x8>
  411db0:	b	401b00 <free@plt>
  411db4:	ret

0000000000411db8 <_ZdlPvm@@Base>:
  411db8:	cbz	x0, 411dc0 <_ZdlPvm@@Base+0x8>
  411dbc:	b	401b00 <free@plt>
  411dc0:	ret
  411dc4:	str	d10, [sp, #-48]!
  411dc8:	stp	d9, d8, [sp, #16]
  411dcc:	stp	x29, x30, [sp, #32]
  411dd0:	mov	x29, sp
  411dd4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  411dd8:	ldr	w9, [x8, #592]
  411ddc:	cbz	w9, 411df0 <_ZdlPvm@@Base+0x38>
  411de0:	ldp	x29, x30, [sp, #32]
  411de4:	ldp	d9, d8, [sp, #16]
  411de8:	ldr	d10, [sp], #48
  411dec:	ret
  411df0:	mov	w9, #0x1                   	// #1
  411df4:	mov	w0, #0x61                  	// #97
  411df8:	mov	w2, #0x4a5                 	// #1189
  411dfc:	mov	w3, #0x349                 	// #841
  411e00:	mov	w1, wzr
  411e04:	str	w9, [x8, #592]
  411e08:	bl	411f48 <_ZdlPvm@@Base+0x190>
  411e0c:	mov	w0, #0x62                  	// #98
  411e10:	mov	w1, #0x8                   	// #8
  411e14:	mov	w2, #0x586                 	// #1414
  411e18:	mov	w3, #0x3e8                 	// #1000
  411e1c:	bl	411f48 <_ZdlPvm@@Base+0x190>
  411e20:	mov	w0, #0x63                  	// #99
  411e24:	mov	w1, #0x10                  	// #16
  411e28:	mov	w2, #0x511                 	// #1297
  411e2c:	mov	w3, #0x395                 	// #917
  411e30:	bl	411f48 <_ZdlPvm@@Base+0x190>
  411e34:	mov	w0, #0x64                  	// #100
  411e38:	mov	w1, #0x18                  	// #24
  411e3c:	mov	w2, #0x442                 	// #1090
  411e40:	mov	w3, #0x303                 	// #771
  411e44:	bl	411f48 <_ZdlPvm@@Base+0x190>
  411e48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411e4c:	fmov	d8, #1.100000000000000000e+01
  411e50:	fmov	d9, #8.500000000000000000e+00
  411e54:	add	x0, x0, #0xdd8
  411e58:	mov	w1, #0x20                  	// #32
  411e5c:	mov	v0.16b, v8.16b
  411e60:	mov	v1.16b, v9.16b
  411e64:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411e68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411e6c:	add	x0, x0, #0xddf
  411e70:	fmov	d0, #1.400000000000000000e+01
  411e74:	mov	w1, #0x21                  	// #33
  411e78:	mov	v1.16b, v9.16b
  411e7c:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411e80:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411e84:	fmov	d10, #1.700000000000000000e+01
  411e88:	add	x0, x0, #0xde5
  411e8c:	mov	w1, #0x22                  	// #34
  411e90:	mov	v0.16b, v10.16b
  411e94:	mov	v1.16b, v8.16b
  411e98:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411e9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411ea0:	add	x0, x0, #0xded
  411ea4:	mov	w1, #0x23                  	// #35
  411ea8:	mov	v0.16b, v8.16b
  411eac:	mov	v1.16b, v10.16b
  411eb0:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411eb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411eb8:	add	x0, x0, #0xdf4
  411ebc:	fmov	d1, #5.500000000000000000e+00
  411ec0:	mov	w1, #0x24                  	// #36
  411ec4:	mov	v0.16b, v9.16b
  411ec8:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411ecc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411ed0:	fmov	d8, #7.500000000000000000e+00
  411ed4:	add	x0, x0, #0xdfe
  411ed8:	fmov	d0, #1.000000000000000000e+01
  411edc:	mov	w1, #0x25                  	// #37
  411ee0:	mov	v1.16b, v8.16b
  411ee4:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411ee8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  411eec:	ldr	d1, [x8, #3512]
  411ef0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411ef4:	add	x0, x0, #0xe08
  411ef8:	fmov	d0, #9.500000000000000000e+00
  411efc:	mov	w1, #0x26                  	// #38
  411f00:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411f04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411f08:	add	x0, x0, #0xe0e
  411f0c:	fmov	d1, #3.875000000000000000e+00
  411f10:	mov	w1, #0x27                  	// #39
  411f14:	mov	v0.16b, v8.16b
  411f18:	bl	411ff4 <_ZdlPvm@@Base+0x23c>
  411f1c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  411f20:	adrp	x9, 416000 <_ZdlPvm@@Base+0x4248>
  411f24:	ldr	d0, [x8, #3520]
  411f28:	ldr	d1, [x9, #3528]
  411f2c:	ldp	x29, x30, [sp, #32]
  411f30:	ldp	d9, d8, [sp, #16]
  411f34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  411f38:	add	x0, x0, #0xe16
  411f3c:	mov	w1, #0x28                  	// #40
  411f40:	ldr	d10, [sp], #48
  411f44:	b	411ff4 <_ZdlPvm@@Base+0x23c>
  411f48:	str	d8, [sp, #-64]!
  411f4c:	stp	x29, x30, [sp, #8]
  411f50:	str	x23, [sp, #24]
  411f54:	stp	x22, x21, [sp, #32]
  411f58:	stp	x20, x19, [sp, #48]
  411f5c:	mov	x29, sp
  411f60:	adrp	x9, 416000 <_ZdlPvm@@Base+0x4248>
  411f64:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2fc8>
  411f68:	ldr	d8, [x9, #3536]
  411f6c:	add	x8, x8, #0xe78
  411f70:	mov	w9, #0x18                  	// #24
  411f74:	smaddl	x8, w1, w9, x8
  411f78:	mov	w19, w3
  411f7c:	mov	w21, w2
  411f80:	mov	w20, w0
  411f84:	mov	x22, xzr
  411f88:	add	x23, x8, #0x10
  411f8c:	mov	w0, #0x3                   	// #3
  411f90:	bl	401a00 <_Znam@plt>
  411f94:	scvtf	d0, w21
  411f98:	fdiv	d0, d0, d8
  411f9c:	add	w8, w22, #0x30
  411fa0:	stur	d0, [x23, #-8]
  411fa4:	scvtf	d0, w19
  411fa8:	cmp	w21, #0x0
  411fac:	add	x22, x22, #0x1
  411fb0:	strb	w8, [x0, #1]
  411fb4:	fdiv	d0, d0, d8
  411fb8:	cinc	w8, w21, lt  // lt = tstop
  411fbc:	stur	x0, [x23, #-16]
  411fc0:	mov	w21, w19
  411fc4:	str	d0, [x23], #24
  411fc8:	asr	w19, w8, #1
  411fcc:	cmp	x22, #0x8
  411fd0:	strb	w20, [x0]
  411fd4:	strb	wzr, [x0, #2]
  411fd8:	b.ne	411f8c <_ZdlPvm@@Base+0x1d4>  // b.any
  411fdc:	ldp	x20, x19, [sp, #48]
  411fe0:	ldp	x22, x21, [sp, #32]
  411fe4:	ldr	x23, [sp, #24]
  411fe8:	ldp	x29, x30, [sp, #8]
  411fec:	ldr	d8, [sp], #64
  411ff0:	ret
  411ff4:	stp	d9, d8, [sp, #-48]!
  411ff8:	stp	x29, x30, [sp, #16]
  411ffc:	stp	x20, x19, [sp, #32]
  412000:	mov	x29, sp
  412004:	mov	v8.16b, v1.16b
  412008:	mov	v9.16b, v0.16b
  41200c:	mov	w19, w1
  412010:	mov	x20, x0
  412014:	bl	401a60 <strlen@plt>
  412018:	add	x0, x0, #0x1
  41201c:	bl	401a00 <_Znam@plt>
  412020:	mov	x1, x20
  412024:	bl	401b60 <strcpy@plt>
  412028:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2fc8>
  41202c:	add	x8, x8, #0xe78
  412030:	mov	w9, #0x18                  	// #24
  412034:	smaddl	x8, w19, w9, x8
  412038:	ldp	x20, x19, [sp, #32]
  41203c:	ldp	x29, x30, [sp, #16]
  412040:	str	x0, [x8]
  412044:	stp	d9, d8, [x8, #8]
  412048:	ldp	d9, d8, [sp], #48
  41204c:	ret
  412050:	stp	x29, x30, [sp, #-32]!
  412054:	str	x19, [sp, #16]
  412058:	mov	x29, sp
  41205c:	mov	x19, x0
  412060:	cbnz	x0, 412074 <_ZdlPvm@@Base+0x2bc>
  412064:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  412068:	add	x1, x1, #0xe19
  41206c:	mov	w0, #0x1b                  	// #27
  412070:	bl	40b8ec <sqrt@plt+0x9a3c>
  412074:	ldrb	w9, [x19]
  412078:	cbz	w9, 4120ac <_ZdlPvm@@Base+0x2f4>
  41207c:	mov	x0, xzr
  412080:	add	x8, x19, #0x1
  412084:	lsl	x10, x0, #4
  412088:	add	x10, x10, w9, uxtb
  41208c:	ldrb	w9, [x8], #1
  412090:	and	x11, x10, #0xf0000000
  412094:	and	x12, x10, #0xffffffff0fffffff
  412098:	eor	x11, x12, x11, lsr #24
  41209c:	tst	x10, #0xf0000000
  4120a0:	csel	x0, x10, x11, eq  // eq = none
  4120a4:	cbnz	w9, 412084 <_ZdlPvm@@Base+0x2cc>
  4120a8:	b	4120b0 <_ZdlPvm@@Base+0x2f8>
  4120ac:	mov	x0, xzr
  4120b0:	ldr	x19, [sp, #16]
  4120b4:	ldp	x29, x30, [sp], #32
  4120b8:	ret
  4120bc:	stp	x29, x30, [sp, #-48]!
  4120c0:	stp	x22, x21, [sp, #16]
  4120c4:	stp	x20, x19, [sp, #32]
  4120c8:	mov	x29, sp
  4120cc:	cmp	w0, #0x65
  4120d0:	b.cs	4120dc <_ZdlPvm@@Base+0x324>  // b.hs, b.nlast
  4120d4:	mov	w0, #0x65                  	// #101
  4120d8:	b	412120 <_ZdlPvm@@Base+0x368>
  4120dc:	adrp	x22, 416000 <_ZdlPvm@@Base+0x4248>
  4120e0:	adrp	x20, 416000 <_ZdlPvm@@Base+0x4248>
  4120e4:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4120e8:	mov	w19, w0
  4120ec:	mov	w0, #0x65                  	// #101
  4120f0:	add	x22, x22, #0xe50
  4120f4:	add	x20, x20, #0xe36
  4120f8:	add	x21, x21, #0xd38
  4120fc:	cbnz	w0, 412114 <_ZdlPvm@@Base+0x35c>
  412100:	mov	x0, x20
  412104:	mov	x1, x21
  412108:	mov	x2, x21
  41210c:	mov	x3, x21
  412110:	bl	40c8e8 <sqrt@plt+0xaa38>
  412114:	ldr	w0, [x22], #4
  412118:	cmp	w0, w19
  41211c:	b.ls	4120fc <_ZdlPvm@@Base+0x344>  // b.plast
  412120:	ldp	x20, x19, [sp, #32]
  412124:	ldp	x22, x21, [sp, #16]
  412128:	ldp	x29, x30, [sp], #48
  41212c:	ret
  412130:	stp	x29, x30, [sp, #-80]!
  412134:	stp	x26, x25, [sp, #16]
  412138:	stp	x24, x23, [sp, #32]
  41213c:	stp	x22, x21, [sp, #48]
  412140:	stp	x20, x19, [sp, #64]
  412144:	mov	x29, sp
  412148:	mov	w22, w4
  41214c:	mov	x20, x2
  412150:	mov	x23, x1
  412154:	mov	x19, x0
  412158:	cbz	w3, 412174 <_ZdlPvm@@Base+0x3bc>
  41215c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  412160:	add	x0, x0, #0xea4
  412164:	bl	401db0 <getenv@plt>
  412168:	mov	x21, x0
  41216c:	cbnz	x23, 41217c <_ZdlPvm@@Base+0x3c4>
  412170:	b	4121a4 <_ZdlPvm@@Base+0x3ec>
  412174:	mov	x21, xzr
  412178:	cbz	x23, 4121a4 <_ZdlPvm@@Base+0x3ec>
  41217c:	mov	x0, x23
  412180:	bl	401db0 <getenv@plt>
  412184:	mov	x23, x0
  412188:	cbz	x0, 4121a4 <_ZdlPvm@@Base+0x3ec>
  41218c:	ldrb	w8, [x23]
  412190:	cbz	w8, 4121b4 <_ZdlPvm@@Base+0x3fc>
  412194:	mov	x0, x23
  412198:	bl	401a60 <strlen@plt>
  41219c:	add	x25, x0, #0x1
  4121a0:	b	4121b8 <_ZdlPvm@@Base+0x400>
  4121a4:	mov	w24, wzr
  4121a8:	mov	x25, xzr
  4121ac:	cbnz	x21, 4121c0 <_ZdlPvm@@Base+0x408>
  4121b0:	b	4121dc <_ZdlPvm@@Base+0x424>
  4121b4:	mov	x25, xzr
  4121b8:	mov	w24, #0x1                   	// #1
  4121bc:	cbz	x21, 4121dc <_ZdlPvm@@Base+0x424>
  4121c0:	ldrb	w8, [x21]
  4121c4:	cbz	w8, 4121dc <_ZdlPvm@@Base+0x424>
  4121c8:	mov	x0, x21
  4121cc:	bl	401a60 <strlen@plt>
  4121d0:	add	x26, x0, #0x1
  4121d4:	cbnz	x20, 4121e4 <_ZdlPvm@@Base+0x42c>
  4121d8:	b	4121f8 <_ZdlPvm@@Base+0x440>
  4121dc:	mov	x26, xzr
  4121e0:	cbz	x20, 4121f8 <_ZdlPvm@@Base+0x440>
  4121e4:	ldrb	w8, [x20]
  4121e8:	cbz	w8, 4121f8 <_ZdlPvm@@Base+0x440>
  4121ec:	mov	x0, x20
  4121f0:	bl	401a60 <strlen@plt>
  4121f4:	b	4121fc <_ZdlPvm@@Base+0x444>
  4121f8:	mov	x0, xzr
  4121fc:	cmp	w22, #0x0
  412200:	mov	w8, #0x3                   	// #3
  412204:	csinc	x8, x8, xzr, ne  // ne = any
  412208:	add	x8, x8, x25
  41220c:	add	x8, x8, x26
  412210:	add	x0, x8, x0
  412214:	bl	401a00 <_Znam@plt>
  412218:	str	x0, [x19]
  41221c:	strb	wzr, [x0]
  412220:	cbz	w24, 412248 <_ZdlPvm@@Base+0x490>
  412224:	ldrb	w8, [x23]
  412228:	cbz	w8, 412248 <_ZdlPvm@@Base+0x490>
  41222c:	mov	x1, x23
  412230:	bl	401e80 <strcat@plt>
  412234:	ldr	x23, [x19]
  412238:	mov	x0, x23
  41223c:	bl	401a60 <strlen@plt>
  412240:	mov	w8, #0x3a                  	// #58
  412244:	strh	w8, [x23, x0]
  412248:	cbz	w22, 412274 <_ZdlPvm@@Base+0x4bc>
  41224c:	ldr	x22, [x19]
  412250:	mov	x0, x22
  412254:	bl	401a60 <strlen@plt>
  412258:	mov	w8, #0x2e                  	// #46
  41225c:	strh	w8, [x22, x0]
  412260:	ldr	x22, [x19]
  412264:	mov	x0, x22
  412268:	bl	401a60 <strlen@plt>
  41226c:	mov	w8, #0x3a                  	// #58
  412270:	strh	w8, [x22, x0]
  412274:	cbz	x21, 4122a0 <_ZdlPvm@@Base+0x4e8>
  412278:	ldrb	w8, [x21]
  41227c:	cbz	w8, 4122a0 <_ZdlPvm@@Base+0x4e8>
  412280:	ldr	x0, [x19]
  412284:	mov	x1, x21
  412288:	bl	401e80 <strcat@plt>
  41228c:	ldr	x21, [x19]
  412290:	mov	x0, x21
  412294:	bl	401a60 <strlen@plt>
  412298:	mov	w8, #0x3a                  	// #58
  41229c:	strh	w8, [x21, x0]
  4122a0:	cbz	x20, 4122b8 <_ZdlPvm@@Base+0x500>
  4122a4:	ldrb	w8, [x20]
  4122a8:	cbz	w8, 4122b8 <_ZdlPvm@@Base+0x500>
  4122ac:	ldr	x0, [x19]
  4122b0:	mov	x1, x20
  4122b4:	bl	401e80 <strcat@plt>
  4122b8:	ldr	x0, [x19]
  4122bc:	bl	401a60 <strlen@plt>
  4122c0:	str	w0, [x19, #8]
  4122c4:	ldp	x20, x19, [sp, #64]
  4122c8:	ldp	x22, x21, [sp, #48]
  4122cc:	ldp	x24, x23, [sp, #32]
  4122d0:	ldp	x26, x25, [sp, #16]
  4122d4:	ldp	x29, x30, [sp], #80
  4122d8:	ret
  4122dc:	ldr	x0, [x0]
  4122e0:	cbz	x0, 4122e8 <_ZdlPvm@@Base+0x530>
  4122e4:	b	401d00 <_ZdaPv@plt>
  4122e8:	ret
  4122ec:	stp	x29, x30, [sp, #-80]!
  4122f0:	str	x25, [sp, #16]
  4122f4:	stp	x24, x23, [sp, #32]
  4122f8:	stp	x22, x21, [sp, #48]
  4122fc:	stp	x20, x19, [sp, #64]
  412300:	mov	x29, sp
  412304:	ldr	x19, [x0]
  412308:	mov	x24, x0
  41230c:	mov	x20, x1
  412310:	mov	x0, x19
  412314:	bl	401a60 <strlen@plt>
  412318:	mov	x22, x0
  41231c:	mov	x0, x20
  412320:	bl	401a60 <strlen@plt>
  412324:	mov	x21, x0
  412328:	add	w8, w22, w21
  41232c:	add	w0, w8, #0x2
  412330:	bl	401a00 <_Znam@plt>
  412334:	ldr	w23, [x24, #8]
  412338:	str	x0, [x24]
  41233c:	mov	x1, x19
  412340:	mov	x25, x0
  412344:	sub	w24, w22, w23
  412348:	mov	x2, x24
  41234c:	bl	401a20 <memcpy@plt>
  412350:	add	x24, x25, x24
  412354:	cbz	w23, 412390 <_ZdlPvm@@Base+0x5d8>
  412358:	and	x2, x21, #0xffffffff
  41235c:	mov	x0, x24
  412360:	mov	x1, x20
  412364:	bl	401a20 <memcpy@plt>
  412368:	add	x20, x24, w21, uxtw
  41236c:	mov	w8, #0x3a                  	// #58
  412370:	add	x9, x19, w22, uxtw
  412374:	strb	w8, [x20], #1
  412378:	sub	x1, x9, x23
  41237c:	mov	x0, x20
  412380:	mov	x2, x23
  412384:	bl	401a20 <memcpy@plt>
  412388:	add	x8, x20, x23
  41238c:	b	4123ac <_ZdlPvm@@Base+0x5f4>
  412390:	mov	w8, #0x3a                  	// #58
  412394:	strb	w8, [x24], #1
  412398:	and	x2, x21, #0xffffffff
  41239c:	mov	x0, x24
  4123a0:	mov	x1, x20
  4123a4:	bl	401a20 <memcpy@plt>
  4123a8:	add	x8, x24, w21, uxtw
  4123ac:	strb	wzr, [x8]
  4123b0:	cbz	x19, 4123d0 <_ZdlPvm@@Base+0x618>
  4123b4:	mov	x0, x19
  4123b8:	ldp	x20, x19, [sp, #64]
  4123bc:	ldp	x22, x21, [sp, #48]
  4123c0:	ldp	x24, x23, [sp, #32]
  4123c4:	ldr	x25, [sp, #16]
  4123c8:	ldp	x29, x30, [sp], #80
  4123cc:	b	401d00 <_ZdaPv@plt>
  4123d0:	ldp	x20, x19, [sp, #64]
  4123d4:	ldp	x22, x21, [sp, #48]
  4123d8:	ldp	x24, x23, [sp, #32]
  4123dc:	ldr	x25, [sp, #16]
  4123e0:	ldp	x29, x30, [sp], #80
  4123e4:	ret
  4123e8:	sub	sp, sp, #0x70
  4123ec:	stp	x29, x30, [sp, #16]
  4123f0:	stp	x28, x27, [sp, #32]
  4123f4:	stp	x26, x25, [sp, #48]
  4123f8:	stp	x24, x23, [sp, #64]
  4123fc:	stp	x22, x21, [sp, #80]
  412400:	stp	x20, x19, [sp, #96]
  412404:	add	x29, sp, #0x10
  412408:	mov	x19, x2
  41240c:	mov	x20, x1
  412410:	mov	x21, x0
  412414:	cbnz	x1, 412428 <_ZdlPvm@@Base+0x670>
  412418:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  41241c:	add	x1, x1, #0xea9
  412420:	mov	w0, #0x61                  	// #97
  412424:	bl	40b8ec <sqrt@plt+0x9a3c>
  412428:	ldrb	w8, [x20]
  41242c:	cmp	w8, #0x2f
  412430:	b.eq	41252c <_ZdlPvm@@Base+0x774>  // b.none
  412434:	ldr	x23, [x21]
  412438:	ldrb	w8, [x23]
  41243c:	cbz	w8, 41252c <_ZdlPvm@@Base+0x774>
  412440:	mov	x0, x20
  412444:	str	x19, [sp, #8]
  412448:	bl	401a60 <strlen@plt>
  41244c:	and	x8, x0, #0xffffffff
  412450:	mov	x27, #0x1                   	// #1
  412454:	adrp	x21, 416000 <_ZdlPvm@@Base+0x4248>
  412458:	movk	x27, #0x8000, lsl #32
  41245c:	mov	w28, #0x2f                  	// #47
  412460:	add	x19, x8, #0x1
  412464:	add	x21, x21, #0x855
  412468:	mov	w1, #0x3a                  	// #58
  41246c:	mov	x0, x23
  412470:	bl	401b20 <strchr@plt>
  412474:	mov	x22, x0
  412478:	cbnz	x0, 412488 <_ZdlPvm@@Base+0x6d0>
  41247c:	mov	x0, x23
  412480:	bl	401a60 <strlen@plt>
  412484:	add	x22, x23, x0
  412488:	subs	x24, x22, x23
  41248c:	b.ls	4124b4 <_ZdlPvm@@Base+0x6fc>  // b.plast
  412490:	ldurb	w8, [x22, #-1]
  412494:	mov	w9, #0x1                   	// #1
  412498:	cmp	x8, #0x3f
  41249c:	lsl	x8, x9, x8
  4124a0:	cset	w9, hi  // hi = pmore
  4124a4:	tst	x8, x27
  4124a8:	cset	w8, eq  // eq = none
  4124ac:	orr	w26, w9, w8
  4124b0:	b	4124b8 <_ZdlPvm@@Base+0x700>
  4124b4:	mov	w26, wzr
  4124b8:	add	x8, x19, x24
  4124bc:	add	x0, x8, x26
  4124c0:	bl	401a00 <_Znam@plt>
  4124c4:	mov	x1, x23
  4124c8:	mov	x2, x24
  4124cc:	mov	x25, x0
  4124d0:	bl	401a20 <memcpy@plt>
  4124d4:	cbz	w26, 4124dc <_ZdlPvm@@Base+0x724>
  4124d8:	strb	w28, [x25, x24]
  4124dc:	add	x8, x25, x24
  4124e0:	add	x0, x8, x26
  4124e4:	mov	x1, x20
  4124e8:	bl	401b60 <strcpy@plt>
  4124ec:	mov	x0, x25
  4124f0:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  4124f4:	mov	x24, x0
  4124f8:	mov	x0, x25
  4124fc:	bl	401d00 <_ZdaPv@plt>
  412500:	mov	x0, x24
  412504:	mov	x1, x21
  412508:	bl	401d30 <fopen@plt>
  41250c:	cbnz	x0, 412558 <_ZdlPvm@@Base+0x7a0>
  412510:	mov	x0, x24
  412514:	bl	401b00 <free@plt>
  412518:	ldrb	w8, [x22], #1
  41251c:	mov	x23, x22
  412520:	cbnz	w8, 412468 <_ZdlPvm@@Base+0x6b0>
  412524:	mov	x23, xzr
  412528:	b	412574 <_ZdlPvm@@Base+0x7bc>
  41252c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  412530:	add	x1, x1, #0x855
  412534:	mov	x0, x20
  412538:	bl	401d30 <fopen@plt>
  41253c:	mov	x23, x0
  412540:	cbz	x0, 412574 <_ZdlPvm@@Base+0x7bc>
  412544:	cbz	x19, 412574 <_ZdlPvm@@Base+0x7bc>
  412548:	mov	x0, x20
  41254c:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  412550:	str	x0, [x19]
  412554:	b	412574 <_ZdlPvm@@Base+0x7bc>
  412558:	ldr	x8, [sp, #8]
  41255c:	mov	x23, x0
  412560:	cbz	x8, 41256c <_ZdlPvm@@Base+0x7b4>
  412564:	str	x24, [x8]
  412568:	b	412574 <_ZdlPvm@@Base+0x7bc>
  41256c:	mov	x0, x24
  412570:	bl	401b00 <free@plt>
  412574:	mov	x0, x23
  412578:	ldp	x20, x19, [sp, #96]
  41257c:	ldp	x22, x21, [sp, #80]
  412580:	ldp	x24, x23, [sp, #64]
  412584:	ldp	x26, x25, [sp, #48]
  412588:	ldp	x28, x27, [sp, #32]
  41258c:	ldp	x29, x30, [sp, #16]
  412590:	add	sp, sp, #0x70
  412594:	ret
  412598:	stp	x29, x30, [sp, #-96]!
  41259c:	stp	x28, x27, [sp, #16]
  4125a0:	stp	x26, x25, [sp, #32]
  4125a4:	stp	x24, x23, [sp, #48]
  4125a8:	stp	x22, x21, [sp, #64]
  4125ac:	stp	x20, x19, [sp, #80]
  4125b0:	mov	x29, sp
  4125b4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  4125b8:	add	x8, x8, #0x855
  4125bc:	cmp	x3, #0x0
  4125c0:	csel	x21, x8, x3, eq  // eq = none
  4125c4:	mov	x20, x1
  4125c8:	mov	x22, x0
  4125cc:	mov	w1, #0x72                  	// #114
  4125d0:	mov	x0, x21
  4125d4:	mov	x19, x2
  4125d8:	bl	401b20 <strchr@plt>
  4125dc:	mov	x23, x0
  4125e0:	cbz	x20, 412710 <_ZdlPvm@@Base+0x958>
  4125e4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  4125e8:	add	x1, x1, #0x402
  4125ec:	mov	x0, x20
  4125f0:	bl	401d40 <strcmp@plt>
  4125f4:	cbz	w0, 412710 <_ZdlPvm@@Base+0x958>
  4125f8:	cbz	x23, 412770 <_ZdlPvm@@Base+0x9b8>
  4125fc:	ldrb	w8, [x20]
  412600:	cmp	w8, #0x2f
  412604:	b.eq	412770 <_ZdlPvm@@Base+0x9b8>  // b.none
  412608:	ldr	x23, [x22]
  41260c:	ldrb	w8, [x23]
  412610:	cbz	w8, 412770 <_ZdlPvm@@Base+0x9b8>
  412614:	mov	x0, x20
  412618:	bl	401a60 <strlen@plt>
  41261c:	and	x8, x0, #0xffffffff
  412620:	add	x28, x8, #0x1
  412624:	mov	w26, #0x2f                  	// #47
  412628:	mov	w1, #0x3a                  	// #58
  41262c:	mov	x0, x23
  412630:	bl	401b20 <strchr@plt>
  412634:	mov	x22, x0
  412638:	cbnz	x0, 412648 <_ZdlPvm@@Base+0x890>
  41263c:	mov	x0, x23
  412640:	bl	401a60 <strlen@plt>
  412644:	add	x22, x23, x0
  412648:	subs	x24, x22, x23
  41264c:	b.ls	41267c <_ZdlPvm@@Base+0x8c4>  // b.plast
  412650:	ldurb	w8, [x22, #-1]
  412654:	mov	w9, #0x1                   	// #1
  412658:	mov	x10, #0x1                   	// #1
  41265c:	movk	x10, #0x8000, lsl #32
  412660:	cmp	x8, #0x3f
  412664:	lsl	x8, x9, x8
  412668:	cset	w9, hi  // hi = pmore
  41266c:	tst	x8, x10
  412670:	cset	w8, eq  // eq = none
  412674:	orr	w27, w9, w8
  412678:	b	412680 <_ZdlPvm@@Base+0x8c8>
  41267c:	mov	w27, wzr
  412680:	add	x8, x28, x24
  412684:	add	x0, x8, x27
  412688:	bl	401a00 <_Znam@plt>
  41268c:	mov	x1, x23
  412690:	mov	x2, x24
  412694:	mov	x25, x0
  412698:	bl	401a20 <memcpy@plt>
  41269c:	cbz	w27, 4126a4 <_ZdlPvm@@Base+0x8ec>
  4126a0:	strb	w26, [x25, x24]
  4126a4:	add	x8, x25, x24
  4126a8:	add	x0, x8, x27
  4126ac:	mov	x1, x20
  4126b0:	bl	401b60 <strcpy@plt>
  4126b4:	mov	x0, x25
  4126b8:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  4126bc:	mov	x24, x0
  4126c0:	mov	x0, x25
  4126c4:	bl	401d00 <_ZdaPv@plt>
  4126c8:	mov	x0, x24
  4126cc:	mov	x1, x21
  4126d0:	bl	401d30 <fopen@plt>
  4126d4:	cbnz	x0, 412798 <_ZdlPvm@@Base+0x9e0>
  4126d8:	bl	401d10 <__errno_location@plt>
  4126dc:	ldr	w27, [x0]
  4126e0:	mov	x25, x0
  4126e4:	mov	x0, x24
  4126e8:	bl	401b00 <free@plt>
  4126ec:	cmp	w27, #0x2
  4126f0:	b.ne	4127a8 <_ZdlPvm@@Base+0x9f0>  // b.any
  4126f4:	ldrb	w8, [x22], #1
  4126f8:	mov	x23, x22
  4126fc:	cbnz	w8, 412628 <_ZdlPvm@@Base+0x870>
  412700:	mov	x23, xzr
  412704:	mov	w8, #0x2                   	// #2
  412708:	str	w8, [x25]
  41270c:	b	412750 <_ZdlPvm@@Base+0x998>
  412710:	cbz	x19, 412734 <_ZdlPvm@@Base+0x97c>
  412714:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  412718:	adrp	x9, 416000 <_ZdlPvm@@Base+0x4248>
  41271c:	add	x8, x8, #0xed0
  412720:	add	x9, x9, #0xeca
  412724:	cmp	x23, #0x0
  412728:	csel	x0, x9, x8, ne  // ne = any
  41272c:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  412730:	str	x0, [x19]
  412734:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412738:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41273c:	add	x8, x8, #0x28
  412740:	add	x9, x9, #0x30
  412744:	cmp	x23, #0x0
  412748:	csel	x8, x8, x9, ne  // ne = any
  41274c:	ldr	x23, [x8]
  412750:	mov	x0, x23
  412754:	ldp	x20, x19, [sp, #80]
  412758:	ldp	x22, x21, [sp, #64]
  41275c:	ldp	x24, x23, [sp, #48]
  412760:	ldp	x26, x25, [sp, #32]
  412764:	ldp	x28, x27, [sp, #16]
  412768:	ldp	x29, x30, [sp], #96
  41276c:	ret
  412770:	mov	x0, x20
  412774:	mov	x1, x21
  412778:	bl	401d30 <fopen@plt>
  41277c:	mov	x23, x0
  412780:	cbz	x0, 412750 <_ZdlPvm@@Base+0x998>
  412784:	cbz	x19, 412750 <_ZdlPvm@@Base+0x998>
  412788:	mov	x0, x20
  41278c:	bl	413270 <_ZdlPvm@@Base+0x14b8>
  412790:	str	x0, [x19]
  412794:	b	412750 <_ZdlPvm@@Base+0x998>
  412798:	mov	x23, x0
  41279c:	cbz	x19, 4127b4 <_ZdlPvm@@Base+0x9fc>
  4127a0:	str	x24, [x19]
  4127a4:	b	412750 <_ZdlPvm@@Base+0x998>
  4127a8:	mov	x23, xzr
  4127ac:	str	w27, [x25]
  4127b0:	b	412750 <_ZdlPvm@@Base+0x998>
  4127b4:	mov	x0, x24
  4127b8:	bl	401b00 <free@plt>
  4127bc:	b	412750 <_ZdlPvm@@Base+0x998>
  4127c0:	stp	xzr, xzr, [x0]
  4127c4:	ret
  4127c8:	stp	x29, x30, [sp, #-48]!
  4127cc:	str	x21, [sp, #16]
  4127d0:	stp	x20, x19, [sp, #32]
  4127d4:	mov	x29, sp
  4127d8:	mov	w21, w2
  4127dc:	mov	x20, x1
  4127e0:	mov	x19, x0
  4127e4:	str	w2, [x0, #8]
  4127e8:	tbnz	w2, #31, 412808 <_ZdlPvm@@Base+0xa50>
  4127ec:	cbnz	w21, 412818 <_ZdlPvm@@Base+0xa60>
  4127f0:	str	wzr, [x19, #12]
  4127f4:	str	xzr, [x19]
  4127f8:	ldp	x20, x19, [sp, #32]
  4127fc:	ldr	x21, [sp, #16]
  412800:	ldp	x29, x30, [sp], #48
  412804:	ret
  412808:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  41280c:	add	x1, x1, #0xee0
  412810:	mov	w0, #0x57                  	// #87
  412814:	bl	40b8ec <sqrt@plt+0x9a3c>
  412818:	lsl	w8, w21, #1
  41281c:	sxtw	x0, w8
  412820:	str	w8, [x19, #12]
  412824:	bl	401a00 <_Znam@plt>
  412828:	str	x0, [x19]
  41282c:	sxtw	x2, w21
  412830:	mov	x1, x20
  412834:	ldp	x20, x19, [sp, #32]
  412838:	ldr	x21, [sp, #16]
  41283c:	ldp	x29, x30, [sp], #48
  412840:	b	401a20 <memcpy@plt>
  412844:	stp	x29, x30, [sp, #-48]!
  412848:	str	x21, [sp, #16]
  41284c:	stp	x20, x19, [sp, #32]
  412850:	mov	x29, sp
  412854:	mov	x19, x0
  412858:	cbz	x1, 4128a0 <_ZdlPvm@@Base+0xae8>
  41285c:	mov	x0, x1
  412860:	mov	x20, x1
  412864:	bl	401a60 <strlen@plt>
  412868:	mov	x21, x0
  41286c:	str	w21, [x19, #8]
  412870:	cbz	w21, 4128a8 <_ZdlPvm@@Base+0xaf0>
  412874:	lsl	w8, w21, #1
  412878:	sxtw	x0, w8
  41287c:	str	w8, [x19, #12]
  412880:	bl	401a00 <_Znam@plt>
  412884:	str	x0, [x19]
  412888:	sxtw	x2, w21
  41288c:	mov	x1, x20
  412890:	ldp	x20, x19, [sp, #32]
  412894:	ldr	x21, [sp, #16]
  412898:	ldp	x29, x30, [sp], #48
  41289c:	b	401a20 <memcpy@plt>
  4128a0:	str	xzr, [x19, #8]
  4128a4:	b	4128ac <_ZdlPvm@@Base+0xaf4>
  4128a8:	str	wzr, [x19, #12]
  4128ac:	str	xzr, [x19]
  4128b0:	ldp	x20, x19, [sp, #32]
  4128b4:	ldr	x21, [sp, #16]
  4128b8:	ldp	x29, x30, [sp], #48
  4128bc:	ret
  4128c0:	stp	x29, x30, [sp, #-32]!
  4128c4:	stp	x20, x19, [sp, #16]
  4128c8:	mov	x29, sp
  4128cc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  4128d0:	ldr	d0, [x8, #3800]
  4128d4:	mov	x20, x0
  4128d8:	mov	w19, w1
  4128dc:	str	d0, [x0, #8]
  4128e0:	mov	w0, #0x2                   	// #2
  4128e4:	bl	401a00 <_Znam@plt>
  4128e8:	str	x0, [x20]
  4128ec:	strb	w19, [x0]
  4128f0:	ldp	x20, x19, [sp, #16]
  4128f4:	ldp	x29, x30, [sp], #32
  4128f8:	ret
  4128fc:	stp	x29, x30, [sp, #-48]!
  412900:	str	x21, [sp, #16]
  412904:	stp	x20, x19, [sp, #32]
  412908:	mov	x29, sp
  41290c:	ldrsw	x19, [x1, #8]
  412910:	mov	x20, x0
  412914:	str	w19, [x0, #8]
  412918:	cbz	w19, 412948 <_ZdlPvm@@Base+0xb90>
  41291c:	lsl	x0, x19, #1
  412920:	mov	x21, x1
  412924:	str	w0, [x20, #12]
  412928:	bl	401a00 <_Znam@plt>
  41292c:	str	x0, [x20]
  412930:	ldr	x1, [x21]
  412934:	mov	x2, x19
  412938:	ldp	x20, x19, [sp, #32]
  41293c:	ldr	x21, [sp, #16]
  412940:	ldp	x29, x30, [sp], #48
  412944:	b	401a20 <memcpy@plt>
  412948:	str	wzr, [x20, #12]
  41294c:	str	xzr, [x20]
  412950:	ldp	x20, x19, [sp, #32]
  412954:	ldr	x21, [sp, #16]
  412958:	ldp	x29, x30, [sp], #48
  41295c:	ret
  412960:	ldr	x0, [x0]
  412964:	cbz	x0, 41296c <_ZdlPvm@@Base+0xbb4>
  412968:	b	401d00 <_ZdaPv@plt>
  41296c:	ret
  412970:	stp	x29, x30, [sp, #-32]!
  412974:	stp	x20, x19, [sp, #16]
  412978:	mov	x29, sp
  41297c:	mov	x19, x0
  412980:	mov	x20, x1
  412984:	mov	x3, x19
  412988:	ldr	x0, [x0]
  41298c:	ldr	w1, [x3, #12]!
  412990:	ldr	w2, [x20, #8]
  412994:	bl	4129c0 <_ZdlPvm@@Base+0xc08>
  412998:	str	x0, [x19]
  41299c:	ldrsw	x2, [x20, #8]
  4129a0:	str	w2, [x19, #8]
  4129a4:	cbz	w2, 4129b0 <_ZdlPvm@@Base+0xbf8>
  4129a8:	ldr	x1, [x20]
  4129ac:	bl	401a20 <memcpy@plt>
  4129b0:	mov	x0, x19
  4129b4:	ldp	x20, x19, [sp, #16]
  4129b8:	ldp	x29, x30, [sp], #32
  4129bc:	ret
  4129c0:	stp	x29, x30, [sp, #-32]!
  4129c4:	stp	x20, x19, [sp, #16]
  4129c8:	mov	x29, sp
  4129cc:	mov	x19, x3
  4129d0:	cmp	w1, w2
  4129d4:	b.ge	412a00 <_ZdlPvm@@Base+0xc48>  // b.tcont
  4129d8:	mov	w20, w2
  4129dc:	cbz	x0, 4129e4 <_ZdlPvm@@Base+0xc2c>
  4129e0:	bl	401d00 <_ZdaPv@plt>
  4129e4:	cbz	w20, 412a08 <_ZdlPvm@@Base+0xc50>
  4129e8:	lsl	w8, w20, #1
  4129ec:	str	w8, [x19]
  4129f0:	ldp	x20, x19, [sp, #16]
  4129f4:	sxtw	x0, w8
  4129f8:	ldp	x29, x30, [sp], #32
  4129fc:	b	401a00 <_Znam@plt>
  412a00:	str	w1, [x19]
  412a04:	b	412a10 <_ZdlPvm@@Base+0xc58>
  412a08:	mov	x0, xzr
  412a0c:	str	wzr, [x19]
  412a10:	ldp	x20, x19, [sp, #16]
  412a14:	ldp	x29, x30, [sp], #32
  412a18:	ret
  412a1c:	stp	x29, x30, [sp, #-48]!
  412a20:	str	x21, [sp, #16]
  412a24:	stp	x20, x19, [sp, #32]
  412a28:	mov	x29, sp
  412a2c:	mov	x19, x0
  412a30:	cbz	x1, 412a78 <_ZdlPvm@@Base+0xcc0>
  412a34:	mov	x0, x1
  412a38:	mov	x20, x1
  412a3c:	bl	401a60 <strlen@plt>
  412a40:	ldr	x8, [x19]
  412a44:	mov	x3, x19
  412a48:	ldr	w1, [x3, #12]!
  412a4c:	mov	x21, x0
  412a50:	mov	x0, x8
  412a54:	mov	w2, w21
  412a58:	bl	4129c0 <_ZdlPvm@@Base+0xc08>
  412a5c:	str	x0, [x19]
  412a60:	str	w21, [x19, #8]
  412a64:	cbz	w21, 412a88 <_ZdlPvm@@Base+0xcd0>
  412a68:	sxtw	x2, w21
  412a6c:	mov	x1, x20
  412a70:	bl	401a20 <memcpy@plt>
  412a74:	b	412a88 <_ZdlPvm@@Base+0xcd0>
  412a78:	ldr	x0, [x19]
  412a7c:	cbz	x0, 412a84 <_ZdlPvm@@Base+0xccc>
  412a80:	bl	401d00 <_ZdaPv@plt>
  412a84:	stp	xzr, xzr, [x19]
  412a88:	mov	x0, x19
  412a8c:	ldp	x20, x19, [sp, #32]
  412a90:	ldr	x21, [sp, #16]
  412a94:	ldp	x29, x30, [sp], #48
  412a98:	ret
  412a9c:	stp	x29, x30, [sp, #-48]!
  412aa0:	str	x21, [sp, #16]
  412aa4:	stp	x20, x19, [sp, #32]
  412aa8:	mov	x29, sp
  412aac:	mov	x19, x0
  412ab0:	mov	x3, x19
  412ab4:	ldr	x0, [x0]
  412ab8:	ldr	w8, [x3, #12]!
  412abc:	mov	w20, w1
  412ac0:	mov	w2, #0x1                   	// #1
  412ac4:	mov	w21, #0x1                   	// #1
  412ac8:	mov	w1, w8
  412acc:	bl	4129c0 <_ZdlPvm@@Base+0xc08>
  412ad0:	str	x0, [x19]
  412ad4:	str	w21, [x19, #8]
  412ad8:	strb	w20, [x0]
  412adc:	mov	x0, x19
  412ae0:	ldp	x20, x19, [sp, #32]
  412ae4:	ldr	x21, [sp, #16]
  412ae8:	ldp	x29, x30, [sp], #48
  412aec:	ret
  412af0:	stp	x29, x30, [sp, #-32]!
  412af4:	stp	x20, x19, [sp, #16]
  412af8:	mov	x20, x0
  412afc:	ldr	x0, [x0]
  412b00:	mov	x19, x1
  412b04:	mov	x29, sp
  412b08:	cbz	x0, 412b10 <_ZdlPvm@@Base+0xd58>
  412b0c:	bl	401d00 <_ZdaPv@plt>
  412b10:	ldr	x8, [x19]
  412b14:	str	x8, [x20]
  412b18:	ldr	x8, [x19, #8]
  412b1c:	str	x8, [x20, #8]
  412b20:	stp	xzr, xzr, [x19]
  412b24:	ldp	x20, x19, [sp, #16]
  412b28:	ldp	x29, x30, [sp], #32
  412b2c:	ret
  412b30:	stp	x29, x30, [sp, #-32]!
  412b34:	str	x19, [sp, #16]
  412b38:	mov	x29, sp
  412b3c:	mov	x19, x0
  412b40:	mov	x4, x19
  412b44:	ldr	x0, [x0]
  412b48:	ldr	w1, [x4, #12]!
  412b4c:	ldr	w2, [x19, #8]
  412b50:	add	w3, w2, #0x1
  412b54:	bl	412b68 <_ZdlPvm@@Base+0xdb0>
  412b58:	str	x0, [x19]
  412b5c:	ldr	x19, [sp, #16]
  412b60:	ldp	x29, x30, [sp], #32
  412b64:	ret
  412b68:	stp	x29, x30, [sp, #-48]!
  412b6c:	stp	x22, x21, [sp, #16]
  412b70:	stp	x20, x19, [sp, #32]
  412b74:	mov	x29, sp
  412b78:	mov	x21, x4
  412b7c:	cmp	w1, w3
  412b80:	mov	x19, x0
  412b84:	b.ge	412bd8 <_ZdlPvm@@Base+0xe20>  // b.tcont
  412b88:	mov	w22, w3
  412b8c:	cbz	w3, 412be0 <_ZdlPvm@@Base+0xe28>
  412b90:	lsl	w8, w22, #1
  412b94:	sxtw	x0, w8
  412b98:	mov	w20, w2
  412b9c:	str	w8, [x21]
  412ba0:	bl	401a00 <_Znam@plt>
  412ba4:	mov	x21, x0
  412ba8:	cbz	w20, 412bc4 <_ZdlPvm@@Base+0xe0c>
  412bac:	cmp	w20, w22
  412bb0:	b.ge	412bc4 <_ZdlPvm@@Base+0xe0c>  // b.tcont
  412bb4:	sxtw	x2, w20
  412bb8:	mov	x0, x21
  412bbc:	mov	x1, x19
  412bc0:	bl	401a20 <memcpy@plt>
  412bc4:	cbz	x19, 412bd0 <_ZdlPvm@@Base+0xe18>
  412bc8:	mov	x0, x19
  412bcc:	bl	401d00 <_ZdaPv@plt>
  412bd0:	mov	x19, x21
  412bd4:	b	412bf4 <_ZdlPvm@@Base+0xe3c>
  412bd8:	str	w1, [x21]
  412bdc:	b	412bf4 <_ZdlPvm@@Base+0xe3c>
  412be0:	cbz	x19, 412bec <_ZdlPvm@@Base+0xe34>
  412be4:	mov	x0, x19
  412be8:	bl	401d00 <_ZdaPv@plt>
  412bec:	mov	x19, xzr
  412bf0:	str	wzr, [x21]
  412bf4:	mov	x0, x19
  412bf8:	ldp	x20, x19, [sp, #32]
  412bfc:	ldp	x22, x21, [sp, #16]
  412c00:	ldp	x29, x30, [sp], #48
  412c04:	ret
  412c08:	stp	x29, x30, [sp, #-48]!
  412c0c:	stp	x22, x21, [sp, #16]
  412c10:	stp	x20, x19, [sp, #32]
  412c14:	mov	x29, sp
  412c18:	mov	x19, x0
  412c1c:	cbz	x1, 412c70 <_ZdlPvm@@Base+0xeb8>
  412c20:	mov	x0, x1
  412c24:	mov	x20, x1
  412c28:	bl	401a60 <strlen@plt>
  412c2c:	ldr	w2, [x19, #8]
  412c30:	mov	x4, x19
  412c34:	ldr	w1, [x4, #12]!
  412c38:	mov	x21, x0
  412c3c:	ldr	x0, [x19]
  412c40:	add	w22, w2, w21
  412c44:	cmp	w22, w1
  412c48:	b.le	412c5c <_ZdlPvm@@Base+0xea4>
  412c4c:	mov	w3, w22
  412c50:	bl	412b68 <_ZdlPvm@@Base+0xdb0>
  412c54:	ldr	w2, [x19, #8]
  412c58:	str	x0, [x19]
  412c5c:	add	x0, x0, w2, sxtw
  412c60:	sxtw	x2, w21
  412c64:	mov	x1, x20
  412c68:	bl	401a20 <memcpy@plt>
  412c6c:	str	w22, [x19, #8]
  412c70:	mov	x0, x19
  412c74:	ldp	x20, x19, [sp, #32]
  412c78:	ldp	x22, x21, [sp, #16]
  412c7c:	ldp	x29, x30, [sp], #48
  412c80:	ret
  412c84:	stp	x29, x30, [sp, #-48]!
  412c88:	str	x21, [sp, #16]
  412c8c:	stp	x20, x19, [sp, #32]
  412c90:	mov	x29, sp
  412c94:	ldr	w8, [x1, #8]
  412c98:	mov	x19, x0
  412c9c:	cbz	w8, 412ce8 <_ZdlPvm@@Base+0xf30>
  412ca0:	ldr	w2, [x19, #8]
  412ca4:	mov	x4, x19
  412ca8:	mov	x20, x1
  412cac:	ldr	w1, [x4, #12]!
  412cb0:	ldr	x0, [x19]
  412cb4:	add	w21, w2, w8
  412cb8:	cmp	w21, w1
  412cbc:	b.le	412cd4 <_ZdlPvm@@Base+0xf1c>
  412cc0:	mov	w3, w21
  412cc4:	bl	412b68 <_ZdlPvm@@Base+0xdb0>
  412cc8:	str	x0, [x19]
  412ccc:	ldr	w2, [x19, #8]
  412cd0:	ldr	w8, [x20, #8]
  412cd4:	ldr	x1, [x20]
  412cd8:	add	x0, x0, w2, sxtw
  412cdc:	sxtw	x2, w8
  412ce0:	bl	401a20 <memcpy@plt>
  412ce4:	str	w21, [x19, #8]
  412ce8:	mov	x0, x19
  412cec:	ldp	x20, x19, [sp, #32]
  412cf0:	ldr	x21, [sp, #16]
  412cf4:	ldp	x29, x30, [sp], #48
  412cf8:	ret
  412cfc:	cmp	w2, #0x1
  412d00:	b.lt	412d6c <_ZdlPvm@@Base+0xfb4>  // b.tstop
  412d04:	stp	x29, x30, [sp, #-48]!
  412d08:	stp	x22, x21, [sp, #16]
  412d0c:	stp	x20, x19, [sp, #32]
  412d10:	mov	x29, sp
  412d14:	mov	w21, w2
  412d18:	ldr	w2, [x0, #8]
  412d1c:	mov	x4, x0
  412d20:	mov	x20, x1
  412d24:	ldr	w1, [x4, #12]!
  412d28:	mov	x19, x0
  412d2c:	ldr	x0, [x0]
  412d30:	add	w22, w2, w21
  412d34:	cmp	w22, w1
  412d38:	b.le	412d4c <_ZdlPvm@@Base+0xf94>
  412d3c:	mov	w3, w22
  412d40:	bl	412b68 <_ZdlPvm@@Base+0xdb0>
  412d44:	ldr	w2, [x19, #8]
  412d48:	str	x0, [x19]
  412d4c:	add	x0, x0, w2, sxtw
  412d50:	mov	w2, w21
  412d54:	mov	x1, x20
  412d58:	bl	401a20 <memcpy@plt>
  412d5c:	str	w22, [x19, #8]
  412d60:	ldp	x20, x19, [sp, #32]
  412d64:	ldp	x22, x21, [sp, #16]
  412d68:	ldp	x29, x30, [sp], #48
  412d6c:	ret
  412d70:	stp	x29, x30, [sp, #-64]!
  412d74:	stp	x24, x23, [sp, #16]
  412d78:	stp	x22, x21, [sp, #32]
  412d7c:	stp	x20, x19, [sp, #48]
  412d80:	mov	x29, sp
  412d84:	mov	w20, w4
  412d88:	mov	x19, x3
  412d8c:	mov	w22, w2
  412d90:	mov	x21, x1
  412d94:	orr	w8, w4, w2
  412d98:	mov	x23, x0
  412d9c:	tbz	w8, #31, 412db0 <_ZdlPvm@@Base+0xff8>
  412da0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  412da4:	add	x1, x1, #0xee0
  412da8:	mov	w0, #0xd7                  	// #215
  412dac:	bl	40b8ec <sqrt@plt+0x9a3c>
  412db0:	adds	w8, w20, w22
  412db4:	str	w8, [x23, #8]
  412db8:	b.eq	412dfc <_ZdlPvm@@Base+0x1044>  // b.none
  412dbc:	lsl	w8, w8, #1
  412dc0:	sxtw	x0, w8
  412dc4:	str	w8, [x23, #12]
  412dc8:	bl	401a00 <_Znam@plt>
  412dcc:	mov	x24, x0
  412dd0:	str	x0, [x23]
  412dd4:	cbz	w22, 412e18 <_ZdlPvm@@Base+0x1060>
  412dd8:	sxtw	x22, w22
  412ddc:	mov	x0, x24
  412de0:	mov	x1, x21
  412de4:	mov	x2, x22
  412de8:	bl	401a20 <memcpy@plt>
  412dec:	cbz	w20, 412e04 <_ZdlPvm@@Base+0x104c>
  412df0:	add	x0, x24, x22
  412df4:	sxtw	x2, w20
  412df8:	b	412e20 <_ZdlPvm@@Base+0x1068>
  412dfc:	str	wzr, [x23, #12]
  412e00:	str	xzr, [x23]
  412e04:	ldp	x20, x19, [sp, #48]
  412e08:	ldp	x22, x21, [sp, #32]
  412e0c:	ldp	x24, x23, [sp, #16]
  412e10:	ldp	x29, x30, [sp], #64
  412e14:	ret
  412e18:	sxtw	x2, w20
  412e1c:	mov	x0, x24
  412e20:	mov	x1, x19
  412e24:	ldp	x20, x19, [sp, #48]
  412e28:	ldp	x22, x21, [sp, #32]
  412e2c:	ldp	x24, x23, [sp, #16]
  412e30:	ldp	x29, x30, [sp], #64
  412e34:	b	401a20 <memcpy@plt>
  412e38:	stp	x29, x30, [sp, #-16]!
  412e3c:	ldrsw	x2, [x0, #8]
  412e40:	ldrsw	x8, [x1, #8]
  412e44:	mov	x29, sp
  412e48:	cmp	w2, w8
  412e4c:	b.le	412e6c <_ZdlPvm@@Base+0x10b4>
  412e50:	cbz	w8, 412e88 <_ZdlPvm@@Base+0x10d0>
  412e54:	ldr	x0, [x0]
  412e58:	ldr	x1, [x1]
  412e5c:	mov	x2, x8
  412e60:	bl	401ae0 <memcmp@plt>
  412e64:	lsr	w0, w0, #31
  412e68:	b	412e94 <_ZdlPvm@@Base+0x10dc>
  412e6c:	cbz	w2, 412e90 <_ZdlPvm@@Base+0x10d8>
  412e70:	ldr	x0, [x0]
  412e74:	ldr	x1, [x1]
  412e78:	bl	401ae0 <memcmp@plt>
  412e7c:	cmp	w0, #0x1
  412e80:	cset	w0, lt  // lt = tstop
  412e84:	b	412e94 <_ZdlPvm@@Base+0x10dc>
  412e88:	mov	w0, wzr
  412e8c:	b	412e94 <_ZdlPvm@@Base+0x10dc>
  412e90:	mov	w0, #0x1                   	// #1
  412e94:	ldp	x29, x30, [sp], #16
  412e98:	ret
  412e9c:	stp	x29, x30, [sp, #-16]!
  412ea0:	ldrsw	x2, [x0, #8]
  412ea4:	ldrsw	x8, [x1, #8]
  412ea8:	mov	x29, sp
  412eac:	cmp	w2, w8
  412eb0:	b.ge	412ed0 <_ZdlPvm@@Base+0x1118>  // b.tcont
  412eb4:	cbz	w2, 412eec <_ZdlPvm@@Base+0x1134>
  412eb8:	ldr	x0, [x0]
  412ebc:	ldr	x1, [x1]
  412ec0:	bl	401ae0 <memcmp@plt>
  412ec4:	cmp	w0, #0x1
  412ec8:	cset	w0, lt  // lt = tstop
  412ecc:	b	412ef8 <_ZdlPvm@@Base+0x1140>
  412ed0:	cbz	w8, 412ef4 <_ZdlPvm@@Base+0x113c>
  412ed4:	ldr	x0, [x0]
  412ed8:	ldr	x1, [x1]
  412edc:	mov	x2, x8
  412ee0:	bl	401ae0 <memcmp@plt>
  412ee4:	lsr	w0, w0, #31
  412ee8:	b	412ef8 <_ZdlPvm@@Base+0x1140>
  412eec:	mov	w0, #0x1                   	// #1
  412ef0:	b	412ef8 <_ZdlPvm@@Base+0x1140>
  412ef4:	mov	w0, wzr
  412ef8:	ldp	x29, x30, [sp], #16
  412efc:	ret
  412f00:	stp	x29, x30, [sp, #-16]!
  412f04:	ldrsw	x2, [x0, #8]
  412f08:	ldrsw	x8, [x1, #8]
  412f0c:	mov	x29, sp
  412f10:	cmp	w2, w8
  412f14:	b.ge	412f34 <_ZdlPvm@@Base+0x117c>  // b.tcont
  412f18:	cbz	w2, 412f54 <_ZdlPvm@@Base+0x119c>
  412f1c:	ldr	x0, [x0]
  412f20:	ldr	x1, [x1]
  412f24:	bl	401ae0 <memcmp@plt>
  412f28:	cmp	w0, #0x0
  412f2c:	cset	w0, gt
  412f30:	b	412f60 <_ZdlPvm@@Base+0x11a8>
  412f34:	cbz	w8, 412f5c <_ZdlPvm@@Base+0x11a4>
  412f38:	ldr	x0, [x0]
  412f3c:	ldr	x1, [x1]
  412f40:	mov	x2, x8
  412f44:	bl	401ae0 <memcmp@plt>
  412f48:	mvn	w8, w0
  412f4c:	lsr	w0, w8, #31
  412f50:	b	412f60 <_ZdlPvm@@Base+0x11a8>
  412f54:	mov	w0, wzr
  412f58:	b	412f60 <_ZdlPvm@@Base+0x11a8>
  412f5c:	mov	w0, #0x1                   	// #1
  412f60:	ldp	x29, x30, [sp], #16
  412f64:	ret
  412f68:	stp	x29, x30, [sp, #-16]!
  412f6c:	ldrsw	x2, [x0, #8]
  412f70:	ldrsw	x8, [x1, #8]
  412f74:	mov	x29, sp
  412f78:	cmp	w2, w8
  412f7c:	b.le	412fa0 <_ZdlPvm@@Base+0x11e8>
  412f80:	cbz	w8, 412fbc <_ZdlPvm@@Base+0x1204>
  412f84:	ldr	x0, [x0]
  412f88:	ldr	x1, [x1]
  412f8c:	mov	x2, x8
  412f90:	bl	401ae0 <memcmp@plt>
  412f94:	mvn	w8, w0
  412f98:	lsr	w0, w8, #31
  412f9c:	b	412fc8 <_ZdlPvm@@Base+0x1210>
  412fa0:	cbz	w2, 412fc4 <_ZdlPvm@@Base+0x120c>
  412fa4:	ldr	x0, [x0]
  412fa8:	ldr	x1, [x1]
  412fac:	bl	401ae0 <memcmp@plt>
  412fb0:	cmp	w0, #0x0
  412fb4:	cset	w0, gt
  412fb8:	b	412fc8 <_ZdlPvm@@Base+0x1210>
  412fbc:	mov	w0, #0x1                   	// #1
  412fc0:	b	412fc8 <_ZdlPvm@@Base+0x1210>
  412fc4:	mov	w0, wzr
  412fc8:	ldp	x29, x30, [sp], #16
  412fcc:	ret
  412fd0:	stp	x29, x30, [sp, #-32]!
  412fd4:	stp	x20, x19, [sp, #16]
  412fd8:	mov	x29, sp
  412fdc:	mov	w19, w1
  412fe0:	mov	x20, x0
  412fe4:	tbz	w1, #31, 412ff8 <_ZdlPvm@@Base+0x1240>
  412fe8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  412fec:	add	x1, x1, #0xee0
  412ff0:	mov	w0, #0x107                 	// #263
  412ff4:	bl	40b8ec <sqrt@plt+0x9a3c>
  412ff8:	mov	x4, x20
  412ffc:	ldr	w1, [x4, #12]!
  413000:	cmp	w1, w19
  413004:	b.ge	41301c <_ZdlPvm@@Base+0x1264>  // b.tcont
  413008:	ldr	x0, [x20]
  41300c:	ldr	w2, [x20, #8]
  413010:	mov	w3, w19
  413014:	bl	412b68 <_ZdlPvm@@Base+0xdb0>
  413018:	str	x0, [x20]
  41301c:	str	w19, [x20, #8]
  413020:	ldp	x20, x19, [sp, #16]
  413024:	ldp	x29, x30, [sp], #32
  413028:	ret
  41302c:	str	wzr, [x0, #8]
  413030:	ret
  413034:	stp	x29, x30, [sp, #-32]!
  413038:	str	x19, [sp, #16]
  41303c:	ldr	x19, [x0]
  413040:	mov	x29, sp
  413044:	cbz	x19, 413064 <_ZdlPvm@@Base+0x12ac>
  413048:	ldrsw	x2, [x0, #8]
  41304c:	and	w1, w1, #0xff
  413050:	mov	x0, x19
  413054:	bl	401bf0 <memchr@plt>
  413058:	cbz	x0, 413064 <_ZdlPvm@@Base+0x12ac>
  41305c:	sub	w0, w0, w19
  413060:	b	413068 <_ZdlPvm@@Base+0x12b0>
  413064:	mov	w0, #0xffffffff            	// #-1
  413068:	ldr	x19, [sp, #16]
  41306c:	ldp	x29, x30, [sp], #32
  413070:	ret
  413074:	stp	x29, x30, [sp, #-32]!
  413078:	stp	x20, x19, [sp, #16]
  41307c:	ldr	w19, [x0, #8]
  413080:	ldr	x20, [x0]
  413084:	mov	x29, sp
  413088:	cmp	w19, #0x1
  41308c:	b.lt	4130b4 <_ZdlPvm@@Base+0x12fc>  // b.tstop
  413090:	mov	w8, wzr
  413094:	mov	x9, x19
  413098:	mov	x10, x20
  41309c:	ldrb	w11, [x10], #1
  4130a0:	cmp	w11, #0x0
  4130a4:	cinc	w8, w8, eq  // eq = none
  4130a8:	subs	x9, x9, #0x1
  4130ac:	b.ne	41309c <_ZdlPvm@@Base+0x12e4>  // b.any
  4130b0:	b	4130b8 <_ZdlPvm@@Base+0x1300>
  4130b4:	mov	w8, wzr
  4130b8:	sub	w8, w19, w8
  4130bc:	add	w8, w8, #0x1
  4130c0:	sxtw	x0, w8
  4130c4:	bl	401d70 <malloc@plt>
  4130c8:	cmp	w19, #0x1
  4130cc:	mov	x8, x0
  4130d0:	b.lt	4130f0 <_ZdlPvm@@Base+0x1338>  // b.tstop
  4130d4:	mov	x8, x0
  4130d8:	ldrb	w9, [x20]
  4130dc:	cbz	w9, 4130e4 <_ZdlPvm@@Base+0x132c>
  4130e0:	strb	w9, [x8], #1
  4130e4:	subs	x19, x19, #0x1
  4130e8:	add	x20, x20, #0x1
  4130ec:	b.ne	4130d8 <_ZdlPvm@@Base+0x1320>  // b.any
  4130f0:	ldp	x20, x19, [sp, #16]
  4130f4:	strb	wzr, [x8]
  4130f8:	ldp	x29, x30, [sp], #32
  4130fc:	ret
  413100:	stp	x29, x30, [sp, #-64]!
  413104:	str	x23, [sp, #16]
  413108:	stp	x22, x21, [sp, #32]
  41310c:	stp	x20, x19, [sp, #48]
  413110:	mov	x29, sp
  413114:	ldrsw	x9, [x0, #8]
  413118:	ldr	x20, [x0]
  41311c:	mov	x19, x0
  413120:	mov	x10, x9
  413124:	subs	x8, x10, #0x1
  413128:	b.lt	413170 <_ZdlPvm@@Base+0x13b8>  // b.tstop
  41312c:	add	x10, x20, x10
  413130:	ldurb	w10, [x10, #-1]
  413134:	cmp	w10, #0x20
  413138:	mov	x10, x8
  41313c:	b.eq	413124 <_ZdlPvm@@Base+0x136c>  // b.none
  413140:	add	w10, w8, #0x1
  413144:	cmp	w10, #0x2
  413148:	b.lt	413174 <_ZdlPvm@@Base+0x13bc>  // b.tstop
  41314c:	ldrb	w10, [x20]
  413150:	cmp	w10, #0x20
  413154:	b.ne	413174 <_ZdlPvm@@Base+0x13bc>  // b.any
  413158:	mov	x21, x20
  41315c:	ldrb	w10, [x21, #1]!
  413160:	sub	w8, w8, #0x1
  413164:	cmp	w10, #0x20
  413168:	b.eq	41315c <_ZdlPvm@@Base+0x13a4>  // b.none
  41316c:	b	413178 <_ZdlPvm@@Base+0x13c0>
  413170:	sub	w8, w10, #0x1
  413174:	mov	x21, x20
  413178:	sub	w9, w9, #0x1
  41317c:	cmp	w9, w8
  413180:	b.eq	4131d4 <_ZdlPvm@@Base+0x141c>  // b.none
  413184:	tbnz	w8, #31, 4131bc <_ZdlPvm@@Base+0x1404>
  413188:	ldrsw	x0, [x19, #12]
  41318c:	add	w23, w8, #0x1
  413190:	str	w23, [x19, #8]
  413194:	bl	401a00 <_Znam@plt>
  413198:	sxtw	x2, w23
  41319c:	mov	x1, x21
  4131a0:	mov	x22, x0
  4131a4:	bl	401a20 <memcpy@plt>
  4131a8:	cbz	x20, 4131b4 <_ZdlPvm@@Base+0x13fc>
  4131ac:	mov	x0, x20
  4131b0:	bl	401d00 <_ZdaPv@plt>
  4131b4:	str	x22, [x19]
  4131b8:	b	4131d4 <_ZdlPvm@@Base+0x141c>
  4131bc:	str	wzr, [x19, #8]
  4131c0:	cbz	x20, 4131d4 <_ZdlPvm@@Base+0x141c>
  4131c4:	mov	x0, x20
  4131c8:	bl	401d00 <_ZdaPv@plt>
  4131cc:	str	xzr, [x19]
  4131d0:	str	wzr, [x19, #12]
  4131d4:	ldp	x20, x19, [sp, #48]
  4131d8:	ldp	x22, x21, [sp, #32]
  4131dc:	ldr	x23, [sp, #16]
  4131e0:	ldp	x29, x30, [sp], #64
  4131e4:	ret
  4131e8:	stp	x29, x30, [sp, #-48]!
  4131ec:	stp	x20, x19, [sp, #32]
  4131f0:	ldr	w20, [x0, #8]
  4131f4:	str	x21, [sp, #16]
  4131f8:	mov	x29, sp
  4131fc:	cmp	w20, #0x1
  413200:	b.lt	413220 <_ZdlPvm@@Base+0x1468>  // b.tstop
  413204:	ldr	x21, [x0]
  413208:	mov	x19, x1
  41320c:	ldrb	w0, [x21], #1
  413210:	mov	x1, x19
  413214:	bl	401aa0 <putc@plt>
  413218:	subs	x20, x20, #0x1
  41321c:	b.ne	41320c <_ZdlPvm@@Base+0x1454>  // b.any
  413220:	ldp	x20, x19, [sp, #32]
  413224:	ldr	x21, [sp, #16]
  413228:	ldp	x29, x30, [sp], #48
  41322c:	ret
  413230:	stp	x29, x30, [sp, #-32]!
  413234:	stp	x20, x19, [sp, #16]
  413238:	mov	x29, sp
  41323c:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413240:	add	x20, x20, #0x260
  413244:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3248>
  413248:	mov	w2, w0
  41324c:	add	x1, x1, #0xa3c
  413250:	mov	x0, x20
  413254:	mov	x19, x8
  413258:	bl	401b80 <sprintf@plt>
  41325c:	mov	x0, x19
  413260:	mov	x1, x20
  413264:	ldp	x20, x19, [sp, #16]
  413268:	ldp	x29, x30, [sp], #32
  41326c:	b	412844 <_ZdlPvm@@Base+0xa8c>
  413270:	cbz	x0, 4132a0 <_ZdlPvm@@Base+0x14e8>
  413274:	stp	x29, x30, [sp, #-32]!
  413278:	str	x19, [sp, #16]
  41327c:	mov	x29, sp
  413280:	mov	x19, x0
  413284:	bl	401a60 <strlen@plt>
  413288:	add	x0, x0, #0x1
  41328c:	bl	401d70 <malloc@plt>
  413290:	mov	x1, x19
  413294:	bl	401b60 <strcpy@plt>
  413298:	ldr	x19, [sp, #16]
  41329c:	ldp	x29, x30, [sp], #32
  4132a0:	ret
  4132a4:	sub	sp, sp, #0x80
  4132a8:	stp	x29, x30, [sp, #32]
  4132ac:	stp	x28, x27, [sp, #48]
  4132b0:	stp	x26, x25, [sp, #64]
  4132b4:	stp	x24, x23, [sp, #80]
  4132b8:	stp	x22, x21, [sp, #96]
  4132bc:	stp	x20, x19, [sp, #112]
  4132c0:	add	x29, sp, #0x20
  4132c4:	mov	x19, x0
  4132c8:	cbz	x1, 41339c <_ZdlPvm@@Base+0x15e4>
  4132cc:	ldrb	w27, [x1]
  4132d0:	mov	x20, x1
  4132d4:	cbz	w27, 4133a4 <_ZdlPvm@@Base+0x15ec>
  4132d8:	adrp	x25, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4132dc:	ldr	x8, [x25, #624]
  4132e0:	mov	w28, w2
  4132e4:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4132e8:	cbnz	x8, 41332c <_ZdlPvm@@Base+0x1574>
  4132ec:	mov	w8, #0x65                  	// #101
  4132f0:	mov	w0, #0x328                 	// #808
  4132f4:	str	w8, [x21, #636]
  4132f8:	bl	401a00 <_Znam@plt>
  4132fc:	mov	w8, #0x8                   	// #8
  413300:	str	x0, [x25, #624]
  413304:	str	xzr, [x0]
  413308:	ldr	x9, [x25, #624]
  41330c:	str	xzr, [x9, x8]
  413310:	add	x8, x8, #0x8
  413314:	cmp	x8, #0x328
  413318:	b.ne	413308 <_ZdlPvm@@Base+0x1550>  // b.any
  41331c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413320:	str	wzr, [x8, #632]
  413324:	ldrb	w27, [x20]
  413328:	cbz	w27, 413354 <_ZdlPvm@@Base+0x159c>
  41332c:	ldrb	w9, [x20, #1]
  413330:	cbz	w9, 413354 <_ZdlPvm@@Base+0x159c>
  413334:	ldrb	w8, [x20, #2]
  413338:	add	w27, w9, w27, lsl #7
  41333c:	cbz	w8, 413354 <_ZdlPvm@@Base+0x159c>
  413340:	add	x9, x20, #0x3
  413344:	lsl	w10, w27, #4
  413348:	add	w27, w10, w8, uxtb
  41334c:	ldrb	w8, [x9], #1
  413350:	cbnz	w8, 413344 <_ZdlPvm@@Base+0x158c>
  413354:	ldrsw	x26, [x21, #636]
  413358:	ldr	x22, [x25, #624]
  41335c:	udiv	w8, w27, w26
  413360:	msub	w8, w8, w26, w27
  413364:	add	x24, x22, w8, uxtw #3
  413368:	ldr	x23, [x24]
  41336c:	cbz	x23, 413394 <_ZdlPvm@@Base+0x15dc>
  413370:	add	x21, x22, x26, lsl #3
  413374:	mov	x0, x20
  413378:	mov	x1, x23
  41337c:	bl	401d40 <strcmp@plt>
  413380:	cbz	w0, 413404 <_ZdlPvm@@Base+0x164c>
  413384:	cmp	x24, x22
  413388:	csel	x24, x21, x24, eq  // eq = none
  41338c:	ldr	x23, [x24, #-8]!
  413390:	cbnz	x23, 413374 <_ZdlPvm@@Base+0x15bc>
  413394:	cmp	w28, #0x2
  413398:	b.ne	4133b4 <_ZdlPvm@@Base+0x15fc>  // b.any
  41339c:	str	xzr, [x19]
  4133a0:	b	4135a8 <_ZdlPvm@@Base+0x17f0>
  4133a4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x2248>
  4133a8:	add	x8, x8, #0xf0b
  4133ac:	str	x8, [x19]
  4133b0:	b	4135a8 <_ZdlPvm@@Base+0x17f0>
  4133b4:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4133b8:	ldr	w8, [x23, #632]
  4133bc:	sub	w9, w26, #0x1
  4133c0:	stur	w28, [x29, #-12]
  4133c4:	and	x28, x26, #0xffffffff
  4133c8:	cmp	w8, w9
  4133cc:	b.ge	4133ec <_ZdlPvm@@Base+0x1634>  // b.tcont
  4133d0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x4248>
  4133d4:	ldr	d0, [x9, #3840]
  4133d8:	scvtf	d2, w28
  4133dc:	scvtf	d1, w8
  4133e0:	fmul	d0, d2, d0
  4133e4:	fcmp	d0, d1
  4133e8:	b.hi	413514 <_ZdlPvm@@Base+0x175c>  // b.pmore
  4133ec:	cmp	w26, #0x1f7
  4133f0:	str	x19, [sp, #8]
  4133f4:	b.cs	41340c <_ZdlPvm@@Base+0x1654>  // b.hs, b.nlast
  4133f8:	mov	w26, #0x1f7                 	// #503
  4133fc:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413400:	b	413460 <_ZdlPvm@@Base+0x16a8>
  413404:	str	x23, [x19]
  413408:	b	4135a8 <_ZdlPvm@@Base+0x17f0>
  41340c:	adrp	x23, 416000 <_ZdlPvm@@Base+0x4248>
  413410:	adrp	x24, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413414:	adrp	x19, 416000 <_ZdlPvm@@Base+0x4248>
  413418:	mov	x21, xzr
  41341c:	add	x23, x23, #0xf08
  413420:	add	x24, x24, #0xd38
  413424:	add	x19, x19, #0xf24
  413428:	cmp	x21, #0xf
  41342c:	b.ne	413444 <_ZdlPvm@@Base+0x168c>  // b.any
  413430:	mov	x0, x23
  413434:	mov	x1, x24
  413438:	mov	x2, x24
  41343c:	mov	x3, x24
  413440:	bl	40c8e8 <sqrt@plt+0xaa38>
  413444:	add	x8, x19, x21, lsl #2
  413448:	ldr	w26, [x8, #8]
  41344c:	add	x21, x21, #0x1
  413450:	cmp	w26, w28
  413454:	b.ls	413428 <_ZdlPvm@@Base+0x1670>  // b.plast
  413458:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  41345c:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413460:	sxtw	x8, w26
  413464:	sbfiz	x9, x26, #3, #32
  413468:	cmp	xzr, x8, lsr #61
  41346c:	csinv	x0, x9, xzr, eq  // eq = none
  413470:	str	w26, [x21, #636]
  413474:	str	wzr, [x23, #632]
  413478:	bl	401a00 <_Znam@plt>
  41347c:	cmp	w26, #0x1
  413480:	str	x0, [x25, #624]
  413484:	b.lt	4134b0 <_ZdlPvm@@Base+0x16f8>  // b.tstop
  413488:	cmp	w26, #0x1
  41348c:	str	xzr, [x0]
  413490:	b.eq	4134b0 <_ZdlPvm@@Base+0x16f8>  // b.none
  413494:	mov	w8, w26
  413498:	mov	w9, #0x1                   	// #1
  41349c:	ldr	x10, [x25, #624]
  4134a0:	str	xzr, [x10, x9, lsl #3]
  4134a4:	add	x9, x9, #0x1
  4134a8:	cmp	x8, x9
  4134ac:	b.ne	41349c <_ZdlPvm@@Base+0x16e4>  // b.any
  4134b0:	add	x8, x22, x28, lsl #3
  4134b4:	sub	x19, x8, #0x8
  4134b8:	cmp	x19, x22
  4134bc:	b.cc	4134d4 <_ZdlPvm@@Base+0x171c>  // b.lo, b.ul, b.last
  4134c0:	ldr	x1, [x19], #-8
  4134c4:	sub	x0, x29, #0x8
  4134c8:	mov	w2, #0x1                   	// #1
  4134cc:	bl	4132a4 <_ZdlPvm@@Base+0x14ec>
  4134d0:	b	4134b8 <_ZdlPvm@@Base+0x1700>
  4134d4:	cbz	x22, 4134e0 <_ZdlPvm@@Base+0x1728>
  4134d8:	mov	x0, x22
  4134dc:	bl	401d00 <_ZdaPv@plt>
  4134e0:	ldrsw	x9, [x21, #636]
  4134e4:	ldr	x8, [x25, #624]
  4134e8:	ldr	x19, [sp, #8]
  4134ec:	udiv	w10, w27, w9
  4134f0:	msub	w10, w10, w9, w27
  4134f4:	add	x24, x8, w10, uxtw #3
  4134f8:	ldr	x10, [x24]
  4134fc:	cbz	x10, 413514 <_ZdlPvm@@Base+0x175c>
  413500:	add	x9, x8, x9, lsl #3
  413504:	cmp	x24, x8
  413508:	csel	x24, x9, x24, eq  // eq = none
  41350c:	ldr	x10, [x24, #-8]!
  413510:	cbnz	x10, 413504 <_ZdlPvm@@Base+0x174c>
  413514:	ldr	w8, [x23, #632]
  413518:	ldur	w9, [x29, #-12]
  41351c:	add	w8, w8, #0x1
  413520:	cmp	w9, #0x1
  413524:	str	w8, [x23, #632]
  413528:	b.ne	413538 <_ZdlPvm@@Base+0x1780>  // b.any
  41352c:	str	x20, [x24]
  413530:	str	x20, [x19]
  413534:	b	4135a8 <_ZdlPvm@@Base+0x17f0>
  413538:	mov	x0, x20
  41353c:	bl	401a60 <strlen@plt>
  413540:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413544:	mov	x8, x0
  413548:	ldr	x0, [x21, #640]
  41354c:	add	w23, w8, #0x1
  413550:	adrp	x22, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413554:	cbz	x0, 413564 <_ZdlPvm@@Base+0x17ac>
  413558:	ldr	w8, [x22, #648]
  41355c:	cmp	w8, w23
  413560:	b.ge	41357c <_ZdlPvm@@Base+0x17c4>  // b.tcont
  413564:	cmp	w23, #0x400
  413568:	mov	w8, #0x400                 	// #1024
  41356c:	csel	w0, w23, w8, gt
  413570:	str	w0, [x22, #648]
  413574:	bl	401a00 <_Znam@plt>
  413578:	str	x0, [x21, #640]
  41357c:	mov	x1, x20
  413580:	bl	401b60 <strcpy@plt>
  413584:	ldr	x8, [x21, #640]
  413588:	str	x8, [x24]
  41358c:	str	x8, [x19]
  413590:	ldr	x8, [x21, #640]
  413594:	ldr	w9, [x22, #648]
  413598:	add	x8, x8, w23, sxtw
  41359c:	sub	w9, w9, w23
  4135a0:	str	x8, [x21, #640]
  4135a4:	str	w9, [x22, #648]
  4135a8:	ldp	x20, x19, [sp, #112]
  4135ac:	ldp	x22, x21, [sp, #96]
  4135b0:	ldp	x24, x23, [sp, #80]
  4135b4:	ldp	x26, x25, [sp, #64]
  4135b8:	ldp	x28, x27, [sp, #48]
  4135bc:	ldp	x29, x30, [sp, #32]
  4135c0:	add	sp, sp, #0x80
  4135c4:	ret
  4135c8:	stp	x29, x30, [sp, #-48]!
  4135cc:	str	x21, [sp, #16]
  4135d0:	stp	x20, x19, [sp, #32]
  4135d4:	mov	x29, sp
  4135d8:	mov	x19, x1
  4135dc:	mov	x20, x0
  4135e0:	bl	401a60 <strlen@plt>
  4135e4:	mov	x21, x0
  4135e8:	mov	x0, x19
  4135ec:	bl	401a60 <strlen@plt>
  4135f0:	add	x8, x21, x0
  4135f4:	add	x0, x8, #0x1
  4135f8:	bl	401a00 <_Znam@plt>
  4135fc:	mov	x1, x20
  413600:	mov	x21, x0
  413604:	bl	401b60 <strcpy@plt>
  413608:	mov	x1, x19
  41360c:	bl	401e80 <strcat@plt>
  413610:	add	x0, x29, #0x18
  413614:	mov	x1, x21
  413618:	mov	w2, wzr
  41361c:	bl	4132a4 <_ZdlPvm@@Base+0x14ec>
  413620:	mov	x0, x21
  413624:	bl	401d00 <_ZdaPv@plt>
  413628:	ldr	x0, [x29, #24]
  41362c:	ldp	x20, x19, [sp, #32]
  413630:	ldr	x21, [sp, #16]
  413634:	ldp	x29, x30, [sp], #48
  413638:	ret
  41363c:	stp	x29, x30, [sp, #-48]!
  413640:	stp	x22, x21, [sp, #16]
  413644:	stp	x20, x19, [sp, #32]
  413648:	mov	x29, sp
  41364c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  413650:	add	x0, x0, #0xf68
  413654:	bl	401db0 <getenv@plt>
  413658:	mov	x20, x0
  41365c:	cbnz	x0, 41367c <_ZdlPvm@@Base+0x18c4>
  413660:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  413664:	add	x0, x0, #0xf6e
  413668:	bl	401db0 <getenv@plt>
  41366c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x4248>
  413670:	add	x8, x8, #0xf75
  413674:	cmp	x0, #0x0
  413678:	csel	x20, x8, x0, eq  // eq = none
  41367c:	mov	x0, x20
  413680:	bl	401a60 <strlen@plt>
  413684:	add	x8, x20, x0
  413688:	ldurb	w8, [x8, #-1]
  41368c:	mov	w9, #0x1                   	// #1
  413690:	mov	x10, #0x1                   	// #1
  413694:	movk	x10, #0x8000, lsl #32
  413698:	cmp	x8, #0x3f
  41369c:	lsl	x8, x9, x8
  4136a0:	cset	w9, hi  // hi = pmore
  4136a4:	tst	x8, x10
  4136a8:	cset	w8, eq  // eq = none
  4136ac:	orr	w22, w9, w8
  4136b0:	add	x21, x0, x22
  4136b4:	add	x0, x21, #0x1
  4136b8:	bl	401a00 <_Znam@plt>
  4136bc:	mov	x1, x20
  4136c0:	mov	x19, x0
  4136c4:	bl	401b60 <strcpy@plt>
  4136c8:	cmp	w22, #0x1
  4136cc:	b.ne	4136e0 <_ZdlPvm@@Base+0x1928>  // b.any
  4136d0:	mov	x0, x19
  4136d4:	bl	401a60 <strlen@plt>
  4136d8:	mov	w8, #0x2f                  	// #47
  4136dc:	strh	w8, [x19, x0]
  4136e0:	mov	x0, x19
  4136e4:	bl	413ac4 <_ZdlPvm@@Base+0x1d0c>
  4136e8:	cmp	x0, #0xe
  4136ec:	b.hi	413708 <_ZdlPvm@@Base+0x1950>  // b.pmore
  4136f0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2248>
  4136f4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4136f8:	mov	w9, #0x1                   	// #1
  4136fc:	add	x20, x20, #0xf0b
  413700:	str	w9, [x8, #696]
  413704:	b	413710 <_ZdlPvm@@Base+0x1958>
  413708:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2248>
  41370c:	add	x20, x20, #0x1b3
  413710:	mov	x0, x20
  413714:	bl	401a60 <strlen@plt>
  413718:	add	x8, x0, x21
  41371c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413720:	add	x0, x8, #0x1
  413724:	str	x8, [x9, #688]
  413728:	bl	401a00 <_Znam@plt>
  41372c:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413730:	mov	x1, x19
  413734:	str	x0, [x21, #680]
  413738:	bl	401b60 <strcpy@plt>
  41373c:	ldr	x0, [x21, #680]
  413740:	mov	x1, x20
  413744:	bl	401e80 <strcat@plt>
  413748:	mov	x0, x19
  41374c:	ldp	x20, x19, [sp, #32]
  413750:	ldp	x22, x21, [sp, #16]
  413754:	ldp	x29, x30, [sp], #48
  413758:	b	401d00 <_ZdaPv@plt>
  41375c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413760:	ldr	x0, [x8, #680]
  413764:	cbz	x0, 41376c <_ZdlPvm@@Base+0x19b4>
  413768:	b	401d00 <_ZdaPv@plt>
  41376c:	ret
  413770:	stp	x29, x30, [sp, #-48]!
  413774:	str	x21, [sp, #16]
  413778:	stp	x20, x19, [sp, #32]
  41377c:	mov	x29, sp
  413780:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413784:	ldr	w8, [x8, #696]
  413788:	cmp	w8, #0x0
  41378c:	csel	x19, x0, x1, eq  // eq = none
  413790:	cbz	x19, 4137a4 <_ZdlPvm@@Base+0x19ec>
  413794:	mov	x0, x19
  413798:	bl	401a60 <strlen@plt>
  41379c:	mov	x21, x0
  4137a0:	b	4137a8 <_ZdlPvm@@Base+0x19f0>
  4137a4:	mov	w21, wzr
  4137a8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4137ac:	ldr	x8, [x8, #688]
  4137b0:	add	x8, x8, w21, sxtw
  4137b4:	add	x0, x8, #0x7
  4137b8:	bl	401a00 <_Znam@plt>
  4137bc:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  4137c0:	ldr	x1, [x8, #680]
  4137c4:	mov	x20, x0
  4137c8:	bl	401b60 <strcpy@plt>
  4137cc:	cmp	w21, #0x1
  4137d0:	b.lt	4137e0 <_ZdlPvm@@Base+0x1a28>  // b.tstop
  4137d4:	mov	x0, x20
  4137d8:	mov	x1, x19
  4137dc:	bl	401e80 <strcat@plt>
  4137e0:	mov	x0, x20
  4137e4:	bl	401a60 <strlen@plt>
  4137e8:	add	x8, x20, x0
  4137ec:	mov	x0, x20
  4137f0:	ldp	x20, x19, [sp, #32]
  4137f4:	ldr	x21, [sp, #16]
  4137f8:	mov	w9, #0x5858                	// #22616
  4137fc:	mov	w10, #0x5858                	// #22616
  413800:	movk	w9, #0x5858, lsl #16
  413804:	movk	w10, #0x58, lsl #16
  413808:	str	w9, [x8]
  41380c:	stur	w10, [x8, #3]
  413810:	ldp	x29, x30, [sp], #48
  413814:	ret
  413818:	sub	sp, sp, #0x50
  41381c:	stp	x29, x30, [sp, #32]
  413820:	stp	x22, x21, [sp, #48]
  413824:	stp	x20, x19, [sp, #64]
  413828:	add	x29, sp, #0x20
  41382c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413830:	ldr	x19, [x8, #704]
  413834:	cbz	x19, 4138a8 <_ZdlPvm@@Base+0x1af0>
  413838:	adrp	x20, 416000 <_ZdlPvm@@Base+0x4248>
  41383c:	adrp	x21, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413840:	add	x20, x20, #0xf81
  413844:	add	x21, x21, #0xd38
  413848:	ldr	x0, [x19]
  41384c:	bl	401ba0 <unlink@plt>
  413850:	tbz	w0, #31, 41388c <_ZdlPvm@@Base+0x1ad4>
  413854:	ldr	x1, [x19]
  413858:	add	x0, sp, #0x10
  41385c:	bl	40c630 <sqrt@plt+0xa780>
  413860:	bl	401d10 <__errno_location@plt>
  413864:	ldr	w0, [x0]
  413868:	bl	401b50 <strerror@plt>
  41386c:	mov	x1, x0
  413870:	mov	x0, sp
  413874:	bl	40c630 <sqrt@plt+0xa780>
  413878:	add	x1, sp, #0x10
  41387c:	mov	x2, sp
  413880:	mov	x0, x20
  413884:	mov	x3, x21
  413888:	bl	40c880 <sqrt@plt+0xa9d0>
  41388c:	ldp	x0, x22, [x19]
  413890:	cbz	x0, 413898 <_ZdlPvm@@Base+0x1ae0>
  413894:	bl	401d00 <_ZdaPv@plt>
  413898:	mov	x0, x19
  41389c:	bl	411dac <_ZdlPv@@Base>
  4138a0:	mov	x19, x22
  4138a4:	cbnz	x22, 413848 <_ZdlPvm@@Base+0x1a90>
  4138a8:	ldp	x20, x19, [sp, #64]
  4138ac:	ldp	x22, x21, [sp, #48]
  4138b0:	ldp	x29, x30, [sp, #32]
  4138b4:	add	sp, sp, #0x50
  4138b8:	ret
  4138bc:	bl	406534 <sqrt@plt+0x4684>
  4138c0:	bl	406534 <sqrt@plt+0x4684>
  4138c4:	sub	sp, sp, #0x50
  4138c8:	stp	x29, x30, [sp, #16]
  4138cc:	str	x23, [sp, #32]
  4138d0:	stp	x22, x21, [sp, #48]
  4138d4:	stp	x20, x19, [sp, #64]
  4138d8:	add	x29, sp, #0x10
  4138dc:	mov	x19, x0
  4138e0:	mov	x0, x1
  4138e4:	mov	x1, x2
  4138e8:	mov	w21, w3
  4138ec:	bl	413770 <_ZdlPvm@@Base+0x19b8>
  4138f0:	mov	x20, x0
  4138f4:	bl	401d10 <__errno_location@plt>
  4138f8:	mov	x23, x0
  4138fc:	str	wzr, [x0]
  413900:	mov	x0, x20
  413904:	bl	401c00 <mkstemp@plt>
  413908:	mov	w22, w0
  41390c:	tbz	w0, #31, 413940 <_ZdlPvm@@Base+0x1b88>
  413910:	ldr	w0, [x23]
  413914:	bl	401b50 <strerror@plt>
  413918:	mov	x1, x0
  41391c:	mov	x0, sp
  413920:	bl	40c630 <sqrt@plt+0xa780>
  413924:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413928:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  41392c:	add	x2, x2, #0xd38
  413930:	add	x0, x0, #0xf98
  413934:	mov	x1, sp
  413938:	mov	x3, x2
  41393c:	bl	40c8e8 <sqrt@plt+0xaa38>
  413940:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4248>
  413944:	add	x1, x1, #0xfb9
  413948:	mov	w0, w22
  41394c:	str	wzr, [x23]
  413950:	bl	401e20 <fdopen@plt>
  413954:	mov	x22, x0
  413958:	cbz	x0, 4139a0 <_ZdlPvm@@Base+0x1be8>
  41395c:	cbz	w21, 413994 <_ZdlPvm@@Base+0x1bdc>
  413960:	mov	x0, x20
  413964:	bl	401a60 <strlen@plt>
  413968:	add	x0, x0, #0x1
  41396c:	bl	401a00 <_Znam@plt>
  413970:	mov	x1, x20
  413974:	mov	x21, x0
  413978:	bl	401b60 <strcpy@plt>
  41397c:	mov	w0, #0x10                  	// #16
  413980:	bl	411d08 <_Znwm@@Base>
  413984:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fc8>
  413988:	ldr	x9, [x8, #704]
  41398c:	str	x0, [x8, #704]
  413990:	stp	x21, x9, [x0]
  413994:	cbz	x19, 4139d8 <_ZdlPvm@@Base+0x1c20>
  413998:	str	x20, [x19]
  41399c:	b	4139e0 <_ZdlPvm@@Base+0x1c28>
  4139a0:	ldr	w0, [x23]
  4139a4:	bl	401b50 <strerror@plt>
  4139a8:	mov	x1, x0
  4139ac:	mov	x0, sp
  4139b0:	bl	40c630 <sqrt@plt+0xa780>
  4139b4:	adrp	x2, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  4139b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4248>
  4139bc:	add	x2, x2, #0xd38
  4139c0:	add	x0, x0, #0xfbc
  4139c4:	mov	x1, sp
  4139c8:	mov	x3, x2
  4139cc:	bl	40c8e8 <sqrt@plt+0xaa38>
  4139d0:	cbnz	w21, 413960 <_ZdlPvm@@Base+0x1ba8>
  4139d4:	b	413994 <_ZdlPvm@@Base+0x1bdc>
  4139d8:	mov	x0, x20
  4139dc:	bl	401d00 <_ZdaPv@plt>
  4139e0:	mov	x0, x22
  4139e4:	ldp	x20, x19, [sp, #64]
  4139e8:	ldp	x22, x21, [sp, #48]
  4139ec:	ldr	x23, [sp, #32]
  4139f0:	ldp	x29, x30, [sp, #16]
  4139f4:	add	sp, sp, #0x50
  4139f8:	ret
  4139fc:	ldrb	w8, [x0]
  413a00:	cmp	w8, #0x75
  413a04:	b.ne	413abc <_ZdlPvm@@Base+0x1d04>  // b.any
  413a08:	add	x0, x0, #0x1
  413a0c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413a10:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413a14:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fc8>
  413a18:	add	x8, x8, #0x630
  413a1c:	add	x9, x9, #0x530
  413a20:	add	x10, x10, #0x330
  413a24:	mov	x11, x0
  413a28:	mov	x12, x11
  413a2c:	ldrb	w13, [x11], #1
  413a30:	mov	w14, wzr
  413a34:	mov	w15, w13
  413a38:	and	x15, x15, #0xff
  413a3c:	ldrb	w16, [x8, x15]
  413a40:	cbz	w16, 413abc <_ZdlPvm@@Base+0x1d04>
  413a44:	ldrb	w16, [x9, x15]
  413a48:	cbz	w16, 413a54 <_ZdlPvm@@Base+0x1c9c>
  413a4c:	mov	w16, #0xffffffd0            	// #-48
  413a50:	b	413a60 <_ZdlPvm@@Base+0x1ca8>
  413a54:	ldrb	w16, [x10, x15]
  413a58:	cbz	w16, 413abc <_ZdlPvm@@Base+0x1d04>
  413a5c:	mov	w16, #0xffffffc9            	// #-55
  413a60:	add	w14, w16, w14, lsl #4
  413a64:	add	w14, w14, w15
  413a68:	cmp	w14, #0x110, lsl #12
  413a6c:	b.ge	413abc <_ZdlPvm@@Base+0x1d04>  // b.tcont
  413a70:	ldrb	w15, [x11], #1
  413a74:	cmp	w15, #0x5f
  413a78:	b.eq	413a80 <_ZdlPvm@@Base+0x1cc8>  // b.none
  413a7c:	cbnz	w15, 413a38 <_ZdlPvm@@Base+0x1c80>
  413a80:	orr	w16, w14, #0x400
  413a84:	lsr	w16, w16, #10
  413a88:	cmp	w16, #0x37
  413a8c:	b.eq	413abc <_ZdlPvm@@Base+0x1d04>  // b.none
  413a90:	cmp	w14, #0x10, lsl #12
  413a94:	b.lt	413aa4 <_ZdlPvm@@Base+0x1cec>  // b.tstop
  413a98:	cmp	w13, #0x30
  413a9c:	b.ne	413ab4 <_ZdlPvm@@Base+0x1cfc>  // b.any
  413aa0:	b	413abc <_ZdlPvm@@Base+0x1d04>
  413aa4:	sub	x13, x11, #0x1
  413aa8:	sub	x12, x13, x12
  413aac:	cmp	x12, #0x4
  413ab0:	b.ne	413abc <_ZdlPvm@@Base+0x1d04>  // b.any
  413ab4:	cbnz	w15, 413a28 <_ZdlPvm@@Base+0x1c70>
  413ab8:	ret
  413abc:	mov	x0, xzr
  413ac0:	ret
  413ac4:	mov	w1, #0x3                   	// #3
  413ac8:	b	401cd0 <pathconf@plt>
  413acc:	nop
  413ad0:	stp	x29, x30, [sp, #-64]!
  413ad4:	mov	x29, sp
  413ad8:	stp	x19, x20, [sp, #16]
  413adc:	adrp	x20, 429000 <_ZdlPvm@@Base+0x17248>
  413ae0:	add	x20, x20, #0xd10
  413ae4:	stp	x21, x22, [sp, #32]
  413ae8:	adrp	x21, 429000 <_ZdlPvm@@Base+0x17248>
  413aec:	add	x21, x21, #0xca8
  413af0:	sub	x20, x20, x21
  413af4:	mov	w22, w0
  413af8:	stp	x23, x24, [sp, #48]
  413afc:	mov	x23, x1
  413b00:	mov	x24, x2
  413b04:	bl	4019c0 <_Znam@plt-0x40>
  413b08:	cmp	xzr, x20, asr #3
  413b0c:	b.eq	413b38 <_ZdlPvm@@Base+0x1d80>  // b.none
  413b10:	asr	x20, x20, #3
  413b14:	mov	x19, #0x0                   	// #0
  413b18:	ldr	x3, [x21, x19, lsl #3]
  413b1c:	mov	x2, x24
  413b20:	add	x19, x19, #0x1
  413b24:	mov	x1, x23
  413b28:	mov	w0, w22
  413b2c:	blr	x3
  413b30:	cmp	x20, x19
  413b34:	b.ne	413b18 <_ZdlPvm@@Base+0x1d60>  // b.any
  413b38:	ldp	x19, x20, [sp, #16]
  413b3c:	ldp	x21, x22, [sp, #32]
  413b40:	ldp	x23, x24, [sp, #48]
  413b44:	ldp	x29, x30, [sp], #64
  413b48:	ret
  413b4c:	nop
  413b50:	ret

Disassembly of section .fini:

0000000000413b54 <.fini>:
  413b54:	stp	x29, x30, [sp, #-16]!
  413b58:	mov	x29, sp
  413b5c:	ldp	x29, x30, [sp], #16
  413b60:	ret
