# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \cells_not_processed 1
attribute \src "dut.sv:34.1-36.10"
module \wandwor_bar
  attribute \src "dut.sv:34.32-34.34"
  wire width 8 input 1 \I0
  attribute \src "dut.sv:34.36-34.38"
  wire width 8 input 2 \I1
  attribute \src "dut.sv:34.53-34.54"
  wire width 8 output 3 \O
  wire width 8 $auto$expression.cpp:2149:import_operation$1
  cell $add $add$dut.sv:35$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \I0
    connect \B \I1
    connect \Y $auto$expression.cpp:2149:import_operation$1
  end
  connect \O $auto$expression.cpp:2149:import_operation$1
end
attribute \cells_not_processed 1
attribute \src "dut.sv:30.1-32.10"
module \wandwor_foo
  attribute \src "dut.sv:30.26-30.28"
  wire input 1 \I0
  attribute \src "dut.sv:30.30-30.32"
  wire input 2 \I1
  attribute \src "dut.sv:30.41-30.42"
  wire output 3 \O
  wire $auto$rtlil.cc:3388:Xor$4
  cell $xor $xor$dut.sv:31$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $auto$rtlil.cc:3388:Xor$4
  end
  connect \O $auto$rtlil.cc:3388:Xor$4
end
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-11.10"
module \wandwor_test0
  attribute \src "dut.sv:1.23-1.24"
  wire input 1 \A
  attribute \src "dut.sv:1.26-1.27"
  wire input 2 \B
  attribute \src "dut.sv:1.29-1.30"
  wire input 3 \C
  attribute \src "dut.sv:1.32-1.33"
  wire input 4 \D
  attribute \src "dut.sv:1.35-1.36"
  attribute \wor 1
  wire output 5 \X
  attribute \src "dut.sv:1.38-1.39"
  attribute \wand 1
  wire output 6 \Y
  attribute \src "dut.sv:1.41-1.42"
  wire output 7 \Z
  cell \wandwor_foo \foo_0
    connect \I0 \C
    connect \I1 \D
    connect \O \X
  end
  cell \wandwor_foo \foo_1
    connect \I0 \A
    connect \I1 \B
    connect \O \Y
  end
  cell \wandwor_foo \foo_2
    connect \I0 \X
    connect \I1 \Y
    connect \O \Z
  end
  connect \X \A
  connect \X \B
  connect \Y \C
  connect \Y \D
end
attribute \cells_not_processed 1
attribute \src "dut.sv:13.1-28.10"
module \wandwor_test1
  attribute \src "dut.sv:13.23-13.24"
  wire width 4 input 1 \A
  attribute \src "dut.sv:13.26-13.27"
  wire width 4 input 2 \B
  attribute \src "dut.sv:13.29-13.30"
  wire width 4 input 3 \C
  attribute \src "dut.sv:13.32-13.33"
  wire width 4 input 4 \D
  attribute \src "dut.sv:13.35-13.36"
  attribute \wor 1
  wire width 4 output 5 \X
  attribute \src "dut.sv:13.38-13.39"
  attribute \wand 1
  wire width 4 output 6 \Y
  attribute \src "dut.sv:13.41-13.42"
  wire output 7 \Z
  wire $auto$rtlil.cc:3344:ReduceXor$6
  cell $reduce_xor $reduce_xor$dut.sv:27$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \X \Y }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$6
  end
  cell \wandwor_bar \bar_inst
    connect \I0 { \A \B }
    connect \I1 { \B \A }
    connect \O { \X \Y }
  end
  connect \X \C
  connect \X \D
  connect \Y \C
  connect \Y \D
  connect \Z $auto$rtlil.cc:3344:ReduceXor$6
end
