
GRUZIK2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a960  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  0800aa70  0800aa70  0001aa70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b030  0800b030  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800b030  0800b030  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b030  0800b030  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b030  0800b030  0001b030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b034  0800b034  0001b034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800b038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001ec  0800b224  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800b224  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104e5  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b15  00000000  00000000  000306fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00033210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e50  00000000  00000000  00034198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033fc  00000000  00000000  00034fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c5c  00000000  00000000  000383e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000913f6  00000000  00000000  0004b040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc436  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005444  00000000  00000000  000dc488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aa58 	.word	0x0800aa58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	0800aa58 	.word	0x0800aa58

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_f2iz>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800112c:	d30f      	bcc.n	800114e <__aeabi_f2iz+0x2a>
 800112e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001132:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001136:	d90d      	bls.n	8001154 <__aeabi_f2iz+0x30>
 8001138:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800113c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001140:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001144:	fa23 f002 	lsr.w	r0, r3, r2
 8001148:	bf18      	it	ne
 800114a:	4240      	negne	r0, r0
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr
 8001154:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001158:	d101      	bne.n	800115e <__aeabi_f2iz+0x3a>
 800115a:	0242      	lsls	r2, r0, #9
 800115c:	d105      	bne.n	800116a <__aeabi_f2iz+0x46>
 800115e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001162:	bf08      	it	eq
 8001164:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	4605      	mov	r5, r0
 8001174:	460c      	mov	r4, r1
 8001176:	2200      	movs	r2, #0
 8001178:	2300      	movs	r3, #0
 800117a:	4628      	mov	r0, r5
 800117c:	4621      	mov	r1, r4
 800117e:	f7ff fc27 	bl	80009d0 <__aeabi_dcmplt>
 8001182:	b928      	cbnz	r0, 8001190 <__aeabi_d2lz+0x20>
 8001184:	4628      	mov	r0, r5
 8001186:	4621      	mov	r1, r4
 8001188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800118c:	f000 b80a 	b.w	80011a4 <__aeabi_d2ulz>
 8001190:	4628      	mov	r0, r5
 8001192:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001196:	f000 f805 	bl	80011a4 <__aeabi_d2ulz>
 800119a:	4240      	negs	r0, r0
 800119c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a0:	bd38      	pop	{r3, r4, r5, pc}
 80011a2:	bf00      	nop

080011a4 <__aeabi_d2ulz>:
 80011a4:	b5d0      	push	{r4, r6, r7, lr}
 80011a6:	2200      	movs	r2, #0
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <__aeabi_d2ulz+0x34>)
 80011aa:	4606      	mov	r6, r0
 80011ac:	460f      	mov	r7, r1
 80011ae:	f7ff f99d 	bl	80004ec <__aeabi_dmul>
 80011b2:	f7ff fc73 	bl	8000a9c <__aeabi_d2uiz>
 80011b6:	4604      	mov	r4, r0
 80011b8:	f7ff f91e 	bl	80003f8 <__aeabi_ui2d>
 80011bc:	2200      	movs	r2, #0
 80011be:	4b07      	ldr	r3, [pc, #28]	; (80011dc <__aeabi_d2ulz+0x38>)
 80011c0:	f7ff f994 	bl	80004ec <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4630      	mov	r0, r6
 80011ca:	4639      	mov	r1, r7
 80011cc:	f7fe ffd6 	bl	800017c <__aeabi_dsub>
 80011d0:	f7ff fc64 	bl	8000a9c <__aeabi_d2uiz>
 80011d4:	4621      	mov	r1, r4
 80011d6:	bdd0      	pop	{r4, r6, r7, pc}
 80011d8:	3df00000 	.word	0x3df00000
 80011dc:	41f00000 	.word	0x41f00000

080011e0 <RB_Write>:
 */
#include "main.h"
#include "RingBuffer.h"

RB_Status RB_Write(RingBuffer_t *Buf, uint8_t value)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	460b      	mov	r3, r1
 80011ea:	70fb      	strb	r3, [r7, #3]
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	425a      	negs	r2, r3
 80011f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011f8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80011fc:	bf58      	it	pl
 80011fe:	4253      	negpl	r3, r2
 8001200:	73fb      	strb	r3, [r7, #15]

	if(HeadTmp == Buf->Tail)
 8001202:	7bfb      	ldrb	r3, [r7, #15]
 8001204:	b29a      	uxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	885b      	ldrh	r3, [r3, #2]
 800120a:	429a      	cmp	r2, r3
 800120c:	d101      	bne.n	8001212 <RB_Write+0x32>
	{
		return RB_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e00b      	b.n	800122a <RB_Write+0x4a>
	}

	Buf->Buffer[Buf->Head] = value;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4413      	add	r3, r2
 800121c:	78fa      	ldrb	r2, [r7, #3]
 800121e:	711a      	strb	r2, [r3, #4]

	Buf->Head = HeadTmp;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	b29a      	uxth	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr

08001234 <RB_Read>:

RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *value)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
	if(Buf->Head == Buf->Tail)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	881a      	ldrh	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	885b      	ldrh	r3, [r3, #2]
 8001246:	429a      	cmp	r2, r3
 8001248:	d101      	bne.n	800124e <RB_Read+0x1a>
	{
		return RB_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e015      	b.n	800127a <RB_Read+0x46>
	}

	*value = Buf->Buffer[Buf->Tail];
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	885b      	ldrh	r3, [r3, #2]
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4413      	add	r3, r2
 8001258:	791a      	ldrb	r2, [r3, #4]
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	701a      	strb	r2, [r3, #0]

	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	885b      	ldrh	r3, [r3, #2]
 8001262:	3301      	adds	r3, #1
 8001264:	425a      	negs	r2, r3
 8001266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800126a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800126e:	bf58      	it	pl
 8001270:	4253      	negpl	r3, r2
 8001272:	b29a      	uxth	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <Parser_TakeLine>:
#include "SimpleParser.h"
#include "Line_Follower.h"
char My_Name[32] = "GRUZIK2.0";

void Parser_TakeLine(RingBuffer_t *Buf, uint8_t *ReceivedData)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
	uint8_t Tmp;
	uint8_t i = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	73fb      	strb	r3, [r7, #15]
	do
	{
		RB_Read(Buf, &Tmp);
 8001292:	f107 030e 	add.w	r3, r7, #14
 8001296:	4619      	mov	r1, r3
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ffcb 	bl	8001234 <RB_Read>

		if(Tmp == ENDLINE)
 800129e:	7bbb      	ldrb	r3, [r7, #14]
 80012a0:	2b0a      	cmp	r3, #10
 80012a2:	d105      	bne.n	80012b0 <Parser_TakeLine+0x2c>
		{
			ReceivedData[i] = 0;
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	4413      	add	r3, r2
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e004      	b.n	80012ba <Parser_TakeLine+0x36>

		}

		else
		{
			ReceivedData[i] = Tmp;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	4413      	add	r3, r2
 80012b6:	7bba      	ldrb	r2, [r7, #14]
 80012b8:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
 80012bc:	3301      	adds	r3, #1
 80012be:	73fb      	strb	r3, [r7, #15]

	} while(Tmp != ENDLINE);
 80012c0:	7bbb      	ldrb	r3, [r7, #14]
 80012c2:	2b0a      	cmp	r3, #10
 80012c4:	d1e5      	bne.n	8001292 <Parser_TakeLine+0xe>

}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <kp_change>:

static void kp_change(LineFollower_t *LF)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80012d8:	490f      	ldr	r1, [pc, #60]	; (8001318 <kp_change+0x48>)
 80012da:	2000      	movs	r0, #0
 80012dc:	f006 fdfc 	bl	8007ed8 <strtok>
 80012e0:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d011      	beq.n	800130e <kp_change+0x3e>
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f7fe ff3a 	bl	8000164 <strlen>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b1f      	cmp	r3, #31
 80012f4:	d80b      	bhi.n	800130e <kp_change+0x3e>
	{
		LF->Kp = atof(ParsePointer);
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f005 fb42 	bl	8006980 <atof>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4610      	mov	r0, r2
 8001302:	4619      	mov	r1, r3
 8001304:	f7ff fbea 	bl	8000adc <__aeabi_d2f>
 8001308:	4602      	mov	r2, r0
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	601a      	str	r2, [r3, #0]
	}

}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	0800aa70 	.word	0x0800aa70

0800131c <kd_change>:
static void kd_change(LineFollower_t *LF)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001324:	490f      	ldr	r1, [pc, #60]	; (8001364 <kd_change+0x48>)
 8001326:	2000      	movs	r0, #0
 8001328:	f006 fdd6 	bl	8007ed8 <strtok>
 800132c:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d011      	beq.n	800135a <kd_change+0x3e>
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f7fe ff14 	bl	8000164 <strlen>
 800133c:	4603      	mov	r3, r0
 800133e:	2b1f      	cmp	r3, #31
 8001340:	d80b      	bhi.n	800135a <kd_change+0x3e>
	{
		LF->Kd = atof(ParsePointer);
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f005 fb1c 	bl	8006980 <atof>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4610      	mov	r0, r2
 800134e:	4619      	mov	r1, r3
 8001350:	f7ff fbc4 	bl	8000adc <__aeabi_d2f>
 8001354:	4602      	mov	r2, r0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	605a      	str	r2, [r3, #4]
	}
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	0800aa70 	.word	0x0800aa70

08001368 <Base_speed_change>:
static void Base_speed_change(LineFollower_t *LF)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001370:	4915      	ldr	r1, [pc, #84]	; (80013c8 <Base_speed_change+0x60>)
 8001372:	2000      	movs	r0, #0
 8001374:	f006 fdb0 	bl	8007ed8 <strtok>
 8001378:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d01d      	beq.n	80013be <Base_speed_change+0x56>
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f7fe feee 	bl	8000164 <strlen>
 8001388:	4603      	mov	r3, r0
 800138a:	2b1f      	cmp	r3, #31
 800138c:	d817      	bhi.n	80013be <Base_speed_change+0x56>
	{
		LF->Base_speed_R = atof(ParsePointer);
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f005 faf6 	bl	8006980 <atof>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4610      	mov	r0, r2
 800139a:	4619      	mov	r1, r3
 800139c:	f7ff fb56 	bl	8000a4c <__aeabi_d2iz>
 80013a0:	4602      	mov	r2, r0
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	609a      	str	r2, [r3, #8]
		LF->Base_speed_L = atof(ParsePointer);
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f005 faea 	bl	8006980 <atof>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f7ff fb4a 	bl	8000a4c <__aeabi_d2iz>
 80013b8:	4602      	mov	r2, r0
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60da      	str	r2, [r3, #12]
	}
}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	0800aa70 	.word	0x0800aa70

080013cc <Max_speed_change>:

static void Max_speed_change(LineFollower_t *LF)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80013d4:	4915      	ldr	r1, [pc, #84]	; (800142c <Max_speed_change+0x60>)
 80013d6:	2000      	movs	r0, #0
 80013d8:	f006 fd7e 	bl	8007ed8 <strtok>
 80013dc:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d01d      	beq.n	8001422 <Max_speed_change+0x56>
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f7fe febc 	bl	8000164 <strlen>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b1f      	cmp	r3, #31
 80013f0:	d817      	bhi.n	8001422 <Max_speed_change+0x56>
	{
		LF->Max_speed_R = atof(ParsePointer);
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f005 fac4 	bl	8006980 <atof>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f7ff fb24 	bl	8000a4c <__aeabi_d2iz>
 8001404:	4602      	mov	r2, r0
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	611a      	str	r2, [r3, #16]
		LF->Max_speed_L = atof(ParsePointer);
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f005 fab8 	bl	8006980 <atof>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	4610      	mov	r0, r2
 8001416:	4619      	mov	r1, r3
 8001418:	f7ff fb18 	bl	8000a4c <__aeabi_d2iz>
 800141c:	4602      	mov	r2, r0
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	615a      	str	r2, [r3, #20]
	}
}
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	0800aa70 	.word	0x0800aa70

08001430 <Sharp_bend_speed_right_change>:
static void Sharp_bend_speed_right_change(LineFollower_t *LF)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001438:	490f      	ldr	r1, [pc, #60]	; (8001478 <Sharp_bend_speed_right_change+0x48>)
 800143a:	2000      	movs	r0, #0
 800143c:	f006 fd4c 	bl	8007ed8 <strtok>
 8001440:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d011      	beq.n	800146e <Sharp_bend_speed_right_change+0x3e>
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7fe fe8a 	bl	8000164 <strlen>
 8001450:	4603      	mov	r3, r0
 8001452:	2b1f      	cmp	r3, #31
 8001454:	d80b      	bhi.n	800146e <Sharp_bend_speed_right_change+0x3e>
	{
	LF->Sharp_bend_speed_right = atof(ParsePointer);
 8001456:	68f8      	ldr	r0, [r7, #12]
 8001458:	f005 fa92 	bl	8006980 <atof>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	f7ff faf2 	bl	8000a4c <__aeabi_d2iz>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	619a      	str	r2, [r3, #24]
	}
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	0800aa70 	.word	0x0800aa70

0800147c <Sharp_bend_speed_left_change>:
static void Sharp_bend_speed_left_change(LineFollower_t *LF)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001484:	490f      	ldr	r1, [pc, #60]	; (80014c4 <Sharp_bend_speed_left_change+0x48>)
 8001486:	2000      	movs	r0, #0
 8001488:	f006 fd26 	bl	8007ed8 <strtok>
 800148c:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d011      	beq.n	80014ba <Sharp_bend_speed_left_change+0x3e>
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7fe fe64 	bl	8000164 <strlen>
 800149c:	4603      	mov	r3, r0
 800149e:	2b1f      	cmp	r3, #31
 80014a0:	d80b      	bhi.n	80014ba <Sharp_bend_speed_left_change+0x3e>
	{
	LF->Sharp_bend_speed_left = atof(ParsePointer);
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f005 fa6c 	bl	8006980 <atof>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4610      	mov	r0, r2
 80014ae:	4619      	mov	r1, r3
 80014b0:	f7ff facc 	bl	8000a4c <__aeabi_d2iz>
 80014b4:	4602      	mov	r2, r0
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	61da      	str	r2, [r3, #28]
	}
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	0800aa70 	.word	0x0800aa70

080014c8 <Bend_speed_right_change>:
static void Bend_speed_right_change(LineFollower_t *LF)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80014d0:	490f      	ldr	r1, [pc, #60]	; (8001510 <Bend_speed_right_change+0x48>)
 80014d2:	2000      	movs	r0, #0
 80014d4:	f006 fd00 	bl	8007ed8 <strtok>
 80014d8:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d011      	beq.n	8001506 <Bend_speed_right_change+0x3e>
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f7fe fe3e 	bl	8000164 <strlen>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b1f      	cmp	r3, #31
 80014ec:	d80b      	bhi.n	8001506 <Bend_speed_right_change+0x3e>
	{
	LF->Bend_speed_right = atof(ParsePointer);
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f005 fa46 	bl	8006980 <atof>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4610      	mov	r0, r2
 80014fa:	4619      	mov	r1, r3
 80014fc:	f7ff faa6 	bl	8000a4c <__aeabi_d2iz>
 8001500:	4602      	mov	r2, r0
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	621a      	str	r2, [r3, #32]
	}
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	0800aa70 	.word	0x0800aa70

08001514 <Bend_speed_left_change>:
static void Bend_speed_left_change(LineFollower_t *LF)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800151c:	490f      	ldr	r1, [pc, #60]	; (800155c <Bend_speed_left_change+0x48>)
 800151e:	2000      	movs	r0, #0
 8001520:	f006 fcda 	bl	8007ed8 <strtok>
 8001524:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d011      	beq.n	8001552 <Bend_speed_left_change+0x3e>
 800152e:	68f8      	ldr	r0, [r7, #12]
 8001530:	f7fe fe18 	bl	8000164 <strlen>
 8001534:	4603      	mov	r3, r0
 8001536:	2b1f      	cmp	r3, #31
 8001538:	d80b      	bhi.n	8001552 <Bend_speed_left_change+0x3e>
	{
	LF->Bend_speed_left = atof(ParsePointer);
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f005 fa20 	bl	8006980 <atof>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	f7ff fa80 	bl	8000a4c <__aeabi_d2iz>
 800154c:	4602      	mov	r2, r0
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	0800aa70 	.word	0x0800aa70

08001560 <App_Controll>:
static void App_Controll(char RxData, LineFollower_t *LineFollower)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	6039      	str	r1, [r7, #0]
 800156a:	71fb      	strb	r3, [r7, #7]
	/*Stop robot*/
	if(RxData == 'N')
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b4e      	cmp	r3, #78	; 0x4e
 8001570:	d10a      	bne.n	8001588 <App_Controll+0x28>
	{
		/*Stop GRUZIK2.0 and turn off the LED*/
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	4898      	ldr	r0, [pc, #608]	; (80017d8 <App_Controll+0x278>)
 8001578:	f002 fe79 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001582:	4896      	ldr	r0, [pc, #600]	; (80017dc <App_Controll+0x27c>)
 8001584:	f002 fe73 	bl	800426e <HAL_GPIO_WritePin>
		/*Send battery percentage*/
		//SN_UART_Send(&huart1, "%.1f \r \n" ,battery_procentage_raw);

	}
	/*Start robot*/
	if (RxData == 'Y')
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b59      	cmp	r3, #89	; 0x59
 800158c:	d10a      	bne.n	80015a4 <App_Controll+0x44>
//
//		/*Do Battery measurement before start*/
//		Battery_ADC_measurement();

		/*Start GRUZIK2.0 and turn on the LED*/
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	2140      	movs	r1, #64	; 0x40
 8001592:	4891      	ldr	r0, [pc, #580]	; (80017d8 <App_Controll+0x278>)
 8001594:	f002 fe6b 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800159e:	488f      	ldr	r0, [pc, #572]	; (80017dc <App_Controll+0x27c>)
 80015a0:	f002 fe65 	bl	800426e <HAL_GPIO_WritePin>
	}
	/*LOW mode*/
	if(RxData == 'a')
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	2b61      	cmp	r3, #97	; 0x61
 80015a8:	d11f      	bne.n	80015ea <App_Controll+0x8a>
	{
		LineFollower->Base_speed_R = 150;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	2296      	movs	r2, #150	; 0x96
 80015ae:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 150;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2296      	movs	r2, #150	; 0x96
 80015b4:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	2282      	movs	r2, #130	; 0x82
 80015ba:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	2282      	movs	r2, #130	; 0x82
 80015c0:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right=-115;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f06f 0272 	mvn.w	r2, #114	; 0x72
 80015c8:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left=120;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	2278      	movs	r2, #120	; 0x78
 80015ce:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right=-76;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80015d6:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left=125;
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	227d      	movs	r2, #125	; 0x7d
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.02;//0.02 //0.009
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	4a7f      	ldr	r2, [pc, #508]	; (80017e0 <App_Controll+0x280>)
 80015e2:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 165;
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4a7f      	ldr	r2, [pc, #508]	; (80017e4 <App_Controll+0x284>)
 80015e8:	605a      	str	r2, [r3, #4]
	}
	/*LOW+ mode*/
	if(RxData == 'd')
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b64      	cmp	r3, #100	; 0x64
 80015ee:	d11f      	bne.n	8001630 <App_Controll+0xd0>
	{
		LineFollower->Base_speed_R = 165;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	22a5      	movs	r2, #165	; 0xa5
 80015f4:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 165;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	22a5      	movs	r2, #165	; 0xa5
 80015fa:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	2282      	movs	r2, #130	; 0x82
 8001600:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	2282      	movs	r2, #130	; 0x82
 8001606:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right=-120;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f06f 0277 	mvn.w	r2, #119	; 0x77
 800160e:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left=125;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	227d      	movs	r2, #125	; 0x7d
 8001614:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right=-76;
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800161c:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left=125;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	227d      	movs	r2, #125	; 0x7d
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.04;//0.4
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	4a70      	ldr	r2, [pc, #448]	; (80017e8 <App_Controll+0x288>)
 8001628:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 75;
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	4a6f      	ldr	r2, [pc, #444]	; (80017ec <App_Controll+0x28c>)
 800162e:	605a      	str	r2, [r3, #4]
	}
	/*Medium mode*/
	if(RxData == 'b')
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b62      	cmp	r3, #98	; 0x62
 8001634:	d11f      	bne.n	8001676 <App_Controll+0x116>
	{
		LineFollower->Base_speed_R = 175;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	22af      	movs	r2, #175	; 0xaf
 800163a:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 175;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	22af      	movs	r2, #175	; 0xaf
 8001640:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 135;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	2287      	movs	r2, #135	; 0x87
 8001646:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 135;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	2287      	movs	r2, #135	; 0x87
 800164c:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -120;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	f06f 0277 	mvn.w	r2, #119	; 0x77
 8001654:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 125;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	227d      	movs	r2, #125	; 0x7d
 800165a:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -76;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 8001662:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 125;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	227d      	movs	r2, #125	; 0x7d
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.03;//0.03
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	4a60      	ldr	r2, [pc, #384]	; (80017f0 <App_Controll+0x290>)
 800166e:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 70;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	4a60      	ldr	r2, [pc, #384]	; (80017f4 <App_Controll+0x294>)
 8001674:	605a      	str	r2, [r3, #4]
	}
	/*Medium+ mode*/
	if(RxData == 'e')
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	2b65      	cmp	r3, #101	; 0x65
 800167a:	d11f      	bne.n	80016bc <App_Controll+0x15c>
	{
		LineFollower->Base_speed_R = 190;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	22be      	movs	r2, #190	; 0xbe
 8001680:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 190;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	22be      	movs	r2, #190	; 0xbe
 8001686:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 145;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	2291      	movs	r2, #145	; 0x91
 800168c:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 145;
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	2291      	movs	r2, #145	; 0x91
 8001692:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -100;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800169a:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 100;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2264      	movs	r2, #100	; 0x64
 80016a0:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -76;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80016a8:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 125;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	227d      	movs	r2, #125	; 0x7d
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.03;//0.03
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	4a4f      	ldr	r2, [pc, #316]	; (80017f0 <App_Controll+0x290>)
 80016b4:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 70;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	4a4e      	ldr	r2, [pc, #312]	; (80017f4 <App_Controll+0x294>)
 80016ba:	605a      	str	r2, [r3, #4]
	}
	/*HIGH mode*/
	if(RxData == 'c')
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b63      	cmp	r3, #99	; 0x63
 80016c0:	d11f      	bne.n	8001702 <App_Controll+0x1a2>
	{
		LineFollower->Base_speed_R = 225;
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	22e1      	movs	r2, #225	; 0xe1
 80016c6:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 225;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	22e1      	movs	r2, #225	; 0xe1
 80016cc:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 150;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	2296      	movs	r2, #150	; 0x96
 80016d2:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 150;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	2296      	movs	r2, #150	; 0x96
 80016d8:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -73;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	f06f 0248 	mvn.w	r2, #72	; 0x48
 80016e0:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 78;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	224e      	movs	r2, #78	; 0x4e
 80016e6:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -76;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80016ee:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 125;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	227d      	movs	r2, #125	; 0x7d
 80016f4:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.04;//0.04
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	4a3b      	ldr	r2, [pc, #236]	; (80017e8 <App_Controll+0x288>)
 80016fa:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 75;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	4a3b      	ldr	r2, [pc, #236]	; (80017ec <App_Controll+0x28c>)
 8001700:	605a      	str	r2, [r3, #4]
	}
	/*HIGH+ mode*/
	if(RxData == 'f')
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	2b66      	cmp	r3, #102	; 0x66
 8001706:	d11f      	bne.n	8001748 <App_Controll+0x1e8>
	{
		LineFollower->Base_speed_R = 250;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	22fa      	movs	r2, #250	; 0xfa
 800170c:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 250;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	22fa      	movs	r2, #250	; 0xfa
 8001712:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 160;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	22a0      	movs	r2, #160	; 0xa0
 8001718:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 160;
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	22a0      	movs	r2, #160	; 0xa0
 800171e:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -65;
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001726:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	2246      	movs	r2, #70	; 0x46
 800172c:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right=-76;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 8001734:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left=125;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	227d      	movs	r2, #125	; 0x7d
 800173a:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.04;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	4a2a      	ldr	r2, [pc, #168]	; (80017e8 <App_Controll+0x288>)
 8001740:	601a      	str	r2, [r3, #0]
		LineFollower->Kd=75;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4a29      	ldr	r2, [pc, #164]	; (80017ec <App_Controll+0x28c>)
 8001746:	605a      	str	r2, [r3, #4]
	}
	/*TRUBO mode*/
	if(RxData == 'i')
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	2b69      	cmp	r3, #105	; 0x69
 800174c:	d121      	bne.n	8001792 <App_Controll+0x232>
	{
		LineFollower->Base_speed_R = 270;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001754:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 270;
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800175c:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 150;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	2296      	movs	r2, #150	; 0x96
 8001762:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 150;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2296      	movs	r2, #150	; 0x96
 8001768:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -65;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001770:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2246      	movs	r2, #70	; 0x46
 8001776:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -76;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800177e:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 130;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	2282      	movs	r2, #130	; 0x82
 8001784:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.045;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	4a1b      	ldr	r2, [pc, #108]	; (80017f8 <App_Controll+0x298>)
 800178a:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 75;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	4a17      	ldr	r2, [pc, #92]	; (80017ec <App_Controll+0x28c>)
 8001790:	605a      	str	r2, [r3, #4]
	}
	/*TRUBO+ mode*/
	if(RxData == 'j')
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b6a      	cmp	r3, #106	; 0x6a
 8001796:	d136      	bne.n	8001806 <App_Controll+0x2a6>
	{
	   LineFollower->Base_speed_R = 295;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	f240 1227 	movw	r2, #295	; 0x127
 800179e:	609a      	str	r2, [r3, #8]
	   LineFollower->Base_speed_L = 295;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	f240 1227 	movw	r2, #295	; 0x127
 80017a6:	60da      	str	r2, [r3, #12]
	   LineFollower->Max_speed_L = 165;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	22a5      	movs	r2, #165	; 0xa5
 80017ac:	615a      	str	r2, [r3, #20]
	   LineFollower->Max_speed_R = 165;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	22a5      	movs	r2, #165	; 0xa5
 80017b2:	611a      	str	r2, [r3, #16]
	   LineFollower->Sharp_bend_speed_right = -70;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	f06f 0245 	mvn.w	r2, #69	; 0x45
 80017ba:	619a      	str	r2, [r3, #24]
	   LineFollower->Sharp_bend_speed_left = 73;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	2249      	movs	r2, #73	; 0x49
 80017c0:	61da      	str	r2, [r3, #28]
	   LineFollower->Bend_speed_right = -76;
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80017c8:	621a      	str	r2, [r3, #32]
	   LineFollower->Bend_speed_left = 130;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2282      	movs	r2, #130	; 0x82
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
	   LineFollower->Kp = 0.05;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	4a0a      	ldr	r2, [pc, #40]	; (80017fc <App_Controll+0x29c>)
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	e013      	b.n	8001800 <App_Controll+0x2a0>
 80017d8:	40010c00 	.word	0x40010c00
 80017dc:	40011000 	.word	0x40011000
 80017e0:	3ca3d70a 	.word	0x3ca3d70a
 80017e4:	43250000 	.word	0x43250000
 80017e8:	3d23d70a 	.word	0x3d23d70a
 80017ec:	42960000 	.word	0x42960000
 80017f0:	3cf5c28f 	.word	0x3cf5c28f
 80017f4:	428c0000 	.word	0x428c0000
 80017f8:	3d3851ec 	.word	0x3d3851ec
 80017fc:	3d4ccccd 	.word	0x3d4ccccd
	   LineFollower->Kd = 80;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	4a8e      	ldr	r2, [pc, #568]	; (8001a3c <App_Controll+0x4dc>)
 8001804:	605a      	str	r2, [r3, #4]
	}
	/*ULTRA mode*/
	if(RxData == 'k')
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b6b      	cmp	r3, #107	; 0x6b
 800180a:	d121      	bne.n	8001850 <App_Controll+0x2f0>
	{
		LineFollower->Base_speed_R = 315;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	f240 123b 	movw	r2, #315	; 0x13b
 8001812:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 315;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	f240 123b 	movw	r2, #315	; 0x13b
 800181a:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 168;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	22a8      	movs	r2, #168	; 0xa8
 8001820:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 168;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	22a8      	movs	r2, #168	; 0xa8
 8001826:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	f06f 0245 	mvn.w	r2, #69	; 0x45
 800182e:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 73;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	2249      	movs	r2, #73	; 0x49
 8001834:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -76;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800183c:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 128;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	2280      	movs	r2, #128	; 0x80
 8001842:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.067;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	4a7e      	ldr	r2, [pc, #504]	; (8001a40 <App_Controll+0x4e0>)
 8001848:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 95;
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	4a7d      	ldr	r2, [pc, #500]	; (8001a44 <App_Controll+0x4e4>)
 800184e:	605a      	str	r2, [r3, #4]
	 }
	 /*ULTRA+ mode*/
	 if(RxData == 'l')
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b6c      	cmp	r3, #108	; 0x6c
 8001854:	d11f      	bne.n	8001896 <App_Controll+0x336>
	 {
		LineFollower->Base_speed_R = 102;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2266      	movs	r2, #102	; 0x66
 800185a:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 102;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2266      	movs	r2, #102	; 0x66
 8001860:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 155;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	229b      	movs	r2, #155	; 0x9b
 8001866:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 155;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	229b      	movs	r2, #155	; 0x9b
 800186c:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -90;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8001874:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 185;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	22b9      	movs	r2, #185	; 0xb9
 800187a:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8001882:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 100;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2264      	movs	r2, #100	; 0x64
 8001888:	625a      	str	r2, [r3, #36]	; 0x24
		LineFollower->Kp = 0.02;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	4a6e      	ldr	r2, [pc, #440]	; (8001a48 <App_Controll+0x4e8>)
 800188e:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 350;
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	4a6e      	ldr	r2, [pc, #440]	; (8001a4c <App_Controll+0x4ec>)
 8001894:	605a      	str	r2, [r3, #4]
	  }
	  /*EXTREME mode*/
	  if(RxData == 'm')
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	2b6d      	cmp	r3, #109	; 0x6d
 800189a:	d11f      	bne.n	80018dc <App_Controll+0x37c>
	  {
		 LineFollower->Base_speed_R = 107;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	226b      	movs	r2, #107	; 0x6b
 80018a0:	609a      	str	r2, [r3, #8]
		 LineFollower->Base_speed_L = 107;
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	226b      	movs	r2, #107	; 0x6b
 80018a6:	60da      	str	r2, [r3, #12]
		 LineFollower->Max_speed_L = 159;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	229f      	movs	r2, #159	; 0x9f
 80018ac:	615a      	str	r2, [r3, #20]
		 LineFollower->Max_speed_R = 159;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	229f      	movs	r2, #159	; 0x9f
 80018b2:	611a      	str	r2, [r3, #16]
		 LineFollower->Sharp_bend_speed_right = -90;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	f06f 0259 	mvn.w	r2, #89	; 0x59
 80018ba:	619a      	str	r2, [r3, #24]
		 LineFollower->Sharp_bend_speed_left = 185;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	22b9      	movs	r2, #185	; 0xb9
 80018c0:	61da      	str	r2, [r3, #28]
		 LineFollower->Bend_speed_right = -50;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	f06f 0231 	mvn.w	r2, #49	; 0x31
 80018c8:	621a      	str	r2, [r3, #32]
		 LineFollower->Bend_speed_left = 100;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	2264      	movs	r2, #100	; 0x64
 80018ce:	625a      	str	r2, [r3, #36]	; 0x24
		 LineFollower->Kp = 0.02;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	4a5d      	ldr	r2, [pc, #372]	; (8001a48 <App_Controll+0x4e8>)
 80018d4:	601a      	str	r2, [r3, #0]
		 LineFollower->Kd = 350;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	4a5c      	ldr	r2, [pc, #368]	; (8001a4c <App_Controll+0x4ec>)
 80018da:	605a      	str	r2, [r3, #4]
	  }

 	  /*EXTREME+ mode*/
 	  if(RxData == 'n')
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	2b6e      	cmp	r3, #110	; 0x6e
 80018e0:	d11f      	bne.n	8001922 <App_Controll+0x3c2>
 	  {
 	    LineFollower->Base_speed_R = 116;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2274      	movs	r2, #116	; 0x74
 80018e6:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 116;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	2274      	movs	r2, #116	; 0x74
 80018ec:	60da      	str	r2, [r3, #12]
 	    LineFollower->Max_speed_L = 167;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	22a7      	movs	r2, #167	; 0xa7
 80018f2:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 167;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	22a7      	movs	r2, #167	; 0xa7
 80018f8:	611a      	str	r2, [r3, #16]
 	 	LineFollower->Sharp_bend_speed_right = -96;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	f06f 025f 	mvn.w	r2, #95	; 0x5f
 8001900:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 185;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	22b9      	movs	r2, #185	; 0xb9
 8001906:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f06f 0231 	mvn.w	r2, #49	; 0x31
 800190e:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 100;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	2264      	movs	r2, #100	; 0x64
 8001914:	625a      	str	r2, [r3, #36]	; 0x24
 		LineFollower->Kp = 0.02;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	4a4b      	ldr	r2, [pc, #300]	; (8001a48 <App_Controll+0x4e8>)
 800191a:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	4a4b      	ldr	r2, [pc, #300]	; (8001a4c <App_Controll+0x4ec>)
 8001920:	605a      	str	r2, [r3, #4]
 	  }
 	  /*SPECIAL mode*/
 	  if(RxData == 'h')
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	2b68      	cmp	r3, #104	; 0x68
 8001926:	d11f      	bne.n	8001968 <App_Controll+0x408>
 	  {
 	    LineFollower->Base_speed_R = 123;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	227b      	movs	r2, #123	; 0x7b
 800192c:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 123;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	227b      	movs	r2, #123	; 0x7b
 8001932:	60da      	str	r2, [r3, #12]
 	    LineFollower->Max_speed_L = 172;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	22ac      	movs	r2, #172	; 0xac
 8001938:	615a      	str	r2, [r3, #20]
 	    LineFollower->Max_speed_R = 172;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	22ac      	movs	r2, #172	; 0xac
 800193e:	611a      	str	r2, [r3, #16]
 	 	LineFollower->Sharp_bend_speed_right = -90;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8001946:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 185;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	22b9      	movs	r2, #185	; 0xb9
 800194c:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8001954:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 100;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2264      	movs	r2, #100	; 0x64
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
 		LineFollower->Kp = 0.02;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	4a3a      	ldr	r2, [pc, #232]	; (8001a48 <App_Controll+0x4e8>)
 8001960:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	4a39      	ldr	r2, [pc, #228]	; (8001a4c <App_Controll+0x4ec>)
 8001966:	605a      	str	r2, [r3, #4]
 	  }
 	  /*RA-1-final-slower*/
 	  if(RxData == 'o')
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	2b6f      	cmp	r3, #111	; 0x6f
 800196c:	d11f      	bne.n	80019ae <App_Controll+0x44e>
 	  {
 	    LineFollower->Base_speed_R = 143;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	228f      	movs	r2, #143	; 0x8f
 8001972:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 143;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	228f      	movs	r2, #143	; 0x8f
 8001978:	60da      	str	r2, [r3, #12]
 	   	LineFollower->Max_speed_L = 182;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	22b6      	movs	r2, #182	; 0xb6
 800197e:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 182;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	22b6      	movs	r2, #182	; 0xb6
 8001984:	611a      	str	r2, [r3, #16]
 	  	LineFollower->Sharp_bend_speed_right = -76;
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800198c:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 90;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	225a      	movs	r2, #90	; 0x5a
 8001992:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f06f 0231 	mvn.w	r2, #49	; 0x31
 800199a:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 100;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2264      	movs	r2, #100	; 0x64
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24
 		LineFollower->Kp = 0.02;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	4a28      	ldr	r2, [pc, #160]	; (8001a48 <App_Controll+0x4e8>)
 80019a6:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	4a28      	ldr	r2, [pc, #160]	; (8001a4c <App_Controll+0x4ec>)
 80019ac:	605a      	str	r2, [r3, #4]
 	   }
 	   /*RA-2-eliminations-faster*/
 	   if(RxData == 'u')
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b75      	cmp	r3, #117	; 0x75
 80019b2:	d11f      	bne.n	80019f4 <App_Controll+0x494>
 	   {
 	     LineFollower->Base_speed_R = 153;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	2299      	movs	r2, #153	; 0x99
 80019b8:	609a      	str	r2, [r3, #8]
 	     LineFollower->Base_speed_L = 153;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	2299      	movs	r2, #153	; 0x99
 80019be:	60da      	str	r2, [r3, #12]
 	     LineFollower->Max_speed_L = 187;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	22bb      	movs	r2, #187	; 0xbb
 80019c4:	615a      	str	r2, [r3, #20]
 	   	 LineFollower->Max_speed_R = 187;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	22bb      	movs	r2, #187	; 0xbb
 80019ca:	611a      	str	r2, [r3, #16]
 	  	 LineFollower->Sharp_bend_speed_right = -76;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80019d2:	619a      	str	r2, [r3, #24]
 	 	 LineFollower->Sharp_bend_speed_left = 90;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	225a      	movs	r2, #90	; 0x5a
 80019d8:	61da      	str	r2, [r3, #28]
 	 	 LineFollower->Bend_speed_right = -50;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	f06f 0231 	mvn.w	r2, #49	; 0x31
 80019e0:	621a      	str	r2, [r3, #32]
 	 	 LineFollower->Bend_speed_left = 100;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	2264      	movs	r2, #100	; 0x64
 80019e6:	625a      	str	r2, [r3, #36]	; 0x24
 	 	 LineFollower->Kp = 0.02;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	4a17      	ldr	r2, [pc, #92]	; (8001a48 <App_Controll+0x4e8>)
 80019ec:	601a      	str	r2, [r3, #0]
 	 	 LineFollower->Kd = 350;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	4a16      	ldr	r2, [pc, #88]	; (8001a4c <App_Controll+0x4ec>)
 80019f2:	605a      	str	r2, [r3, #4]
 	   }
 	  /*Gruzik2.1 Robo Comp 2024r 1*/
 	  if(RxData == 'p')
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	2b70      	cmp	r3, #112	; 0x70
 80019f8:	d12a      	bne.n	8001a50 <App_Controll+0x4f0>
 	  {
 		 LineFollower->Base_speed_R = 143;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	228f      	movs	r2, #143	; 0x8f
 80019fe:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 143;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	228f      	movs	r2, #143	; 0x8f
 8001a04:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 182;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	22b6      	movs	r2, #182	; 0xb6
 8001a0a:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 182;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	22b6      	movs	r2, #182	; 0xb6
 8001a10:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 8001a18:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	225a      	movs	r2, #90	; 0x5a
 8001a1e:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f06f 0227 	mvn.w	r2, #39	; 0x27
 8001a26:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	226e      	movs	r2, #110	; 0x6e
 8001a2c:	625a      	str	r2, [r3, #36]	; 0x24
 		 LineFollower->Kp = 0.02;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <App_Controll+0x4e8>)
 8001a32:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	4a05      	ldr	r2, [pc, #20]	; (8001a4c <App_Controll+0x4ec>)
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	e009      	b.n	8001a50 <App_Controll+0x4f0>
 8001a3c:	42a00000 	.word	0x42a00000
 8001a40:	3d89374c 	.word	0x3d89374c
 8001a44:	42be0000 	.word	0x42be0000
 8001a48:	3ca3d70a 	.word	0x3ca3d70a
 8001a4c:	43af0000 	.word	0x43af0000
 	  }
 	  /*Gruzik2.1 Robo Comp 2024 2*/
 	  if(RxData == 'r')
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	2b72      	cmp	r3, #114	; 0x72
 8001a54:	d11f      	bne.n	8001a96 <App_Controll+0x536>
 	  {
 		 LineFollower->Base_speed_R = 153;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	2299      	movs	r2, #153	; 0x99
 8001a5a:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 153;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	2299      	movs	r2, #153	; 0x99
 8001a60:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 187;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	22bb      	movs	r2, #187	; 0xbb
 8001a66:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 187;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	22bb      	movs	r2, #187	; 0xbb
 8001a6c:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 8001a74:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	225a      	movs	r2, #90	; 0x5a
 8001a7a:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	f06f 0227 	mvn.w	r2, #39	; 0x27
 8001a82:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	226e      	movs	r2, #110	; 0x6e
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
 		 LineFollower->Kp = 0.02;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	; (8001aa0 <App_Controll+0x540>)
 8001a8e:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <App_Controll+0x544>)
 8001a94:	605a      	str	r2, [r3, #4]
 	   }
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	3ca3d70a 	.word	0x3ca3d70a
 8001aa4:	43af0000 	.word	0x43af0000

08001aa8 <Mode_change>:

static void Mode_change(LineFollower_t *LF)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001ab0:	490c      	ldr	r1, [pc, #48]	; (8001ae4 <Mode_change+0x3c>)
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f006 fa10 	bl	8007ed8 <strtok>
 8001ab8:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 2)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d00b      	beq.n	8001ada <Mode_change+0x32>
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f7fe fb4e 	bl	8000164 <strlen>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d805      	bhi.n	8001ada <Mode_change+0x32>
	{
		App_Controll(ParsePointer[0], LF);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fd43 	bl	8001560 <App_Controll>
	}
}
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	0800aa70 	.word	0x0800aa70

08001ae8 <Parser_Parse>:
void Parser_Parse(uint8_t *ReceivedData, LineFollower_t *LineFollower)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
	char *ParsePointer = strtok((char*)ReceivedData, "=");
 8001af2:	4935      	ldr	r1, [pc, #212]	; (8001bc8 <Parser_Parse+0xe0>)
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f006 f9ef 	bl	8007ed8 <strtok>
 8001afa:	60f8      	str	r0, [r7, #12]

	if(!strcmp("Kp",ParsePointer))
 8001afc:	68f9      	ldr	r1, [r7, #12]
 8001afe:	4833      	ldr	r0, [pc, #204]	; (8001bcc <Parser_Parse+0xe4>)
 8001b00:	f7fe fb26 	bl	8000150 <strcmp>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d103      	bne.n	8001b12 <Parser_Parse+0x2a>
	{
		kp_change(LineFollower);
 8001b0a:	6838      	ldr	r0, [r7, #0]
 8001b0c:	f7ff fbe0 	bl	80012d0 <kp_change>
	}
	else if(!strcmp("Mode",ParsePointer))
	{
		Mode_change(LineFollower);
	}
}
 8001b10:	e056      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Kd",ParsePointer))
 8001b12:	68f9      	ldr	r1, [r7, #12]
 8001b14:	482e      	ldr	r0, [pc, #184]	; (8001bd0 <Parser_Parse+0xe8>)
 8001b16:	f7fe fb1b 	bl	8000150 <strcmp>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d103      	bne.n	8001b28 <Parser_Parse+0x40>
		kd_change(LineFollower);
 8001b20:	6838      	ldr	r0, [r7, #0]
 8001b22:	f7ff fbfb 	bl	800131c <kd_change>
}
 8001b26:	e04b      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Base_speed",ParsePointer))
 8001b28:	68f9      	ldr	r1, [r7, #12]
 8001b2a:	482a      	ldr	r0, [pc, #168]	; (8001bd4 <Parser_Parse+0xec>)
 8001b2c:	f7fe fb10 	bl	8000150 <strcmp>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d103      	bne.n	8001b3e <Parser_Parse+0x56>
		Base_speed_change(LineFollower);
 8001b36:	6838      	ldr	r0, [r7, #0]
 8001b38:	f7ff fc16 	bl	8001368 <Base_speed_change>
}
 8001b3c:	e040      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Max_speed",ParsePointer))
 8001b3e:	68f9      	ldr	r1, [r7, #12]
 8001b40:	4825      	ldr	r0, [pc, #148]	; (8001bd8 <Parser_Parse+0xf0>)
 8001b42:	f7fe fb05 	bl	8000150 <strcmp>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d103      	bne.n	8001b54 <Parser_Parse+0x6c>
		Max_speed_change(LineFollower);
 8001b4c:	6838      	ldr	r0, [r7, #0]
 8001b4e:	f7ff fc3d 	bl	80013cc <Max_speed_change>
}
 8001b52:	e035      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_right",ParsePointer))
 8001b54:	68f9      	ldr	r1, [r7, #12]
 8001b56:	4821      	ldr	r0, [pc, #132]	; (8001bdc <Parser_Parse+0xf4>)
 8001b58:	f7fe fafa 	bl	8000150 <strcmp>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d103      	bne.n	8001b6a <Parser_Parse+0x82>
		Sharp_bend_speed_right_change(LineFollower);
 8001b62:	6838      	ldr	r0, [r7, #0]
 8001b64:	f7ff fc64 	bl	8001430 <Sharp_bend_speed_right_change>
}
 8001b68:	e02a      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_left",ParsePointer))
 8001b6a:	68f9      	ldr	r1, [r7, #12]
 8001b6c:	481c      	ldr	r0, [pc, #112]	; (8001be0 <Parser_Parse+0xf8>)
 8001b6e:	f7fe faef 	bl	8000150 <strcmp>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d103      	bne.n	8001b80 <Parser_Parse+0x98>
		Sharp_bend_speed_left_change(LineFollower);
 8001b78:	6838      	ldr	r0, [r7, #0]
 8001b7a:	f7ff fc7f 	bl	800147c <Sharp_bend_speed_left_change>
}
 8001b7e:	e01f      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_right",ParsePointer))
 8001b80:	68f9      	ldr	r1, [r7, #12]
 8001b82:	4818      	ldr	r0, [pc, #96]	; (8001be4 <Parser_Parse+0xfc>)
 8001b84:	f7fe fae4 	bl	8000150 <strcmp>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d103      	bne.n	8001b96 <Parser_Parse+0xae>
		Bend_speed_right_change(LineFollower);
 8001b8e:	6838      	ldr	r0, [r7, #0]
 8001b90:	f7ff fc9a 	bl	80014c8 <Bend_speed_right_change>
}
 8001b94:	e014      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_left",ParsePointer))
 8001b96:	68f9      	ldr	r1, [r7, #12]
 8001b98:	4813      	ldr	r0, [pc, #76]	; (8001be8 <Parser_Parse+0x100>)
 8001b9a:	f7fe fad9 	bl	8000150 <strcmp>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d103      	bne.n	8001bac <Parser_Parse+0xc4>
		Bend_speed_left_change(LineFollower);
 8001ba4:	6838      	ldr	r0, [r7, #0]
 8001ba6:	f7ff fcb5 	bl	8001514 <Bend_speed_left_change>
}
 8001baa:	e009      	b.n	8001bc0 <Parser_Parse+0xd8>
	else if(!strcmp("Mode",ParsePointer))
 8001bac:	68f9      	ldr	r1, [r7, #12]
 8001bae:	480f      	ldr	r0, [pc, #60]	; (8001bec <Parser_Parse+0x104>)
 8001bb0:	f7fe face 	bl	8000150 <strcmp>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d102      	bne.n	8001bc0 <Parser_Parse+0xd8>
		Mode_change(LineFollower);
 8001bba:	6838      	ldr	r0, [r7, #0]
 8001bbc:	f7ff ff74 	bl	8001aa8 <Mode_change>
}
 8001bc0:	bf00      	nop
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	0800aa74 	.word	0x0800aa74
 8001bcc:	0800aa78 	.word	0x0800aa78
 8001bd0:	0800aa7c 	.word	0x0800aa7c
 8001bd4:	0800aa80 	.word	0x0800aa80
 8001bd8:	0800aa8c 	.word	0x0800aa8c
 8001bdc:	0800aa98 	.word	0x0800aa98
 8001be0:	0800aab0 	.word	0x0800aab0
 8001be4:	0800aac8 	.word	0x0800aac8
 8001be8:	0800aadc 	.word	0x0800aadc
 8001bec:	0800aaec 	.word	0x0800aaec

08001bf0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c00:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c02:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <MX_ADC1_Init+0x78>)
 8001c04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c06:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c0c:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c12:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c1a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c1e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c20:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c2c:	480d      	ldr	r0, [pc, #52]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c2e:	f001 fb97 	bl	8003360 <HAL_ADC_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001c38:	f000 fe9e 	bl	8002978 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001c3c:	2309      	movs	r3, #9
 8001c3e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c40:	2301      	movs	r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4805      	ldr	r0, [pc, #20]	; (8001c64 <MX_ADC1_Init+0x74>)
 8001c4e:	f001 fe1f 	bl	8003890 <HAL_ADC_ConfigChannel>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001c58:	f000 fe8e 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000208 	.word	0x20000208
 8001c68:	40012400 	.word	0x40012400

08001c6c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 0310 	add.w	r3, r7, #16
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a14      	ldr	r2, [pc, #80]	; (8001cd8 <HAL_ADC_MspInit+0x6c>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d121      	bne.n	8001cd0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c8c:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a12      	ldr	r2, [pc, #72]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a0c      	ldr	r2, [pc, #48]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <HAL_ADC_MspInit+0x70>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <HAL_ADC_MspInit+0x74>)
 8001ccc:	f002 f934 	bl	8003f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40012400 	.word	0x40012400
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010c00 	.word	0x40010c00

08001ce4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cea:	f107 0310 	add.w	r3, r7, #16
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf8:	4b46      	ldr	r3, [pc, #280]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a45      	ldr	r2, [pc, #276]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001cfe:	f043 0310 	orr.w	r3, r3, #16
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b43      	ldr	r3, [pc, #268]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0310 	and.w	r3, r3, #16
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d10:	4b40      	ldr	r3, [pc, #256]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a3f      	ldr	r2, [pc, #252]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d16:	f043 0320 	orr.w	r3, r3, #32
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b3d      	ldr	r3, [pc, #244]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0320 	and.w	r3, r3, #32
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	4b3a      	ldr	r3, [pc, #232]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	4a39      	ldr	r2, [pc, #228]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d2e:	f043 0304 	orr.w	r3, r3, #4
 8001d32:	6193      	str	r3, [r2, #24]
 8001d34:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	607b      	str	r3, [r7, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b34      	ldr	r3, [pc, #208]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	4a33      	ldr	r2, [pc, #204]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d46:	f043 0308 	orr.w	r3, r3, #8
 8001d4a:	6193      	str	r3, [r2, #24]
 8001d4c:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <MX_GPIO_Init+0x130>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	603b      	str	r3, [r7, #0]
 8001d56:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_GPIO_Port, LD_Pin, GPIO_PIN_SET);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5e:	482e      	ldr	r0, [pc, #184]	; (8001e18 <MX_GPIO_Init+0x134>)
 8001d60:	f002 fa85 	bl	800426e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSOR8_Pin|SENSOR7_Pin|SENSOR6_Pin|SENSOR5_Pin
 8001d64:	2200      	movs	r2, #0
 8001d66:	21ff      	movs	r1, #255	; 0xff
 8001d68:	482c      	ldr	r0, [pc, #176]	; (8001e1c <MX_GPIO_Init+0x138>)
 8001d6a:	f002 fa80 	bl	800426e <HAL_GPIO_WritePin>
                          |SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin|SENSOR1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDON_Pin|BIN1L_Pin|BIN1R_Pin|AIN2L_Pin
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f24c 0171 	movw	r1, #49265	; 0xc071
 8001d74:	482a      	ldr	r0, [pc, #168]	; (8001e20 <MX_GPIO_Init+0x13c>)
 8001d76:	f002 fa7a 	bl	800426e <HAL_GPIO_WritePin>
                          |AIN1R_Pin|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_Pin;
 8001d7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d80:	2301      	movs	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD_GPIO_Port, &GPIO_InitStruct);
 8001d8c:	f107 0310 	add.w	r3, r7, #16
 8001d90:	4619      	mov	r1, r3
 8001d92:	4821      	ldr	r0, [pc, #132]	; (8001e18 <MX_GPIO_Init+0x134>)
 8001d94:	f002 f8d0 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SENSOR8_Pin|SENSOR7_Pin|SENSOR6_Pin|SENSOR5_Pin
 8001d98:	23bf      	movs	r3, #191	; 0xbf
 8001d9a:	613b      	str	r3, [r7, #16]
                          |SENSOR4_Pin|SENSOR3_Pin|SENSOR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da8:	f107 0310 	add.w	r3, r7, #16
 8001dac:	4619      	mov	r1, r3
 8001dae:	481b      	ldr	r0, [pc, #108]	; (8001e1c <MX_GPIO_Init+0x138>)
 8001db0:	f002 f8c2 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSOR2_Pin;
 8001db4:	2340      	movs	r3, #64	; 0x40
 8001db6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR2_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 0310 	add.w	r3, r7, #16
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4814      	ldr	r0, [pc, #80]	; (8001e1c <MX_GPIO_Init+0x138>)
 8001dcc:	f002 f8b4 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LEDON_Pin|BIN1L_Pin|BIN1R_Pin|AIN2L_Pin
 8001dd0:	f24c 0331 	movw	r3, #49201	; 0xc031
 8001dd4:	613b      	str	r3, [r7, #16]
                          |AIN1R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dde:	2303      	movs	r3, #3
 8001de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de2:	f107 0310 	add.w	r3, r7, #16
 8001de6:	4619      	mov	r1, r3
 8001de8:	480d      	ldr	r0, [pc, #52]	; (8001e20 <MX_GPIO_Init+0x13c>)
 8001dea:	f002 f8a5 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dee:	2340      	movs	r3, #64	; 0x40
 8001df0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df2:	2301      	movs	r3, #1
 8001df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfe:	f107 0310 	add.w	r3, r7, #16
 8001e02:	4619      	mov	r1, r3
 8001e04:	4806      	ldr	r0, [pc, #24]	; (8001e20 <MX_GPIO_Init+0x13c>)
 8001e06:	f002 f897 	bl	8003f38 <HAL_GPIO_Init>

}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40011000 	.word	0x40011000
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	40010c00 	.word	0x40010c00

08001e24 <Battery_ADC_measurement>:
		break;
	}
	return ret;
}
void Battery_ADC_measurement(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	/*Start ADC*/
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2102      	movs	r1, #2
 8001e2c:	4827      	ldr	r0, [pc, #156]	; (8001ecc <Battery_ADC_measurement+0xa8>)
 8001e2e:	f002 fa1e 	bl	800426e <HAL_GPIO_WritePin>
	/*Get ADC value*/
	HAL_ADC_Start(&hadc1);
 8001e32:	4827      	ldr	r0, [pc, #156]	; (8001ed0 <Battery_ADC_measurement+0xac>)
 8001e34:	f001 fb6c 	bl	8003510 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	4824      	ldr	r0, [pc, #144]	; (8001ed0 <Battery_ADC_measurement+0xac>)
 8001e3e:	f001 fc15 	bl	800366c <HAL_ADC_PollForConversion>
	raw_battery = HAL_ADC_GetValue(&hadc1);
 8001e42:	4823      	ldr	r0, [pc, #140]	; (8001ed0 <Battery_ADC_measurement+0xac>)
 8001e44:	f001 fd18 	bl	8003878 <HAL_ADC_GetValue>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <Battery_ADC_measurement+0xb0>)
 8001e4e:	801a      	strh	r2, [r3, #0]
	/*Stop ADC*/
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2102      	movs	r1, #2
 8001e54:	481d      	ldr	r0, [pc, #116]	; (8001ecc <Battery_ADC_measurement+0xa8>)
 8001e56:	f002 fa0a 	bl	800426e <HAL_GPIO_WritePin>
	//SN_UART_Send(&huart3,"Battery_raw = %hu \r\n ",raw_battery);

	/*Percentages from raw 12bit measurement*/
	if(raw_battery != 0)
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <Battery_ADC_measurement+0xb0>)
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d01a      	beq.n	8001e98 <Battery_ADC_measurement+0x74>
	{
		if(raw_battery > max_battery)
 8001e62:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <Battery_ADC_measurement+0xb0>)
 8001e64:	881a      	ldrh	r2, [r3, #0]
 8001e66:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <Battery_ADC_measurement+0xb4>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d903      	bls.n	8001e76 <Battery_ADC_measurement+0x52>
		{
			raw_battery = max_battery;
 8001e6e:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <Battery_ADC_measurement+0xb4>)
 8001e70:	881a      	ldrh	r2, [r3, #0]
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <Battery_ADC_measurement+0xb0>)
 8001e74:	801a      	strh	r2, [r3, #0]
		}
		battery_procentage_raw = (raw_battery * 100) / max_battery;
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <Battery_ADC_measurement+0xb0>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	2364      	movs	r3, #100	; 0x64
 8001e7e:	fb02 f303 	mul.w	r3, r2, r3
 8001e82:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <Battery_ADC_measurement+0xb4>)
 8001e84:	8812      	ldrh	r2, [r2, #0]
 8001e86:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe ff30 	bl	8000cf0 <__aeabi_i2f>
 8001e90:	4603      	mov	r3, r0
 8001e92:	4a12      	ldr	r2, [pc, #72]	; (8001edc <Battery_ADC_measurement+0xb8>)
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e003      	b.n	8001ea0 <Battery_ADC_measurement+0x7c>
	}
	else
	{
		battery_procentage_raw = 0;
 8001e98:	4b10      	ldr	r3, [pc, #64]	; (8001edc <Battery_ADC_measurement+0xb8>)
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
	}
	/*Motor speed*/
	Speed_level = ((100 - battery_procentage_raw) + 100) / 100;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <Battery_ADC_measurement+0xb8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480e      	ldr	r0, [pc, #56]	; (8001ee0 <Battery_ADC_measurement+0xbc>)
 8001ea8:	f7fe fe6c 	bl	8000b84 <__aeabi_fsub>
 8001eac:	4603      	mov	r3, r0
 8001eae:	490c      	ldr	r1, [pc, #48]	; (8001ee0 <Battery_ADC_measurement+0xbc>)
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fe69 	bl	8000b88 <__addsf3>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	4909      	ldr	r1, [pc, #36]	; (8001ee0 <Battery_ADC_measurement+0xbc>)
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f820 	bl	8000f00 <__aeabi_fdiv>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <Battery_ADC_measurement+0xc0>)
 8001ec6:	601a      	str	r2, [r3, #0]
}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40010c00 	.word	0x40010c00
 8001ed0:	20000208 	.word	0x20000208
 8001ed4:	20000322 	.word	0x20000322
 8001ed8:	20000008 	.word	0x20000008
 8001edc:	20000324 	.word	0x20000324
 8001ee0:	42c80000 	.word	0x42c80000
 8001ee4:	20000000 	.word	0x20000000

08001ee8 <delay_us>:
void delay_us (uint16_t us)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8001ef2:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <delay_us+0x2c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8001efa:	bf00      	nop
 8001efc:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <delay_us+0x2c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3f9      	bcc.n	8001efc <delay_us+0x14>
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	20000374 	.word	0x20000374

08001f18 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f24:	f107 0308 	add.w	r3, r7, #8
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001f32:	887b      	ldrh	r3, [r7, #2]
 8001f34:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f36:	2301      	movs	r3, #1
 8001f38:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	4619      	mov	r1, r3
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f001 fff7 	bl	8003f38 <HAL_GPIO_Init>
}
 8001f4a:	bf00      	nop
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5e:	f107 0308 	add.w	r3, r7, #8
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001f6c:	887b      	ldrh	r3, [r7, #2]
 8001f6e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f74:	2301      	movs	r3, #1
 8001f76:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001f78:	f107 0308 	add.w	r3, r7, #8
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f001 ffda 	bl	8003f38 <HAL_GPIO_Init>
}
 8001f84:	bf00      	nop
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <motor_control>:


void motor_control (double pos_right, double pos_left)
{
 8001f8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f90:	b084      	sub	sp, #16
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001f98:	e9c7 2300 	strd	r2, r3, [r7]
	if (pos_left < 0 )
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fa8:	f7fe fd12 	bl	80009d0 <__aeabi_dcmplt>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d02f      	beq.n	8002012 <motor_control+0x86>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_2, (int)((ARR*pos_left*-1)*Speed_level));
 8001fb2:	4b64      	ldr	r3, [pc, #400]	; (8002144 <motor_control+0x1b8>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe fa2e 	bl	8000418 <__aeabi_i2d>
 8001fbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fc0:	f7fe fa94 	bl	80004ec <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4690      	mov	r8, r2
 8001fca:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001fce:	4b5e      	ldr	r3, [pc, #376]	; (8002148 <motor_control+0x1bc>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe fa32 	bl	800043c <__aeabi_f2d>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4640      	mov	r0, r8
 8001fde:	4649      	mov	r1, r9
 8001fe0:	f7fe fa84 	bl	80004ec <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4610      	mov	r0, r2
 8001fea:	4619      	mov	r1, r3
 8001fec:	f7fe fd2e 	bl	8000a4c <__aeabi_d2iz>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	4b56      	ldr	r3, [pc, #344]	; (800214c <motor_control+0x1c0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ffe:	4854      	ldr	r0, [pc, #336]	; (8002150 <motor_control+0x1c4>)
 8002000:	f002 f935 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002004:	2200      	movs	r2, #0
 8002006:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800200a:	4851      	ldr	r0, [pc, #324]	; (8002150 <motor_control+0x1c4>)
 800200c:	f002 f92f 	bl	800426e <HAL_GPIO_WritePin>
 8002010:	e02d      	b.n	800206e <motor_control+0xe2>
	}
	else
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_2, (int)((ARR*pos_left)*Speed_level));
 8002012:	4b4c      	ldr	r3, [pc, #304]	; (8002144 <motor_control+0x1b8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe f9fe 	bl	8000418 <__aeabi_i2d>
 800201c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002020:	f7fe fa64 	bl	80004ec <__aeabi_dmul>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4690      	mov	r8, r2
 800202a:	4699      	mov	r9, r3
 800202c:	4b46      	ldr	r3, [pc, #280]	; (8002148 <motor_control+0x1bc>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe fa03 	bl	800043c <__aeabi_f2d>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4640      	mov	r0, r8
 800203c:	4649      	mov	r1, r9
 800203e:	f7fe fa55 	bl	80004ec <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	f7fe fcff 	bl	8000a4c <__aeabi_d2iz>
 800204e:	4602      	mov	r2, r0
 8002050:	4b3e      	ldr	r3, [pc, #248]	; (800214c <motor_control+0x1c0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002056:	2200      	movs	r2, #0
 8002058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800205c:	483c      	ldr	r0, [pc, #240]	; (8002150 <motor_control+0x1c4>)
 800205e:	f002 f906 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002068:	4839      	ldr	r0, [pc, #228]	; (8002150 <motor_control+0x1c4>)
 800206a:	f002 f900 	bl	800426e <HAL_GPIO_WritePin>
	}
	if (pos_right < 0 )
 800206e:	f04f 0200 	mov.w	r2, #0
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800207a:	f7fe fca9 	bl	80009d0 <__aeabi_dcmplt>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d02d      	beq.n	80020e0 <motor_control+0x154>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right*-1)*Speed_level));
 8002084:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <motor_control+0x1b8>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe f9c5 	bl	8000418 <__aeabi_i2d>
 800208e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002092:	f7fe fa2b 	bl	80004ec <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4614      	mov	r4, r2
 800209c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80020a0:	4b29      	ldr	r3, [pc, #164]	; (8002148 <motor_control+0x1bc>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7fe f9c9 	bl	800043c <__aeabi_f2d>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4620      	mov	r0, r4
 80020b0:	4629      	mov	r1, r5
 80020b2:	f7fe fa1b 	bl	80004ec <__aeabi_dmul>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4610      	mov	r0, r2
 80020bc:	4619      	mov	r1, r3
 80020be:	f7fe fcc5 	bl	8000a4c <__aeabi_d2iz>
 80020c2:	4602      	mov	r2, r0
 80020c4:	4b21      	ldr	r3, [pc, #132]	; (800214c <motor_control+0x1c0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	2120      	movs	r1, #32
 80020ce:	4820      	ldr	r0, [pc, #128]	; (8002150 <motor_control+0x1c4>)
 80020d0:	f002 f8cd 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2110      	movs	r1, #16
 80020d8:	481d      	ldr	r0, [pc, #116]	; (8002150 <motor_control+0x1c4>)
 80020da:	f002 f8c8 	bl	800426e <HAL_GPIO_WritePin>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right)*Speed_level));
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
	}
}
 80020de:	e02b      	b.n	8002138 <motor_control+0x1ac>
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right)*Speed_level));
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <motor_control+0x1b8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe f997 	bl	8000418 <__aeabi_i2d>
 80020ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020ee:	f7fe f9fd 	bl	80004ec <__aeabi_dmul>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	4614      	mov	r4, r2
 80020f8:	461d      	mov	r5, r3
 80020fa:	4b13      	ldr	r3, [pc, #76]	; (8002148 <motor_control+0x1bc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe f99c 	bl	800043c <__aeabi_f2d>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4620      	mov	r0, r4
 800210a:	4629      	mov	r1, r5
 800210c:	f7fe f9ee 	bl	80004ec <__aeabi_dmul>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4610      	mov	r0, r2
 8002116:	4619      	mov	r1, r3
 8002118:	f7fe fc98 	bl	8000a4c <__aeabi_d2iz>
 800211c:	4602      	mov	r2, r0
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <motor_control+0x1c0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002124:	2200      	movs	r2, #0
 8002126:	2120      	movs	r1, #32
 8002128:	4809      	ldr	r0, [pc, #36]	; (8002150 <motor_control+0x1c4>)
 800212a:	f002 f8a0 	bl	800426e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800212e:	2201      	movs	r2, #1
 8002130:	2110      	movs	r1, #16
 8002132:	4807      	ldr	r0, [pc, #28]	; (8002150 <motor_control+0x1c4>)
 8002134:	f002 f89b 	bl	800426e <HAL_GPIO_WritePin>
}
 8002138:	bf00      	nop
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002142:	bf00      	nop
 8002144:	20000004 	.word	0x20000004
 8002148:	20000000 	.word	0x20000000
 800214c:	20000404 	.word	0x20000404
 8002150:	40010c00 	.word	0x40010c00

08002154 <sharp_turn>:


void sharp_turn () {
 8002154:	b5b0      	push	{r4, r5, r7, lr}
 8002156:	af00      	add	r7, sp, #0

	if (Last_idle < 25)
 8002158:	4b2c      	ldr	r3, [pc, #176]	; (800220c <sharp_turn+0xb8>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b18      	cmp	r3, #24
 800215e:	dc29      	bgt.n	80021b4 <sharp_turn+0x60>
	{
		if (Last_end == 1)
 8002160:	4b2b      	ldr	r3, [pc, #172]	; (8002210 <sharp_turn+0xbc>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d112      	bne.n	800218e <sharp_turn+0x3a>
			motor_control(GRUZIK.Sharp_bend_speed_right, GRUZIK.Sharp_bend_speed_left);
 8002168:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <sharp_turn+0xc0>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f953 	bl	8000418 <__aeabi_i2d>
 8002172:	4604      	mov	r4, r0
 8002174:	460d      	mov	r5, r1
 8002176:	4b27      	ldr	r3, [pc, #156]	; (8002214 <sharp_turn+0xc0>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f94c 	bl	8000418 <__aeabi_i2d>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4620      	mov	r0, r4
 8002186:	4629      	mov	r1, r5
 8002188:	f7ff ff00 	bl	8001f8c <motor_control>
		if (Last_end == 1)
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
		else
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
	}
}
 800218c:	e03b      	b.n	8002206 <sharp_turn+0xb2>
			motor_control(GRUZIK.Sharp_bend_speed_left, GRUZIK.Sharp_bend_speed_right);
 800218e:	4b21      	ldr	r3, [pc, #132]	; (8002214 <sharp_turn+0xc0>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe f940 	bl	8000418 <__aeabi_i2d>
 8002198:	4604      	mov	r4, r0
 800219a:	460d      	mov	r5, r1
 800219c:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <sharp_turn+0xc0>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f939 	bl	8000418 <__aeabi_i2d>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4620      	mov	r0, r4
 80021ac:	4629      	mov	r1, r5
 80021ae:	f7ff feed 	bl	8001f8c <motor_control>
}
 80021b2:	e028      	b.n	8002206 <sharp_turn+0xb2>
		if (Last_end == 1)
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <sharp_turn+0xbc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d112      	bne.n	80021e2 <sharp_turn+0x8e>
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
 80021bc:	4b15      	ldr	r3, [pc, #84]	; (8002214 <sharp_turn+0xc0>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f929 	bl	8000418 <__aeabi_i2d>
 80021c6:	4604      	mov	r4, r0
 80021c8:	460d      	mov	r5, r1
 80021ca:	4b12      	ldr	r3, [pc, #72]	; (8002214 <sharp_turn+0xc0>)
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f922 	bl	8000418 <__aeabi_i2d>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4620      	mov	r0, r4
 80021da:	4629      	mov	r1, r5
 80021dc:	f7ff fed6 	bl	8001f8c <motor_control>
}
 80021e0:	e011      	b.n	8002206 <sharp_turn+0xb2>
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
 80021e2:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <sharp_turn+0xc0>)
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe f916 	bl	8000418 <__aeabi_i2d>
 80021ec:	4604      	mov	r4, r0
 80021ee:	460d      	mov	r5, r1
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <sharp_turn+0xc0>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe f90f 	bl	8000418 <__aeabi_i2d>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4620      	mov	r0, r4
 8002200:	4629      	mov	r1, r5
 8002202:	f7ff fec3 	bl	8001f8c <motor_control>
}
 8002206:	bf00      	nop
 8002208:	bdb0      	pop	{r4, r5, r7, pc}
 800220a:	bf00      	nop
 800220c:	20000318 	.word	0x20000318
 8002210:	20000314 	.word	0x20000314
 8002214:	20000238 	.word	0x20000238

08002218 <QTR8_read>:
int QTR8_read ()
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 1);
 800221e:	2201      	movs	r2, #1
 8002220:	2101      	movs	r1, #1
 8002222:	48a2      	ldr	r0, [pc, #648]	; (80024ac <QTR8_read+0x294>)
 8002224:	f002 f823 	bl	800426e <HAL_GPIO_WritePin>

	Set_Pin_Output(SENSOR1_GPIO_Port, SENSOR1_Pin);
 8002228:	2180      	movs	r1, #128	; 0x80
 800222a:	48a1      	ldr	r0, [pc, #644]	; (80024b0 <QTR8_read+0x298>)
 800222c:	f7ff fe74 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8002230:	2140      	movs	r1, #64	; 0x40
 8002232:	489f      	ldr	r0, [pc, #636]	; (80024b0 <QTR8_read+0x298>)
 8002234:	f7ff fe70 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR3_GPIO_Port, SENSOR3_Pin);
 8002238:	2120      	movs	r1, #32
 800223a:	489d      	ldr	r0, [pc, #628]	; (80024b0 <QTR8_read+0x298>)
 800223c:	f7ff fe6c 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8002240:	2110      	movs	r1, #16
 8002242:	489b      	ldr	r0, [pc, #620]	; (80024b0 <QTR8_read+0x298>)
 8002244:	f7ff fe68 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR5_GPIO_Port, SENSOR5_Pin);
 8002248:	2108      	movs	r1, #8
 800224a:	4899      	ldr	r0, [pc, #612]	; (80024b0 <QTR8_read+0x298>)
 800224c:	f7ff fe64 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8002250:	2104      	movs	r1, #4
 8002252:	4897      	ldr	r0, [pc, #604]	; (80024b0 <QTR8_read+0x298>)
 8002254:	f7ff fe60 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8002258:	2102      	movs	r1, #2
 800225a:	4895      	ldr	r0, [pc, #596]	; (80024b0 <QTR8_read+0x298>)
 800225c:	f7ff fe5c 	bl	8001f18 <Set_Pin_Output>
	Set_Pin_Output(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8002260:	2101      	movs	r1, #1
 8002262:	4893      	ldr	r0, [pc, #588]	; (80024b0 <QTR8_read+0x298>)
 8002264:	f7ff fe58 	bl	8001f18 <Set_Pin_Output>

	HAL_GPIO_WritePin (SENSOR1_GPIO_Port, SENSOR1_Pin, 1);
 8002268:	2201      	movs	r2, #1
 800226a:	2180      	movs	r1, #128	; 0x80
 800226c:	4890      	ldr	r0, [pc, #576]	; (80024b0 <QTR8_read+0x298>)
 800226e:	f001 fffe 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR2_GPIO_Port, SENSOR2_Pin, 1);
 8002272:	2201      	movs	r2, #1
 8002274:	2140      	movs	r1, #64	; 0x40
 8002276:	488e      	ldr	r0, [pc, #568]	; (80024b0 <QTR8_read+0x298>)
 8002278:	f001 fff9 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR3_GPIO_Port, SENSOR3_Pin, 1);
 800227c:	2201      	movs	r2, #1
 800227e:	2120      	movs	r1, #32
 8002280:	488b      	ldr	r0, [pc, #556]	; (80024b0 <QTR8_read+0x298>)
 8002282:	f001 fff4 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR4_GPIO_Port, SENSOR4_Pin, 1);
 8002286:	2201      	movs	r2, #1
 8002288:	2110      	movs	r1, #16
 800228a:	4889      	ldr	r0, [pc, #548]	; (80024b0 <QTR8_read+0x298>)
 800228c:	f001 ffef 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR5_GPIO_Port, SENSOR5_Pin, 1);
 8002290:	2201      	movs	r2, #1
 8002292:	2108      	movs	r1, #8
 8002294:	4886      	ldr	r0, [pc, #536]	; (80024b0 <QTR8_read+0x298>)
 8002296:	f001 ffea 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR6_GPIO_Port, SENSOR6_Pin, 1);
 800229a:	2201      	movs	r2, #1
 800229c:	2104      	movs	r1, #4
 800229e:	4884      	ldr	r0, [pc, #528]	; (80024b0 <QTR8_read+0x298>)
 80022a0:	f001 ffe5 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR7_GPIO_Port, SENSOR7_Pin, 1);
 80022a4:	2201      	movs	r2, #1
 80022a6:	2102      	movs	r1, #2
 80022a8:	4881      	ldr	r0, [pc, #516]	; (80024b0 <QTR8_read+0x298>)
 80022aa:	f001 ffe0 	bl	800426e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR8_GPIO_Port, SENSOR8_Pin, 1);
 80022ae:	2201      	movs	r2, #1
 80022b0:	2101      	movs	r1, #1
 80022b2:	487f      	ldr	r0, [pc, #508]	; (80024b0 <QTR8_read+0x298>)
 80022b4:	f001 ffdb 	bl	800426e <HAL_GPIO_WritePin>

	delay_us(10);
 80022b8:	200a      	movs	r0, #10
 80022ba:	f7ff fe15 	bl	8001ee8 <delay_us>

	Set_Pin_Input(SENSOR1_GPIO_Port, SENSOR1_Pin);
 80022be:	2180      	movs	r1, #128	; 0x80
 80022c0:	487b      	ldr	r0, [pc, #492]	; (80024b0 <QTR8_read+0x298>)
 80022c2:	f7ff fe46 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR2_GPIO_Port, SENSOR2_Pin);
 80022c6:	2140      	movs	r1, #64	; 0x40
 80022c8:	4879      	ldr	r0, [pc, #484]	; (80024b0 <QTR8_read+0x298>)
 80022ca:	f7ff fe42 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR3_GPIO_Port, SENSOR3_Pin);
 80022ce:	2120      	movs	r1, #32
 80022d0:	4877      	ldr	r0, [pc, #476]	; (80024b0 <QTR8_read+0x298>)
 80022d2:	f7ff fe3e 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR4_GPIO_Port, SENSOR4_Pin);
 80022d6:	2110      	movs	r1, #16
 80022d8:	4875      	ldr	r0, [pc, #468]	; (80024b0 <QTR8_read+0x298>)
 80022da:	f7ff fe3a 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR5_GPIO_Port, SENSOR5_Pin);
 80022de:	2108      	movs	r1, #8
 80022e0:	4873      	ldr	r0, [pc, #460]	; (80024b0 <QTR8_read+0x298>)
 80022e2:	f7ff fe36 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR6_GPIO_Port, SENSOR6_Pin);
 80022e6:	2104      	movs	r1, #4
 80022e8:	4871      	ldr	r0, [pc, #452]	; (80024b0 <QTR8_read+0x298>)
 80022ea:	f7ff fe32 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR7_GPIO_Port, SENSOR7_Pin);
 80022ee:	2102      	movs	r1, #2
 80022f0:	486f      	ldr	r0, [pc, #444]	; (80024b0 <QTR8_read+0x298>)
 80022f2:	f7ff fe2e 	bl	8001f52 <Set_Pin_Input>
	Set_Pin_Input(SENSOR8_GPIO_Port, SENSOR8_Pin);
 80022f6:	2101      	movs	r1, #1
 80022f8:	486d      	ldr	r0, [pc, #436]	; (80024b0 <QTR8_read+0x298>)
 80022fa:	f7ff fe2a 	bl	8001f52 <Set_Pin_Input>

	// Threshold
	 delay_us(4500);
 80022fe:	f241 1094 	movw	r0, #4500	; 0x1194
 8002302:	f7ff fdf1 	bl	8001ee8 <delay_us>
//	 sensory[7] = HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin);
//	 uint8_t Message[64];
//	 sprintf((char*)Message,"S1: %d S2: %d S3: %d S4: %d S5: %d S6: %d S7: %d S8: %d\n\r", sensory[0],sensory[1],sensory[2],sensory[3],sensory[4],sensory[5],sensory[6],sensory[7]);
//	 HAL_UART_Transmit(&huart3, Message, strlen((char*)Message), 100);

	Sensors_read = 0x00000000;
 8002306:	4b6b      	ldr	r3, [pc, #428]	; (80024b4 <QTR8_read+0x29c>)
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
	int pos = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	607b      	str	r3, [r7, #4]
  int active = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	603b      	str	r3, [r7, #0]

	if (HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) {
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	4866      	ldr	r0, [pc, #408]	; (80024b0 <QTR8_read+0x298>)
 8002318:	f001 ff92 	bl	8004240 <HAL_GPIO_ReadPin>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00f      	beq.n	8002342 <QTR8_read+0x12a>
		Sensors_read |= 0x00000001;
 8002322:	4b64      	ldr	r3, [pc, #400]	; (80024b4 <QTR8_read+0x29c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	4a62      	ldr	r2, [pc, #392]	; (80024b4 <QTR8_read+0x29c>)
 800232c:	6013      	str	r3, [r2, #0]
		pos += 1000;//1000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002334:	607b      	str	r3, [r7, #4]
    active++;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	3301      	adds	r3, #1
 800233a:	603b      	str	r3, [r7, #0]
		Last_end = 1;
 800233c:	4b5e      	ldr	r3, [pc, #376]	; (80024b8 <QTR8_read+0x2a0>)
 800233e:	2201      	movs	r2, #1
 8002340:	601a      	str	r2, [r3, #0]
	}
	if (HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) {
 8002342:	2140      	movs	r1, #64	; 0x40
 8002344:	485a      	ldr	r0, [pc, #360]	; (80024b0 <QTR8_read+0x298>)
 8002346:	f001 ff7b 	bl	8004240 <HAL_GPIO_ReadPin>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00c      	beq.n	800236a <QTR8_read+0x152>
		Sensors_read |= 0x00000010;
 8002350:	4b58      	ldr	r3, [pc, #352]	; (80024b4 <QTR8_read+0x29c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f043 0310 	orr.w	r3, r3, #16
 8002358:	4a56      	ldr	r2, [pc, #344]	; (80024b4 <QTR8_read+0x29c>)
 800235a:	6013      	str	r3, [r2, #0]
		pos += 2000;//2000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002362:	607b      	str	r3, [r7, #4]
    active++;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	3301      	adds	r3, #1
 8002368:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin)) {
 800236a:	2120      	movs	r1, #32
 800236c:	4850      	ldr	r0, [pc, #320]	; (80024b0 <QTR8_read+0x298>)
 800236e:	f001 ff67 	bl	8004240 <HAL_GPIO_ReadPin>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00c      	beq.n	8002392 <QTR8_read+0x17a>
		Sensors_read |= 0x00000100;
 8002378:	4b4e      	ldr	r3, [pc, #312]	; (80024b4 <QTR8_read+0x29c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002380:	4a4c      	ldr	r2, [pc, #304]	; (80024b4 <QTR8_read+0x29c>)
 8002382:	6013      	str	r3, [r2, #0]
		pos += 3000;//3000
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 800238a:	607b      	str	r3, [r7, #4]
    active++;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	3301      	adds	r3, #1
 8002390:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin)) {
 8002392:	2110      	movs	r1, #16
 8002394:	4846      	ldr	r0, [pc, #280]	; (80024b0 <QTR8_read+0x298>)
 8002396:	f001 ff53 	bl	8004240 <HAL_GPIO_ReadPin>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00c      	beq.n	80023ba <QTR8_read+0x1a2>
		Sensors_read |= 0x00001000;
 80023a0:	4b44      	ldr	r3, [pc, #272]	; (80024b4 <QTR8_read+0x29c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023a8:	4a42      	ldr	r2, [pc, #264]	; (80024b4 <QTR8_read+0x29c>)
 80023aa:	6013      	str	r3, [r2, #0]
		pos += 4000;//4000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 80023b2:	607b      	str	r3, [r7, #4]
    active++;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3301      	adds	r3, #1
 80023b8:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin)) {
 80023ba:	2108      	movs	r1, #8
 80023bc:	483c      	ldr	r0, [pc, #240]	; (80024b0 <QTR8_read+0x298>)
 80023be:	f001 ff3f 	bl	8004240 <HAL_GPIO_ReadPin>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00d      	beq.n	80023e4 <QTR8_read+0x1cc>
		Sensors_read |= 0x00010000;
 80023c8:	4b3a      	ldr	r3, [pc, #232]	; (80024b4 <QTR8_read+0x29c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d0:	4a38      	ldr	r2, [pc, #224]	; (80024b4 <QTR8_read+0x29c>)
 80023d2:	6013      	str	r3, [r2, #0]
		pos += 5000;//5000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80023da:	3308      	adds	r3, #8
 80023dc:	607b      	str	r3, [r7, #4]
    active++;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	3301      	adds	r3, #1
 80023e2:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin)) {
 80023e4:	2104      	movs	r1, #4
 80023e6:	4832      	ldr	r0, [pc, #200]	; (80024b0 <QTR8_read+0x298>)
 80023e8:	f001 ff2a 	bl	8004240 <HAL_GPIO_ReadPin>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00d      	beq.n	800240e <QTR8_read+0x1f6>
		Sensors_read |= 0x00100000;
 80023f2:	4b30      	ldr	r3, [pc, #192]	; (80024b4 <QTR8_read+0x29c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023fa:	4a2e      	ldr	r2, [pc, #184]	; (80024b4 <QTR8_read+0x29c>)
 80023fc:	6013      	str	r3, [r2, #0]
		pos += 6000;//6000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8002404:	3310      	adds	r3, #16
 8002406:	607b      	str	r3, [r7, #4]
    active++;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	3301      	adds	r3, #1
 800240c:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin)) {
 800240e:	2102      	movs	r1, #2
 8002410:	4827      	ldr	r0, [pc, #156]	; (80024b0 <QTR8_read+0x298>)
 8002412:	f001 ff15 	bl	8004240 <HAL_GPIO_ReadPin>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00d      	beq.n	8002438 <QTR8_read+0x220>
		Sensors_read |= 0x01000000;
 800241c:	4b25      	ldr	r3, [pc, #148]	; (80024b4 <QTR8_read+0x29c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002424:	4a23      	ldr	r2, [pc, #140]	; (80024b4 <QTR8_read+0x29c>)
 8002426:	6013      	str	r3, [r2, #0]
		pos += 7000;//7000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f503 53da 	add.w	r3, r3, #6976	; 0x1b40
 800242e:	3318      	adds	r3, #24
 8002430:	607b      	str	r3, [r7, #4]
    active++;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin)) {
 8002438:	2101      	movs	r1, #1
 800243a:	481d      	ldr	r0, [pc, #116]	; (80024b0 <QTR8_read+0x298>)
 800243c:	f001 ff00 	bl	8004240 <HAL_GPIO_ReadPin>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00f      	beq.n	8002466 <QTR8_read+0x24e>
		Sensors_read |= 0x10000000;
 8002446:	4b1b      	ldr	r3, [pc, #108]	; (80024b4 <QTR8_read+0x29c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800244e:	4a19      	ldr	r2, [pc, #100]	; (80024b4 <QTR8_read+0x29c>)
 8002450:	6013      	str	r3, [r2, #0]
		pos += 8000;//8000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f503 53fa 	add.w	r3, r3, #8000	; 0x1f40
 8002458:	607b      	str	r3, [r7, #4]
    active++;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	3301      	adds	r3, #1
 800245e:	603b      	str	r3, [r7, #0]
		Last_end = 0;
 8002460:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <QTR8_read+0x2a0>)
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
  }

  HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 0);
 8002466:	2200      	movs	r2, #0
 8002468:	2101      	movs	r1, #1
 800246a:	4810      	ldr	r0, [pc, #64]	; (80024ac <QTR8_read+0x294>)
 800246c:	f001 feff 	bl	800426e <HAL_GPIO_WritePin>

  actives = active;
 8002470:	4a12      	ldr	r2, [pc, #72]	; (80024bc <QTR8_read+0x2a4>)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6013      	str	r3, [r2, #0]
	Position = pos/active;
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	fb92 f3f3 	sdiv	r3, r2, r3
 800247e:	4a10      	ldr	r2, [pc, #64]	; (80024c0 <QTR8_read+0x2a8>)
 8002480:	6013      	str	r3, [r2, #0]

	if (actives == 0)
 8002482:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <QTR8_read+0x2a4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d105      	bne.n	8002496 <QTR8_read+0x27e>
		Last_idle++;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <QTR8_read+0x2ac>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	3301      	adds	r3, #1
 8002490:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <QTR8_read+0x2ac>)
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	e002      	b.n	800249c <QTR8_read+0x284>
	else
		Last_idle = 0;
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <QTR8_read+0x2ac>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

	return pos/active;
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40010c00 	.word	0x40010c00
 80024b0:	40010800 	.word	0x40010800
 80024b4:	200002c8 	.word	0x200002c8
 80024b8:	20000314 	.word	0x20000314
 80024bc:	2000031c 	.word	0x2000031c
 80024c0:	200002cc 	.word	0x200002cc
 80024c4:	20000318 	.word	0x20000318

080024c8 <forward_brake>:


void forward_brake(int pos_right, int pos_left)
{
 80024c8:	b5b0      	push	{r4, r5, r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
	if (actives == 0)
 80024d2:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <forward_brake+0x3c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d102      	bne.n	80024e0 <forward_brake+0x18>
		sharp_turn();
 80024da:	f7ff fe3b 	bl	8002154 <sharp_turn>
	else
	  motor_control(pos_right, pos_left);
}
 80024de:	e00d      	b.n	80024fc <forward_brake+0x34>
	  motor_control(pos_right, pos_left);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f7fd ff99 	bl	8000418 <__aeabi_i2d>
 80024e6:	4604      	mov	r4, r0
 80024e8:	460d      	mov	r5, r1
 80024ea:	6838      	ldr	r0, [r7, #0]
 80024ec:	f7fd ff94 	bl	8000418 <__aeabi_i2d>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	4620      	mov	r0, r4
 80024f6:	4629      	mov	r1, r5
 80024f8:	f7ff fd48 	bl	8001f8c <motor_control>
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bdb0      	pop	{r4, r5, r7, pc}
 8002504:	2000031c 	.word	0x2000031c

08002508 <past_errors>:

void past_errors (int error)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  for (int i = 9; i > 0; i--)
 8002510:	2309      	movs	r3, #9
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	e00b      	b.n	800252e <past_errors+0x26>
      Errors[i] = Errors[i-1];
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3b01      	subs	r3, #1
 800251a:	4a0a      	ldr	r2, [pc, #40]	; (8002544 <past_errors+0x3c>)
 800251c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002520:	4908      	ldr	r1, [pc, #32]	; (8002544 <past_errors+0x3c>)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 9; i > 0; i--)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	3b01      	subs	r3, #1
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	dcf0      	bgt.n	8002516 <past_errors+0xe>
  Errors[0] = error;
 8002534:	4a03      	ldr	r2, [pc, #12]	; (8002544 <past_errors+0x3c>)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6013      	str	r3, [r2, #0]
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	200002ec 	.word	0x200002ec

08002548 <errors_sum>:

int errors_sum (int index, int abs)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  int sum = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	e01a      	b.n	8002592 <errors_sum+0x4a>
  {
    if (abs == 1 && Errors[i] < 0)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d10d      	bne.n	800257e <errors_sum+0x36>
 8002562:	4a11      	ldr	r2, [pc, #68]	; (80025a8 <errors_sum+0x60>)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256a:	2b00      	cmp	r3, #0
 800256c:	da07      	bge.n	800257e <errors_sum+0x36>
      sum += -Errors[i];
 800256e:	4a0e      	ldr	r2, [pc, #56]	; (80025a8 <errors_sum+0x60>)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e006      	b.n	800258c <errors_sum+0x44>
    else
      sum += Errors[i];
 800257e:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <errors_sum+0x60>)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	4413      	add	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	3301      	adds	r3, #1
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	429a      	cmp	r2, r3
 8002598:	dbe0      	blt.n	800255c <errors_sum+0x14>
  }
  return sum;
 800259a:	68fb      	ldr	r3, [r7, #12]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	200002ec 	.word	0x200002ec

080025ac <PID_control>:

void PID_control() {
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
  uint16_t position = QTR8_read();
 80025b2:	f7ff fe31 	bl	8002218 <QTR8_read>
 80025b6:	4603      	mov	r3, r0
 80025b8:	81fb      	strh	r3, [r7, #14]
  int error = 4500 - position;
 80025ba:	89fb      	ldrh	r3, [r7, #14]
 80025bc:	f5c3 538c 	rsb	r3, r3, #4480	; 0x1180
 80025c0:	3314      	adds	r3, #20
 80025c2:	60bb      	str	r3, [r7, #8]
  past_errors(error);
 80025c4:	68b8      	ldr	r0, [r7, #8]
 80025c6:	f7ff ff9f 	bl	8002508 <past_errors>

  P = error;
 80025ca:	4a55      	ldr	r2, [pc, #340]	; (8002720 <PID_control+0x174>)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	6013      	str	r3, [r2, #0]
  I = errors_sum(5, 0);
 80025d0:	2100      	movs	r1, #0
 80025d2:	2005      	movs	r0, #5
 80025d4:	f7ff ffb8 	bl	8002548 <errors_sum>
 80025d8:	4603      	mov	r3, r0
 80025da:	4a52      	ldr	r2, [pc, #328]	; (8002724 <PID_control+0x178>)
 80025dc:	6013      	str	r3, [r2, #0]
  D = error - Last_error;
 80025de:	4b52      	ldr	r3, [pc, #328]	; (8002728 <PID_control+0x17c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	4a51      	ldr	r2, [pc, #324]	; (800272c <PID_control+0x180>)
 80025e8:	6013      	str	r3, [r2, #0]
  R = errors_sum(5, 1);
 80025ea:	2101      	movs	r1, #1
 80025ec:	2005      	movs	r0, #5
 80025ee:	f7ff ffab 	bl	8002548 <errors_sum>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4a4e      	ldr	r2, [pc, #312]	; (8002730 <PID_control+0x184>)
 80025f6:	6013      	str	r3, [r2, #0]
  Last_error = error;
 80025f8:	4a4b      	ldr	r2, [pc, #300]	; (8002728 <PID_control+0x17c>)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	6013      	str	r3, [r2, #0]

  int motorspeed = P*GRUZIK.Kp + I*Ki + D*GRUZIK.Kd;
 80025fe:	4b48      	ldr	r3, [pc, #288]	; (8002720 <PID_control+0x174>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7fe fb74 	bl	8000cf0 <__aeabi_i2f>
 8002608:	4602      	mov	r2, r0
 800260a:	4b4a      	ldr	r3, [pc, #296]	; (8002734 <PID_control+0x188>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4619      	mov	r1, r3
 8002610:	4610      	mov	r0, r2
 8002612:	f7fe fbc1 	bl	8000d98 <__aeabi_fmul>
 8002616:	4603      	mov	r3, r0
 8002618:	461c      	mov	r4, r3
 800261a:	4b42      	ldr	r3, [pc, #264]	; (8002724 <PID_control+0x178>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fb66 	bl	8000cf0 <__aeabi_i2f>
 8002624:	4602      	mov	r2, r0
 8002626:	4b44      	ldr	r3, [pc, #272]	; (8002738 <PID_control+0x18c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4619      	mov	r1, r3
 800262c:	4610      	mov	r0, r2
 800262e:	f7fe fbb3 	bl	8000d98 <__aeabi_fmul>
 8002632:	4603      	mov	r3, r0
 8002634:	4619      	mov	r1, r3
 8002636:	4620      	mov	r0, r4
 8002638:	f7fe faa6 	bl	8000b88 <__addsf3>
 800263c:	4603      	mov	r3, r0
 800263e:	461c      	mov	r4, r3
 8002640:	4b3a      	ldr	r3, [pc, #232]	; (800272c <PID_control+0x180>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe fb53 	bl	8000cf0 <__aeabi_i2f>
 800264a:	4602      	mov	r2, r0
 800264c:	4b39      	ldr	r3, [pc, #228]	; (8002734 <PID_control+0x188>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f7fe fba0 	bl	8000d98 <__aeabi_fmul>
 8002658:	4603      	mov	r3, r0
 800265a:	4619      	mov	r1, r3
 800265c:	4620      	mov	r0, r4
 800265e:	f7fe fa93 	bl	8000b88 <__addsf3>
 8002662:	4603      	mov	r3, r0
 8002664:	4618      	mov	r0, r3
 8002666:	f7fe fd5d 	bl	8001124 <__aeabi_f2iz>
 800266a:	4603      	mov	r3, r0
 800266c:	607b      	str	r3, [r7, #4]

  int motorspeedl = GRUZIK.Base_speed_L + motorspeed - R*Kr;
 800266e:	4b31      	ldr	r3, [pc, #196]	; (8002734 <PID_control+0x188>)
 8002670:	68da      	ldr	r2, [r3, #12]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fb3a 	bl	8000cf0 <__aeabi_i2f>
 800267c:	4604      	mov	r4, r0
 800267e:	4b2c      	ldr	r3, [pc, #176]	; (8002730 <PID_control+0x184>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe fb34 	bl	8000cf0 <__aeabi_i2f>
 8002688:	4602      	mov	r2, r0
 800268a:	4b2c      	ldr	r3, [pc, #176]	; (800273c <PID_control+0x190>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4619      	mov	r1, r3
 8002690:	4610      	mov	r0, r2
 8002692:	f7fe fb81 	bl	8000d98 <__aeabi_fmul>
 8002696:	4603      	mov	r3, r0
 8002698:	4619      	mov	r1, r3
 800269a:	4620      	mov	r0, r4
 800269c:	f7fe fa72 	bl	8000b84 <__aeabi_fsub>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fe fd3e 	bl	8001124 <__aeabi_f2iz>
 80026a8:	4603      	mov	r3, r0
 80026aa:	617b      	str	r3, [r7, #20]
  int motorspeedr = GRUZIK.Base_speed_R - motorspeed - R*Kr;
 80026ac:	4b21      	ldr	r3, [pc, #132]	; (8002734 <PID_control+0x188>)
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fe fb1b 	bl	8000cf0 <__aeabi_i2f>
 80026ba:	4604      	mov	r4, r0
 80026bc:	4b1c      	ldr	r3, [pc, #112]	; (8002730 <PID_control+0x184>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fe fb15 	bl	8000cf0 <__aeabi_i2f>
 80026c6:	4602      	mov	r2, r0
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <PID_control+0x190>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4619      	mov	r1, r3
 80026ce:	4610      	mov	r0, r2
 80026d0:	f7fe fb62 	bl	8000d98 <__aeabi_fmul>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4619      	mov	r1, r3
 80026d8:	4620      	mov	r0, r4
 80026da:	f7fe fa53 	bl	8000b84 <__aeabi_fsub>
 80026de:	4603      	mov	r3, r0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fd1f 	bl	8001124 <__aeabi_f2iz>
 80026e6:	4603      	mov	r3, r0
 80026e8:	613b      	str	r3, [r7, #16]

  if (motorspeedl > GRUZIK.Max_speed_L)
 80026ea:	4b12      	ldr	r3, [pc, #72]	; (8002734 <PID_control+0x188>)
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	dd02      	ble.n	80026fa <PID_control+0x14e>
    motorspeedl = GRUZIK.Max_speed_L;
 80026f4:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <PID_control+0x188>)
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	617b      	str	r3, [r7, #20]
  if (motorspeedr > GRUZIK.Max_speed_R)
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <PID_control+0x188>)
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	429a      	cmp	r2, r3
 8002702:	dd02      	ble.n	800270a <PID_control+0x15e>
    motorspeedr = GRUZIK.Max_speed_R;
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <PID_control+0x188>)
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	613b      	str	r3, [r7, #16]

  	Battery_ADC_measurement();
 800270a:	f7ff fb8b 	bl	8001e24 <Battery_ADC_measurement>
	forward_brake(motorspeedr, motorspeedl);
 800270e:	6979      	ldr	r1, [r7, #20]
 8002710:	6938      	ldr	r0, [r7, #16]
 8002712:	f7ff fed9 	bl	80024c8 <forward_brake>
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}
 800271e:	bf00      	nop
 8002720:	200002d8 	.word	0x200002d8
 8002724:	200002dc 	.word	0x200002dc
 8002728:	200002e8 	.word	0x200002e8
 800272c:	200002e0 	.word	0x200002e0
 8002730:	200002e4 	.word	0x200002e4
 8002734:	20000238 	.word	0x20000238
 8002738:	200002d0 	.word	0x200002d0
 800273c:	200002d4 	.word	0x200002d4

08002740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002744:	f000 fdaa 	bl	800329c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002748:	f000 f88a 	bl	8002860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800274c:	f7ff faca 	bl	8001ce4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002750:	f000 fa6a 	bl	8002c28 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002754:	f000 fb06 	bl	8002d64 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002758:	f000 fb52 	bl	8002e00 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800275c:	f000 fc94 	bl	8003088 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002760:	f000 fcbc 	bl	80030dc <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8002764:	f7ff fa44 	bl	8001bf0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002768:	f000 fab0 	bl	8002ccc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /*Initial values for PID*/
  	GRUZIK.Kp = 0.02;
 800276c:	4b2e      	ldr	r3, [pc, #184]	; (8002828 <main+0xe8>)
 800276e:	4a2f      	ldr	r2, [pc, #188]	; (800282c <main+0xec>)
 8002770:	601a      	str	r2, [r3, #0]
	GRUZIK.Kd = 350;
 8002772:	4b2d      	ldr	r3, [pc, #180]	; (8002828 <main+0xe8>)
 8002774:	4a2e      	ldr	r2, [pc, #184]	; (8002830 <main+0xf0>)
 8002776:	605a      	str	r2, [r3, #4]

	GRUZIK.Base_speed_R = 92;
 8002778:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <main+0xe8>)
 800277a:	225c      	movs	r2, #92	; 0x5c
 800277c:	609a      	str	r2, [r3, #8]
	GRUZIK.Base_speed_L = 92;
 800277e:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <main+0xe8>)
 8002780:	225c      	movs	r2, #92	; 0x5c
 8002782:	60da      	str	r2, [r3, #12]
	GRUZIK.Max_speed_R = 140;
 8002784:	4b28      	ldr	r3, [pc, #160]	; (8002828 <main+0xe8>)
 8002786:	228c      	movs	r2, #140	; 0x8c
 8002788:	611a      	str	r2, [r3, #16]
	GRUZIK.Max_speed_L = 140;
 800278a:	4b27      	ldr	r3, [pc, #156]	; (8002828 <main+0xe8>)
 800278c:	228c      	movs	r2, #140	; 0x8c
 800278e:	615a      	str	r2, [r3, #20]

	/*Sharp turn speed*/
	GRUZIK.Sharp_bend_speed_right=-90;
 8002790:	4b25      	ldr	r3, [pc, #148]	; (8002828 <main+0xe8>)
 8002792:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8002796:	619a      	str	r2, [r3, #24]
	GRUZIK.Sharp_bend_speed_left=185;
 8002798:	4b23      	ldr	r3, [pc, #140]	; (8002828 <main+0xe8>)
 800279a:	22b9      	movs	r2, #185	; 0xb9
 800279c:	61da      	str	r2, [r3, #28]
	GRUZIK.Bend_speed_right=-50;
 800279e:	4b22      	ldr	r3, [pc, #136]	; (8002828 <main+0xe8>)
 80027a0:	f06f 0231 	mvn.w	r2, #49	; 0x31
 80027a4:	621a      	str	r2, [r3, #32]
	GRUZIK.Bend_speed_left=100;
 80027a6:	4b20      	ldr	r3, [pc, #128]	; (8002828 <main+0xe8>)
 80027a8:	2264      	movs	r2, #100	; 0x64
 80027aa:	625a      	str	r2, [r3, #36]	; 0x24

  /*Start receiving data from Blue tooth*/
   HAL_UART_Receive_IT(&huart1, &RxData, 1);
 80027ac:	2201      	movs	r2, #1
 80027ae:	4921      	ldr	r1, [pc, #132]	; (8002834 <main+0xf4>)
 80027b0:	4821      	ldr	r0, [pc, #132]	; (8002838 <main+0xf8>)
 80027b2:	f003 fbad 	bl	8005f10 <HAL_UART_Receive_IT>

   /*Start and compare timers*/
   HAL_TIM_Base_Start_IT(&htim1);
 80027b6:	4821      	ldr	r0, [pc, #132]	; (800283c <main+0xfc>)
 80027b8:	f002 fb88 	bl	8004ecc <HAL_TIM_Base_Start_IT>
   HAL_TIM_Base_Start(&htim2);
 80027bc:	4820      	ldr	r0, [pc, #128]	; (8002840 <main+0x100>)
 80027be:	f002 fb3b 	bl	8004e38 <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Start(&htim3);
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80027c2:	2100      	movs	r1, #0
 80027c4:	481f      	ldr	r0, [pc, #124]	; (8002844 <main+0x104>)
 80027c6:	f002 fc83 	bl	80050d0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80027ca:	2104      	movs	r1, #4
 80027cc:	481d      	ldr	r0, [pc, #116]	; (8002844 <main+0x104>)
 80027ce:	f002 fc7f 	bl	80050d0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80027d2:	2108      	movs	r1, #8
 80027d4:	481b      	ldr	r0, [pc, #108]	; (8002844 <main+0x104>)
 80027d6:	f002 fc7b 	bl	80050d0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80027da:	210c      	movs	r1, #12
 80027dc:	4819      	ldr	r0, [pc, #100]	; (8002844 <main+0x104>)
 80027de:	f002 fc77 	bl	80050d0 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PID_control();
 80027e2:	f7ff fee3 	bl	80025ac <PID_control>

	  /*If battery is low stop robot*/
	  if(battery_procentage_raw < 75)
 80027e6:	4b18      	ldr	r3, [pc, #96]	; (8002848 <main+0x108>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4918      	ldr	r1, [pc, #96]	; (800284c <main+0x10c>)
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7fe fc71 	bl	80010d4 <__aeabi_fcmplt>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <main+0xc2>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80027f8:	2200      	movs	r2, #0
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	4814      	ldr	r0, [pc, #80]	; (8002850 <main+0x110>)
 80027fe:	f001 fd36 	bl	800426e <HAL_GPIO_WritePin>
	  }

	  if(ReceivedLines > 0)
 8002802:	4b14      	ldr	r3, [pc, #80]	; (8002854 <main+0x114>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0eb      	beq.n	80027e2 <main+0xa2>
	  {
		  Parser_TakeLine(&ReceiveBuffer, &ReceivedData);
 800280a:	4913      	ldr	r1, [pc, #76]	; (8002858 <main+0x118>)
 800280c:	4813      	ldr	r0, [pc, #76]	; (800285c <main+0x11c>)
 800280e:	f7fe fd39 	bl	8001284 <Parser_TakeLine>
		  Parser_Parse(ReceivedData,&GRUZIK);
 8002812:	4905      	ldr	r1, [pc, #20]	; (8002828 <main+0xe8>)
 8002814:	4810      	ldr	r0, [pc, #64]	; (8002858 <main+0x118>)
 8002816:	f7ff f967 	bl	8001ae8 <Parser_Parse>

		  ReceivedLines--;
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <main+0x114>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	3b01      	subs	r3, #1
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <main+0x114>)
 8002824:	701a      	strb	r2, [r3, #0]
	  PID_control();
 8002826:	e7dc      	b.n	80027e2 <main+0xa2>
 8002828:	20000238 	.word	0x20000238
 800282c:	3ca3d70a 	.word	0x3ca3d70a
 8002830:	43af0000 	.word	0x43af0000
 8002834:	20000320 	.word	0x20000320
 8002838:	2000044c 	.word	0x2000044c
 800283c:	2000032c 	.word	0x2000032c
 8002840:	20000374 	.word	0x20000374
 8002844:	20000404 	.word	0x20000404
 8002848:	20000324 	.word	0x20000324
 800284c:	42960000 	.word	0x42960000
 8002850:	40010c00 	.word	0x40010c00
 8002854:	200002c4 	.word	0x200002c4
 8002858:	200002a4 	.word	0x200002a4
 800285c:	20000260 	.word	0x20000260

08002860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b094      	sub	sp, #80	; 0x50
 8002864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800286a:	2228      	movs	r2, #40	; 0x28
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f004 f8b4 	bl	80069dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002884:	1d3b      	adds	r3, r7, #4
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002890:	2301      	movs	r3, #1
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800289a:	2300      	movs	r3, #0
 800289c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800289e:	2301      	movs	r3, #1
 80028a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028a2:	2302      	movs	r3, #2
 80028a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80028b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028b6:	4618      	mov	r0, r3
 80028b8:	f001 fcf2 	bl	80042a0 <HAL_RCC_OscConfig>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028c2:	f000 f859 	bl	8002978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028c6:	230f      	movs	r3, #15
 80028c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80028d2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80028d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80028d8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028de:	f107 0314 	add.w	r3, r7, #20
 80028e2:	2102      	movs	r1, #2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f001 ff5d 	bl	80047a4 <HAL_RCC_ClockConfig>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028f0:	f000 f842 	bl	8002978 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028f4:	2302      	movs	r3, #2
 80028f6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80028f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028fc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	4618      	mov	r0, r3
 8002902:	f002 f8dd 	bl	8004ac0 <HAL_RCCEx_PeriphCLKConfig>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800290c:	f000 f834 	bl	8002978 <Error_Handler>
  }
}
 8002910:	bf00      	nop
 8002912:	3750      	adds	r7, #80	; 0x50
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a0f      	ldr	r2, [pc, #60]	; (8002964 <HAL_UART_RxCpltCallback+0x4c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d117      	bne.n	800295a <HAL_UART_RxCpltCallback+0x42>
	{
		if(RB_Write(&ReceiveBuffer, RxData) == RB_OK)
 800292a:	4b0f      	ldr	r3, [pc, #60]	; (8002968 <HAL_UART_RxCpltCallback+0x50>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	4619      	mov	r1, r3
 8002930:	480e      	ldr	r0, [pc, #56]	; (800296c <HAL_UART_RxCpltCallback+0x54>)
 8002932:	f7fe fc55 	bl	80011e0 <RB_Write>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d109      	bne.n	8002950 <HAL_UART_RxCpltCallback+0x38>
		{
			if(RxData == ENDLINE)
 800293c:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <HAL_UART_RxCpltCallback+0x50>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b0a      	cmp	r3, #10
 8002942:	d105      	bne.n	8002950 <HAL_UART_RxCpltCallback+0x38>
			{
				ReceivedLines++;
 8002944:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <HAL_UART_RxCpltCallback+0x58>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	3301      	adds	r3, #1
 800294a:	b2da      	uxtb	r2, r3
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <HAL_UART_RxCpltCallback+0x58>)
 800294e:	701a      	strb	r2, [r3, #0]
			}
		}
    	HAL_UART_Receive_IT(&huart1,&RxData, 1);
 8002950:	2201      	movs	r2, #1
 8002952:	4905      	ldr	r1, [pc, #20]	; (8002968 <HAL_UART_RxCpltCallback+0x50>)
 8002954:	4807      	ldr	r0, [pc, #28]	; (8002974 <HAL_UART_RxCpltCallback+0x5c>)
 8002956:	f003 fadb 	bl	8005f10 <HAL_UART_Receive_IT>
	}
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40013800 	.word	0x40013800
 8002968:	20000320 	.word	0x20000320
 800296c:	20000260 	.word	0x20000260
 8002970:	200002c4 	.word	0x200002c4
 8002974:	2000044c 	.word	0x2000044c

08002978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800297c:	b672      	cpsid	i
}
 800297e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002980:	e7fe      	b.n	8002980 <Error_Handler+0x8>
	...

08002984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800298a:	4b15      	ldr	r3, [pc, #84]	; (80029e0 <HAL_MspInit+0x5c>)
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	4a14      	ldr	r2, [pc, #80]	; (80029e0 <HAL_MspInit+0x5c>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6193      	str	r3, [r2, #24]
 8002996:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <HAL_MspInit+0x5c>)
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029a2:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <HAL_MspInit+0x5c>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	4a0e      	ldr	r2, [pc, #56]	; (80029e0 <HAL_MspInit+0x5c>)
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ac:	61d3      	str	r3, [r2, #28]
 80029ae:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <HAL_MspInit+0x5c>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b6:	607b      	str	r3, [r7, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029ba:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <HAL_MspInit+0x60>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <HAL_MspInit+0x60>)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029d6:	bf00      	nop
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40010000 	.word	0x40010000

080029e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <NMI_Handler+0x4>

080029ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f2:	e7fe      	b.n	80029f2 <HardFault_Handler+0x4>

080029f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029f8:	e7fe      	b.n	80029f8 <MemManage_Handler+0x4>

080029fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029fe:	e7fe      	b.n	80029fe <BusFault_Handler+0x4>

08002a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <UsageFault_Handler+0x4>

08002a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr

08002a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr

08002a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a2e:	f000 fc7b 	bl	8003328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a3c:	4802      	ldr	r0, [pc, #8]	; (8002a48 <TIM1_BRK_IRQHandler+0x10>)
 8002a3e:	f002 fbe9 	bl	8005214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	2000032c 	.word	0x2000032c

08002a4c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a50:	4802      	ldr	r0, [pc, #8]	; (8002a5c <TIM1_UP_IRQHandler+0x10>)
 8002a52:	f002 fbdf 	bl	8005214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	2000032c 	.word	0x2000032c

08002a60 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a64:	4802      	ldr	r0, [pc, #8]	; (8002a70 <TIM1_TRG_COM_IRQHandler+0x10>)
 8002a66:	f002 fbd5 	bl	8005214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	2000032c 	.word	0x2000032c

08002a74 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a78:	4802      	ldr	r0, [pc, #8]	; (8002a84 <TIM1_CC_IRQHandler+0x10>)
 8002a7a:	f002 fbcb 	bl	8005214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	2000032c 	.word	0x2000032c

08002a88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a8c:	4802      	ldr	r0, [pc, #8]	; (8002a98 <USART1_IRQHandler+0x10>)
 8002a8e:	f003 fa65 	bl	8005f5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	2000044c 	.word	0x2000044c

08002a9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return 1;
 8002aa0:	2301      	movs	r3, #1
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr

08002aaa <_kill>:

int _kill(int pid, int sig)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b082      	sub	sp, #8
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ab4:	f003 ff68 	bl	8006988 <__errno>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2216      	movs	r2, #22
 8002abc:	601a      	str	r2, [r3, #0]
  return -1;
 8002abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <_exit>:

void _exit (int status)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ad2:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7ff ffe7 	bl	8002aaa <_kill>
  while (1) {}    /* Make sure we hang here */
 8002adc:	e7fe      	b.n	8002adc <_exit+0x12>

08002ade <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	e00a      	b.n	8002b06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002af0:	f3af 8000 	nop.w
 8002af4:	4601      	mov	r1, r0
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	60ba      	str	r2, [r7, #8]
 8002afc:	b2ca      	uxtb	r2, r1
 8002afe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	3301      	adds	r3, #1
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	dbf0      	blt.n	8002af0 <_read+0x12>
  }

  return len;
 8002b0e:	687b      	ldr	r3, [r7, #4]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	e009      	b.n	8002b3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	60ba      	str	r2, [r7, #8]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	dbf1      	blt.n	8002b2a <_write+0x12>
  }
  return len;
 8002b46:	687b      	ldr	r3, [r7, #4]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <_close>:

int _close(int file)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b76:	605a      	str	r2, [r3, #4]
  return 0;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <_isatty>:

int _isatty(int file)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b8c:	2301      	movs	r3, #1
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bb8:	4a14      	ldr	r2, [pc, #80]	; (8002c0c <_sbrk+0x5c>)
 8002bba:	4b15      	ldr	r3, [pc, #84]	; (8002c10 <_sbrk+0x60>)
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <_sbrk+0x64>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d102      	bne.n	8002bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bcc:	4b11      	ldr	r3, [pc, #68]	; (8002c14 <_sbrk+0x64>)
 8002bce:	4a12      	ldr	r2, [pc, #72]	; (8002c18 <_sbrk+0x68>)
 8002bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bd2:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <_sbrk+0x64>)
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4413      	add	r3, r2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d207      	bcs.n	8002bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002be0:	f003 fed2 	bl	8006988 <__errno>
 8002be4:	4603      	mov	r3, r0
 8002be6:	220c      	movs	r2, #12
 8002be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295
 8002bee:	e009      	b.n	8002c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <_sbrk+0x64>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bf6:	4b07      	ldr	r3, [pc, #28]	; (8002c14 <_sbrk+0x64>)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	4a05      	ldr	r2, [pc, #20]	; (8002c14 <_sbrk+0x64>)
 8002c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c02:	68fb      	ldr	r3, [r7, #12]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20005000 	.word	0x20005000
 8002c10:	00000400 	.word	0x00000400
 8002c14:	20000328 	.word	0x20000328
 8002c18:	200004f0 	.word	0x200004f0

08002c1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2e:	f107 0308 	add.w	r3, r7, #8
 8002c32:	2200      	movs	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	605a      	str	r2, [r3, #4]
 8002c38:	609a      	str	r2, [r3, #8]
 8002c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c3c:	463b      	mov	r3, r7
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c44:	4b1f      	ldr	r3, [pc, #124]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c46:	4a20      	ldr	r2, [pc, #128]	; (8002cc8 <MX_TIM1_Init+0xa0>)
 8002c48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9000;
 8002c4a:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c4c:	f242 3228 	movw	r2, #9000	; 0x2328
 8002c50:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002c52:	4b1c      	ldr	r3, [pc, #112]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c54:	2210      	movs	r2, #16
 8002c56:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002c58:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c60:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c66:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c6c:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c6e:	2280      	movs	r2, #128	; 0x80
 8002c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c72:	4814      	ldr	r0, [pc, #80]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c74:	f002 f890 	bl	8004d98 <HAL_TIM_Base_Init>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002c7e:	f7ff fe7b 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c88:	f107 0308 	add.w	r3, r7, #8
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	480d      	ldr	r0, [pc, #52]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002c90:	f002 fce6 	bl	8005660 <HAL_TIM_ConfigClockSource>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002c9a:	f7ff fe6d 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <MX_TIM1_Init+0x9c>)
 8002cac:	f003 f870 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002cb6:	f7ff fe5f 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000032c 	.word	0x2000032c
 8002cc8:	40012c00 	.word	0x40012c00

08002ccc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cd2:	f107 0308 	add.w	r3, r7, #8
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	605a      	str	r2, [r3, #4]
 8002cdc:	609a      	str	r2, [r3, #8]
 8002cde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce0:	463b      	mov	r3, r7
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002cea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9;
 8002cf0:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002cf2:	2209      	movs	r2, #9
 8002cf4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf6:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002cfc:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002cfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d02:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d04:	4b16      	ldr	r3, [pc, #88]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d0a:	4b15      	ldr	r3, [pc, #84]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d10:	4813      	ldr	r0, [pc, #76]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002d12:	f002 f841 	bl	8004d98 <HAL_TIM_Base_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d1c:	f7ff fe2c 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d26:	f107 0308 	add.w	r3, r7, #8
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	480c      	ldr	r0, [pc, #48]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002d2e:	f002 fc97 	bl	8005660 <HAL_TIM_ConfigClockSource>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d38:	f7ff fe1e 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d40:	2300      	movs	r3, #0
 8002d42:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d44:	463b      	mov	r3, r7
 8002d46:	4619      	mov	r1, r3
 8002d48:	4805      	ldr	r0, [pc, #20]	; (8002d60 <MX_TIM2_Init+0x94>)
 8002d4a:	f003 f821 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d54:	f7ff fe10 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d58:	bf00      	nop
 8002d5a:	3718      	adds	r7, #24
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000374 	.word	0x20000374

08002d64 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d6a:	f107 0308 	add.w	r3, r7, #8
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	605a      	str	r2, [r3, #4]
 8002d74:	609a      	str	r2, [r3, #8]
 8002d76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d78:	463b      	mov	r3, r7
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d80:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002d82:	4a1e      	ldr	r2, [pc, #120]	; (8002dfc <MX_TIM3_Init+0x98>)
 8002d84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000;
 8002d86:	4b1c      	ldr	r3, [pc, #112]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002d88:	f242 3228 	movw	r2, #9000	; 0x2328
 8002d8c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d94:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002d96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d9c:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002da4:	2280      	movs	r2, #128	; 0x80
 8002da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002da8:	4813      	ldr	r0, [pc, #76]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002daa:	f001 fff5 	bl	8004d98 <HAL_TIM_Base_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002db4:	f7ff fde0 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dbe:	f107 0308 	add.w	r3, r7, #8
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	480c      	ldr	r0, [pc, #48]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002dc6:	f002 fc4b 	bl	8005660 <HAL_TIM_ConfigClockSource>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002dd0:	f7ff fdd2 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ddc:	463b      	mov	r3, r7
 8002dde:	4619      	mov	r1, r3
 8002de0:	4805      	ldr	r0, [pc, #20]	; (8002df8 <MX_TIM3_Init+0x94>)
 8002de2:	f002 ffd5 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002dec:	f7ff fdc4 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002df0:	bf00      	nop
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	200003bc 	.word	0x200003bc
 8002dfc:	40000400 	.word	0x40000400

08002e00 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08e      	sub	sp, #56	; 0x38
 8002e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	605a      	str	r2, [r3, #4]
 8002e10:	609a      	str	r2, [r3, #8]
 8002e12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e14:	f107 0320 	add.w	r3, r7, #32
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e1e:	1d3b      	adds	r3, r7, #4
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	60da      	str	r2, [r3, #12]
 8002e2a:	611a      	str	r2, [r3, #16]
 8002e2c:	615a      	str	r2, [r3, #20]
 8002e2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e30:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e32:	4a3e      	ldr	r2, [pc, #248]	; (8002f2c <MX_TIM4_Init+0x12c>)
 8002e34:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10;
 8002e36:	4b3c      	ldr	r3, [pc, #240]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e38:	220a      	movs	r2, #10
 8002e3a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3c:	4b3a      	ldr	r3, [pc, #232]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002e42:	4b39      	ldr	r3, [pc, #228]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e48:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e4a:	4b37      	ldr	r3, [pc, #220]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e50:	4b35      	ldr	r3, [pc, #212]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e56:	4834      	ldr	r0, [pc, #208]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e58:	f001 ff9e 	bl	8004d98 <HAL_TIM_Base_Init>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002e62:	f7ff fd89 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e70:	4619      	mov	r1, r3
 8002e72:	482d      	ldr	r0, [pc, #180]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e74:	f002 fbf4 	bl	8005660 <HAL_TIM_ConfigClockSource>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002e7e:	f7ff fd7b 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002e82:	4829      	ldr	r0, [pc, #164]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e84:	f002 f8cc 	bl	8005020 <HAL_TIM_PWM_Init>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002e8e:	f7ff fd73 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002e92:	4825      	ldr	r0, [pc, #148]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002e94:	f002 f86c 	bl	8004f70 <HAL_TIM_OC_Init>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8002e9e:	f7ff fd6b 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002eaa:	f107 0320 	add.w	r3, r7, #32
 8002eae:	4619      	mov	r1, r3
 8002eb0:	481d      	ldr	r0, [pc, #116]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002eb2:	f002 ff6d 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8002ebc:	f7ff fd5c 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ec0:	2360      	movs	r3, #96	; 0x60
 8002ec2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ed0:	1d3b      	adds	r3, r7, #4
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4814      	ldr	r0, [pc, #80]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002ed8:	f002 fb00 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8002ee2:	f7ff fd49 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002eea:	1d3b      	adds	r3, r7, #4
 8002eec:	2208      	movs	r2, #8
 8002eee:	4619      	mov	r1, r3
 8002ef0:	480d      	ldr	r0, [pc, #52]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002ef2:	f002 fa97 	bl	8005424 <HAL_TIM_OC_ConfigChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 8002efc:	f7ff fd3c 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f00:	2360      	movs	r3, #96	; 0x60
 8002f02:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	220c      	movs	r2, #12
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4807      	ldr	r0, [pc, #28]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002f0c:	f002 fae6 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8002f16:	f7ff fd2f 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002f1a:	4803      	ldr	r0, [pc, #12]	; (8002f28 <MX_TIM4_Init+0x128>)
 8002f1c:	f000 f880 	bl	8003020 <HAL_TIM_MspPostInit>

}
 8002f20:	bf00      	nop
 8002f22:	3738      	adds	r7, #56	; 0x38
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20000404 	.word	0x20000404
 8002f2c:	40000800 	.word	0x40000800

08002f30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a34      	ldr	r2, [pc, #208]	; (8003010 <HAL_TIM_Base_MspInit+0xe0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d12c      	bne.n	8002f9c <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f42:	4b34      	ldr	r3, [pc, #208]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	4a33      	ldr	r2, [pc, #204]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002f48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f4c:	6193      	str	r3, [r2, #24]
 8002f4e:	4b31      	ldr	r3, [pc, #196]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	2018      	movs	r0, #24
 8002f60:	f000 ff01 	bl	8003d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002f64:	2018      	movs	r0, #24
 8002f66:	f000 ff1a 	bl	8003d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	2019      	movs	r0, #25
 8002f70:	f000 fef9 	bl	8003d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002f74:	2019      	movs	r0, #25
 8002f76:	f000 ff12 	bl	8003d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	201a      	movs	r0, #26
 8002f80:	f000 fef1 	bl	8003d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002f84:	201a      	movs	r0, #26
 8002f86:	f000 ff0a 	bl	8003d9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	201b      	movs	r0, #27
 8002f90:	f000 fee9 	bl	8003d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002f94:	201b      	movs	r0, #27
 8002f96:	f000 ff02 	bl	8003d9e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002f9a:	e034      	b.n	8003006 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fa6:	4b1b      	ldr	r3, [pc, #108]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	4a1a      	ldr	r2, [pc, #104]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	61d3      	str	r3, [r2, #28]
 8002fb2:	4b18      	ldr	r3, [pc, #96]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	613b      	str	r3, [r7, #16]
 8002fbc:	693b      	ldr	r3, [r7, #16]
}
 8002fbe:	e022      	b.n	8003006 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a14      	ldr	r2, [pc, #80]	; (8003018 <HAL_TIM_Base_MspInit+0xe8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d10c      	bne.n	8002fe4 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fca:	4b12      	ldr	r3, [pc, #72]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	4a11      	ldr	r2, [pc, #68]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fd0:	f043 0302 	orr.w	r3, r3, #2
 8002fd4:	61d3      	str	r3, [r2, #28]
 8002fd6:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
}
 8002fe2:	e010      	b.n	8003006 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a0c      	ldr	r2, [pc, #48]	; (800301c <HAL_TIM_Base_MspInit+0xec>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d10b      	bne.n	8003006 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002fee:	4b09      	ldr	r3, [pc, #36]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	4a08      	ldr	r2, [pc, #32]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	61d3      	str	r3, [r2, #28]
 8002ffa:	4b06      	ldr	r3, [pc, #24]	; (8003014 <HAL_TIM_Base_MspInit+0xe4>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	60bb      	str	r3, [r7, #8]
 8003004:	68bb      	ldr	r3, [r7, #8]
}
 8003006:	bf00      	nop
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40021000 	.word	0x40021000
 8003018:	40000400 	.word	0x40000400
 800301c:	40000800 	.word	0x40000800

08003020 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b088      	sub	sp, #32
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	f107 0310 	add.w	r3, r7, #16
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	605a      	str	r2, [r3, #4]
 8003032:	609a      	str	r2, [r3, #8]
 8003034:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a10      	ldr	r2, [pc, #64]	; (800307c <HAL_TIM_MspPostInit+0x5c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d118      	bne.n	8003072 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003040:	4b0f      	ldr	r3, [pc, #60]	; (8003080 <HAL_TIM_MspPostInit+0x60>)
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	4a0e      	ldr	r2, [pc, #56]	; (8003080 <HAL_TIM_MspPostInit+0x60>)
 8003046:	f043 0308 	orr.w	r3, r3, #8
 800304a:	6193      	str	r3, [r2, #24]
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <HAL_TIM_MspPostInit+0x60>)
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	f003 0308 	and.w	r3, r3, #8
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003058:	f44f 7360 	mov.w	r3, #896	; 0x380
 800305c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800305e:	2302      	movs	r3, #2
 8003060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003062:	2302      	movs	r3, #2
 8003064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003066:	f107 0310 	add.w	r3, r7, #16
 800306a:	4619      	mov	r1, r3
 800306c:	4805      	ldr	r0, [pc, #20]	; (8003084 <HAL_TIM_MspPostInit+0x64>)
 800306e:	f000 ff63 	bl	8003f38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003072:	bf00      	nop
 8003074:	3720      	adds	r7, #32
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40000800 	.word	0x40000800
 8003080:	40021000 	.word	0x40021000
 8003084:	40010c00 	.word	0x40010c00

08003088 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800308c:	4b11      	ldr	r3, [pc, #68]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 800308e:	4a12      	ldr	r2, [pc, #72]	; (80030d8 <MX_USART1_UART_Init+0x50>)
 8003090:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003092:	4b10      	ldr	r3, [pc, #64]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 8003094:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003098:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800309a:	4b0e      	ldr	r3, [pc, #56]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030a0:	4b0c      	ldr	r3, [pc, #48]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030a6:	4b0b      	ldr	r3, [pc, #44]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030ac:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030ae:	220c      	movs	r2, #12
 80030b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030b2:	4b08      	ldr	r3, [pc, #32]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030b8:	4b06      	ldr	r3, [pc, #24]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030be:	4805      	ldr	r0, [pc, #20]	; (80030d4 <MX_USART1_UART_Init+0x4c>)
 80030c0:	f002 fed6 	bl	8005e70 <HAL_UART_Init>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030ca:	f7ff fc55 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	2000044c 	.word	0x2000044c
 80030d8:	40013800 	.word	0x40013800

080030dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80030e0:	4b11      	ldr	r3, [pc, #68]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 80030e2:	4a12      	ldr	r2, [pc, #72]	; (800312c <MX_USART3_UART_Init+0x50>)
 80030e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80030e6:	4b10      	ldr	r3, [pc, #64]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 80030e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030ee:	4b0e      	ldr	r3, [pc, #56]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003100:	4b09      	ldr	r3, [pc, #36]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 8003102:	220c      	movs	r2, #12
 8003104:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003106:	4b08      	ldr	r3, [pc, #32]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 8003108:	2200      	movs	r2, #0
 800310a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800310c:	4b06      	ldr	r3, [pc, #24]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 800310e:	2200      	movs	r2, #0
 8003110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003112:	4805      	ldr	r0, [pc, #20]	; (8003128 <MX_USART3_UART_Init+0x4c>)
 8003114:	f002 feac 	bl	8005e70 <HAL_UART_Init>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800311e:	f7ff fc2b 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000494 	.word	0x20000494
 800312c:	40004800 	.word	0x40004800

08003130 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08a      	sub	sp, #40	; 0x28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003138:	f107 0318 	add.w	r3, r7, #24
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a3c      	ldr	r2, [pc, #240]	; (800323c <HAL_UART_MspInit+0x10c>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d13a      	bne.n	80031c6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003150:	4b3b      	ldr	r3, [pc, #236]	; (8003240 <HAL_UART_MspInit+0x110>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	4a3a      	ldr	r2, [pc, #232]	; (8003240 <HAL_UART_MspInit+0x110>)
 8003156:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800315a:	6193      	str	r3, [r2, #24]
 800315c:	4b38      	ldr	r3, [pc, #224]	; (8003240 <HAL_UART_MspInit+0x110>)
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003168:	4b35      	ldr	r3, [pc, #212]	; (8003240 <HAL_UART_MspInit+0x110>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	4a34      	ldr	r2, [pc, #208]	; (8003240 <HAL_UART_MspInit+0x110>)
 800316e:	f043 0304 	orr.w	r3, r3, #4
 8003172:	6193      	str	r3, [r2, #24]
 8003174:	4b32      	ldr	r3, [pc, #200]	; (8003240 <HAL_UART_MspInit+0x110>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003180:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003186:	2302      	movs	r3, #2
 8003188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800318a:	2303      	movs	r3, #3
 800318c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318e:	f107 0318 	add.w	r3, r7, #24
 8003192:	4619      	mov	r1, r3
 8003194:	482b      	ldr	r0, [pc, #172]	; (8003244 <HAL_UART_MspInit+0x114>)
 8003196:	f000 fecf 	bl	8003f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800319a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800319e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031a0:	2300      	movs	r3, #0
 80031a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a8:	f107 0318 	add.w	r3, r7, #24
 80031ac:	4619      	mov	r1, r3
 80031ae:	4825      	ldr	r0, [pc, #148]	; (8003244 <HAL_UART_MspInit+0x114>)
 80031b0:	f000 fec2 	bl	8003f38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031b4:	2200      	movs	r2, #0
 80031b6:	2100      	movs	r1, #0
 80031b8:	2025      	movs	r0, #37	; 0x25
 80031ba:	f000 fdd4 	bl	8003d66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031be:	2025      	movs	r0, #37	; 0x25
 80031c0:	f000 fded 	bl	8003d9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80031c4:	e036      	b.n	8003234 <HAL_UART_MspInit+0x104>
  else if(uartHandle->Instance==USART3)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1f      	ldr	r2, [pc, #124]	; (8003248 <HAL_UART_MspInit+0x118>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d131      	bne.n	8003234 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 80031d0:	4b1b      	ldr	r3, [pc, #108]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031d2:	69db      	ldr	r3, [r3, #28]
 80031d4:	4a1a      	ldr	r2, [pc, #104]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031da:	61d3      	str	r3, [r2, #28]
 80031dc:	4b18      	ldr	r3, [pc, #96]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031e8:	4b15      	ldr	r3, [pc, #84]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	4a14      	ldr	r2, [pc, #80]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031ee:	f043 0308 	orr.w	r3, r3, #8
 80031f2:	6193      	str	r3, [r2, #24]
 80031f4:	4b12      	ldr	r3, [pc, #72]	; (8003240 <HAL_UART_MspInit+0x110>)
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	f003 0308 	and.w	r3, r3, #8
 80031fc:	60bb      	str	r3, [r7, #8]
 80031fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003206:	2302      	movs	r3, #2
 8003208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800320a:	2303      	movs	r3, #3
 800320c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800320e:	f107 0318 	add.w	r3, r7, #24
 8003212:	4619      	mov	r1, r3
 8003214:	480d      	ldr	r0, [pc, #52]	; (800324c <HAL_UART_MspInit+0x11c>)
 8003216:	f000 fe8f 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800321a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800321e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003220:	2300      	movs	r3, #0
 8003222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003224:	2300      	movs	r3, #0
 8003226:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003228:	f107 0318 	add.w	r3, r7, #24
 800322c:	4619      	mov	r1, r3
 800322e:	4807      	ldr	r0, [pc, #28]	; (800324c <HAL_UART_MspInit+0x11c>)
 8003230:	f000 fe82 	bl	8003f38 <HAL_GPIO_Init>
}
 8003234:	bf00      	nop
 8003236:	3728      	adds	r7, #40	; 0x28
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40013800 	.word	0x40013800
 8003240:	40021000 	.word	0x40021000
 8003244:	40010800 	.word	0x40010800
 8003248:	40004800 	.word	0x40004800
 800324c:	40010c00 	.word	0x40010c00

08003250 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003250:	f7ff fce4 	bl	8002c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003254:	480b      	ldr	r0, [pc, #44]	; (8003284 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003256:	490c      	ldr	r1, [pc, #48]	; (8003288 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003258:	4a0c      	ldr	r2, [pc, #48]	; (800328c <LoopFillZerobss+0x16>)
  movs r3, #0
 800325a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800325c:	e002      	b.n	8003264 <LoopCopyDataInit>

0800325e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800325e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003262:	3304      	adds	r3, #4

08003264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003268:	d3f9      	bcc.n	800325e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800326a:	4a09      	ldr	r2, [pc, #36]	; (8003290 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800326c:	4c09      	ldr	r4, [pc, #36]	; (8003294 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800326e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003270:	e001      	b.n	8003276 <LoopFillZerobss>

08003272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003274:	3204      	adds	r2, #4

08003276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003278:	d3fb      	bcc.n	8003272 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800327a:	f003 fb8b 	bl	8006994 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800327e:	f7ff fa5f 	bl	8002740 <main>
  bx lr
 8003282:	4770      	bx	lr
  ldr r0, =_sdata
 8003284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003288:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800328c:	0800b038 	.word	0x0800b038
  ldr r2, =_sbss
 8003290:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003294:	200004f0 	.word	0x200004f0

08003298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003298:	e7fe      	b.n	8003298 <ADC1_2_IRQHandler>
	...

0800329c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032a0:	4b08      	ldr	r3, [pc, #32]	; (80032c4 <HAL_Init+0x28>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a07      	ldr	r2, [pc, #28]	; (80032c4 <HAL_Init+0x28>)
 80032a6:	f043 0310 	orr.w	r3, r3, #16
 80032aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ac:	2003      	movs	r0, #3
 80032ae:	f000 fd4f 	bl	8003d50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032b2:	200f      	movs	r0, #15
 80032b4:	f000 f808 	bl	80032c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b8:	f7ff fb64 	bl	8002984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40022000 	.word	0x40022000

080032c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032d0:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_InitTick+0x54>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_InitTick+0x58>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	4619      	mov	r1, r3
 80032da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032de:	fbb3 f3f1 	udiv	r3, r3, r1
 80032e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fd67 	bl	8003dba <HAL_SYSTICK_Config>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e00e      	b.n	8003314 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b0f      	cmp	r3, #15
 80032fa:	d80a      	bhi.n	8003312 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032fc:	2200      	movs	r2, #0
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	f04f 30ff 	mov.w	r0, #4294967295
 8003304:	f000 fd2f 	bl	8003d66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003308:	4a06      	ldr	r2, [pc, #24]	; (8003324 <HAL_InitTick+0x5c>)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	e000      	b.n	8003314 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
}
 8003314:	4618      	mov	r0, r3
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	2000000c 	.word	0x2000000c
 8003320:	20000014 	.word	0x20000014
 8003324:	20000010 	.word	0x20000010

08003328 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_IncTick+0x1c>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	4b05      	ldr	r3, [pc, #20]	; (8003348 <HAL_IncTick+0x20>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4413      	add	r3, r2
 8003338:	4a03      	ldr	r2, [pc, #12]	; (8003348 <HAL_IncTick+0x20>)
 800333a:	6013      	str	r3, [r2, #0]
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr
 8003344:	20000014 	.word	0x20000014
 8003348:	200004dc 	.word	0x200004dc

0800334c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return uwTick;
 8003350:	4b02      	ldr	r3, [pc, #8]	; (800335c <HAL_GetTick+0x10>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	bc80      	pop	{r7}
 800335a:	4770      	bx	lr
 800335c:	200004dc 	.word	0x200004dc

08003360 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003374:	2300      	movs	r3, #0
 8003376:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e0be      	b.n	8003500 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	d109      	bne.n	80033a4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7fe fc64 	bl	8001c6c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fbc5 	bl	8003b34 <ADC_ConversionStop_Disable>
 80033aa:	4603      	mov	r3, r0
 80033ac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f040 8099 	bne.w	80034ee <HAL_ADC_Init+0x18e>
 80033bc:	7dfb      	ldrb	r3, [r7, #23]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f040 8095 	bne.w	80034ee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033cc:	f023 0302 	bic.w	r3, r3, #2
 80033d0:	f043 0202 	orr.w	r2, r3, #2
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033e0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	7b1b      	ldrb	r3, [r3, #12]
 80033e6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033e8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f8:	d003      	beq.n	8003402 <HAL_ADC_Init+0xa2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d102      	bne.n	8003408 <HAL_ADC_Init+0xa8>
 8003402:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003406:	e000      	b.n	800340a <HAL_ADC_Init+0xaa>
 8003408:	2300      	movs	r3, #0
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	7d1b      	ldrb	r3, [r3, #20]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d119      	bne.n	800344c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	7b1b      	ldrb	r3, [r3, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d109      	bne.n	8003434 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	3b01      	subs	r3, #1
 8003426:	035a      	lsls	r2, r3, #13
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	4313      	orrs	r3, r2
 800342c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	e00b      	b.n	800344c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	f043 0220 	orr.w	r2, r3, #32
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	f043 0201 	orr.w	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	4b28      	ldr	r3, [pc, #160]	; (8003508 <HAL_ADC_Init+0x1a8>)
 8003468:	4013      	ands	r3, r2
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	68b9      	ldr	r1, [r7, #8]
 8003470:	430b      	orrs	r3, r1
 8003472:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800347c:	d003      	beq.n	8003486 <HAL_ADC_Init+0x126>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d104      	bne.n	8003490 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	3b01      	subs	r3, #1
 800348c:	051b      	lsls	r3, r3, #20
 800348e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	4b18      	ldr	r3, [pc, #96]	; (800350c <HAL_ADC_Init+0x1ac>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d10b      	bne.n	80034cc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	f023 0303 	bic.w	r3, r3, #3
 80034c2:	f043 0201 	orr.w	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034ca:	e018      	b.n	80034fe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d0:	f023 0312 	bic.w	r3, r3, #18
 80034d4:	f043 0210 	orr.w	r2, r3, #16
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e0:	f043 0201 	orr.w	r2, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034ec:	e007      	b.n	80034fe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f2:	f043 0210 	orr.w	r2, r3, #16
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	ffe1f7fd 	.word	0xffe1f7fd
 800350c:	ff1f0efe 	.word	0xff1f0efe

08003510 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_ADC_Start+0x1a>
 8003526:	2302      	movs	r3, #2
 8003528:	e098      	b.n	800365c <HAL_ADC_Start+0x14c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 faa4 	bl	8003a80 <ADC_Enable>
 8003538:	4603      	mov	r3, r0
 800353a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	f040 8087 	bne.w	8003652 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a41      	ldr	r2, [pc, #260]	; (8003664 <HAL_ADC_Start+0x154>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d105      	bne.n	800356e <HAL_ADC_Start+0x5e>
 8003562:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_ADC_Start+0x158>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d115      	bne.n	800359a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003572:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003584:	2b00      	cmp	r3, #0
 8003586:	d026      	beq.n	80035d6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003590:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003598:	e01d      	b.n	80035d6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a2f      	ldr	r2, [pc, #188]	; (8003668 <HAL_ADC_Start+0x158>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d004      	beq.n	80035ba <HAL_ADC_Start+0xaa>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a2b      	ldr	r2, [pc, #172]	; (8003664 <HAL_ADC_Start+0x154>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d10d      	bne.n	80035d6 <HAL_ADC_Start+0xc6>
 80035ba:	4b2b      	ldr	r3, [pc, #172]	; (8003668 <HAL_ADC_Start+0x158>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80035ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d006      	beq.n	80035f0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e6:	f023 0206 	bic.w	r2, r3, #6
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80035ee:	e002      	b.n	80035f6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f06f 0202 	mvn.w	r2, #2
 8003606:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003612:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003616:	d113      	bne.n	8003640 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800361c:	4a11      	ldr	r2, [pc, #68]	; (8003664 <HAL_ADC_Start+0x154>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d105      	bne.n	800362e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003622:	4b11      	ldr	r3, [pc, #68]	; (8003668 <HAL_ADC_Start+0x158>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800362a:	2b00      	cmp	r3, #0
 800362c:	d108      	bne.n	8003640 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	e00c      	b.n	800365a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800364e:	609a      	str	r2, [r3, #8]
 8003650:	e003      	b.n	800365a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800365a:	7bfb      	ldrb	r3, [r7, #15]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40012800 	.word	0x40012800
 8003668:	40012400 	.word	0x40012400

0800366c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800366c:	b590      	push	{r4, r7, lr}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003682:	f7ff fe63 	bl	800334c <HAL_GetTick>
 8003686:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00b      	beq.n	80036ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369a:	f043 0220 	orr.w	r2, r3, #32
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e0d3      	b.n	8003856 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d131      	bne.n	8003720 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d12a      	bne.n	8003720 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036ca:	e021      	b.n	8003710 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d2:	d01d      	beq.n	8003710 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <HAL_ADC_PollForConversion+0x7e>
 80036da:	f7ff fe37 	bl	800334c <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d212      	bcs.n	8003710 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10b      	bne.n	8003710 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	f043 0204 	orr.w	r2, r3, #4
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e0a2      	b.n	8003856 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0d6      	beq.n	80036cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800371e:	e070      	b.n	8003802 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003720:	4b4f      	ldr	r3, [pc, #316]	; (8003860 <HAL_ADC_PollForConversion+0x1f4>)
 8003722:	681c      	ldr	r4, [r3, #0]
 8003724:	2002      	movs	r0, #2
 8003726:	f001 fa81 	bl	8004c2c <HAL_RCCEx_GetPeriphCLKFreq>
 800372a:	4603      	mov	r3, r0
 800372c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6919      	ldr	r1, [r3, #16]
 8003736:	4b4b      	ldr	r3, [pc, #300]	; (8003864 <HAL_ADC_PollForConversion+0x1f8>)
 8003738:	400b      	ands	r3, r1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d118      	bne.n	8003770 <HAL_ADC_PollForConversion+0x104>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68d9      	ldr	r1, [r3, #12]
 8003744:	4b48      	ldr	r3, [pc, #288]	; (8003868 <HAL_ADC_PollForConversion+0x1fc>)
 8003746:	400b      	ands	r3, r1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d111      	bne.n	8003770 <HAL_ADC_PollForConversion+0x104>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6919      	ldr	r1, [r3, #16]
 8003752:	4b46      	ldr	r3, [pc, #280]	; (800386c <HAL_ADC_PollForConversion+0x200>)
 8003754:	400b      	ands	r3, r1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d108      	bne.n	800376c <HAL_ADC_PollForConversion+0x100>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68d9      	ldr	r1, [r3, #12]
 8003760:	4b43      	ldr	r3, [pc, #268]	; (8003870 <HAL_ADC_PollForConversion+0x204>)
 8003762:	400b      	ands	r3, r1
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_ADC_PollForConversion+0x100>
 8003768:	2314      	movs	r3, #20
 800376a:	e020      	b.n	80037ae <HAL_ADC_PollForConversion+0x142>
 800376c:	2329      	movs	r3, #41	; 0x29
 800376e:	e01e      	b.n	80037ae <HAL_ADC_PollForConversion+0x142>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6919      	ldr	r1, [r3, #16]
 8003776:	4b3d      	ldr	r3, [pc, #244]	; (800386c <HAL_ADC_PollForConversion+0x200>)
 8003778:	400b      	ands	r3, r1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d106      	bne.n	800378c <HAL_ADC_PollForConversion+0x120>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68d9      	ldr	r1, [r3, #12]
 8003784:	4b3a      	ldr	r3, [pc, #232]	; (8003870 <HAL_ADC_PollForConversion+0x204>)
 8003786:	400b      	ands	r3, r1
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00d      	beq.n	80037a8 <HAL_ADC_PollForConversion+0x13c>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6919      	ldr	r1, [r3, #16]
 8003792:	4b38      	ldr	r3, [pc, #224]	; (8003874 <HAL_ADC_PollForConversion+0x208>)
 8003794:	400b      	ands	r3, r1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_ADC_PollForConversion+0x140>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68d9      	ldr	r1, [r3, #12]
 80037a0:	4b34      	ldr	r3, [pc, #208]	; (8003874 <HAL_ADC_PollForConversion+0x208>)
 80037a2:	400b      	ands	r3, r1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_ADC_PollForConversion+0x140>
 80037a8:	2354      	movs	r3, #84	; 0x54
 80037aa:	e000      	b.n	80037ae <HAL_ADC_PollForConversion+0x142>
 80037ac:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037b4:	e021      	b.n	80037fa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037bc:	d01a      	beq.n	80037f4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d007      	beq.n	80037d4 <HAL_ADC_PollForConversion+0x168>
 80037c4:	f7ff fdc2 	bl	800334c <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d20f      	bcs.n	80037f4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d90b      	bls.n	80037f4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e0:	f043 0204 	orr.w	r2, r3, #4
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e030      	b.n	8003856 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3301      	adds	r3, #1
 80037f8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d8d9      	bhi.n	80037b6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f06f 0212 	mvn.w	r2, #18
 800380a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003822:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003826:	d115      	bne.n	8003854 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800382c:	2b00      	cmp	r3, #0
 800382e:	d111      	bne.n	8003854 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d105      	bne.n	8003854 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384c:	f043 0201 	orr.w	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	371c      	adds	r7, #28
 800385a:	46bd      	mov	sp, r7
 800385c:	bd90      	pop	{r4, r7, pc}
 800385e:	bf00      	nop
 8003860:	2000000c 	.word	0x2000000c
 8003864:	24924924 	.word	0x24924924
 8003868:	00924924 	.word	0x00924924
 800386c:	12492492 	.word	0x12492492
 8003870:	00492492 	.word	0x00492492
 8003874:	00249249 	.word	0x00249249

08003878 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003886:	4618      	mov	r0, r3
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr

08003890 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800389a:	2300      	movs	r3, #0
 800389c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d101      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x20>
 80038ac:	2302      	movs	r3, #2
 80038ae:	e0dc      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x1da>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b06      	cmp	r3, #6
 80038be:	d81c      	bhi.n	80038fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	3b05      	subs	r3, #5
 80038d2:	221f      	movs	r2, #31
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	4019      	ands	r1, r3
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	6818      	ldr	r0, [r3, #0]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	3b05      	subs	r3, #5
 80038ec:	fa00 f203 	lsl.w	r2, r0, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	635a      	str	r2, [r3, #52]	; 0x34
 80038f8:	e03c      	b.n	8003974 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b0c      	cmp	r3, #12
 8003900:	d81c      	bhi.n	800393c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	3b23      	subs	r3, #35	; 0x23
 8003914:	221f      	movs	r2, #31
 8003916:	fa02 f303 	lsl.w	r3, r2, r3
 800391a:	43db      	mvns	r3, r3
 800391c:	4019      	ands	r1, r3
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	4613      	mov	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4413      	add	r3, r2
 800392c:	3b23      	subs	r3, #35	; 0x23
 800392e:	fa00 f203 	lsl.w	r2, r0, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	631a      	str	r2, [r3, #48]	; 0x30
 800393a:	e01b      	b.n	8003974 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	3b41      	subs	r3, #65	; 0x41
 800394e:	221f      	movs	r2, #31
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	43db      	mvns	r3, r3
 8003956:	4019      	ands	r1, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	3b41      	subs	r3, #65	; 0x41
 8003968:	fa00 f203 	lsl.w	r2, r0, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b09      	cmp	r3, #9
 800397a:	d91c      	bls.n	80039b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68d9      	ldr	r1, [r3, #12]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	4613      	mov	r3, r2
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4413      	add	r3, r2
 800398c:	3b1e      	subs	r3, #30
 800398e:	2207      	movs	r2, #7
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	43db      	mvns	r3, r3
 8003996:	4019      	ands	r1, r3
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	6898      	ldr	r0, [r3, #8]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4613      	mov	r3, r2
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	4413      	add	r3, r2
 80039a6:	3b1e      	subs	r3, #30
 80039a8:	fa00 f203 	lsl.w	r2, r0, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	60da      	str	r2, [r3, #12]
 80039b4:	e019      	b.n	80039ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6919      	ldr	r1, [r3, #16]
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	4413      	add	r3, r2
 80039c6:	2207      	movs	r2, #7
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4019      	ands	r1, r3
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	6898      	ldr	r0, [r3, #8]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4613      	mov	r3, r2
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	4413      	add	r3, r2
 80039de:	fa00 f203 	lsl.w	r2, r0, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b10      	cmp	r3, #16
 80039f0:	d003      	beq.n	80039fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039f6:	2b11      	cmp	r3, #17
 80039f8:	d132      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a1d      	ldr	r2, [pc, #116]	; (8003a74 <HAL_ADC_ConfigChannel+0x1e4>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d125      	bne.n	8003a50 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d126      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003a20:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b10      	cmp	r3, #16
 8003a28:	d11a      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a2a:	4b13      	ldr	r3, [pc, #76]	; (8003a78 <HAL_ADC_ConfigChannel+0x1e8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a13      	ldr	r2, [pc, #76]	; (8003a7c <HAL_ADC_ConfigChannel+0x1ec>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	0c9a      	lsrs	r2, r3, #18
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a40:	e002      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f9      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x1b2>
 8003a4e:	e007      	b.n	8003a60 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a54:	f043 0220 	orr.w	r2, r3, #32
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3714      	adds	r7, #20
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr
 8003a74:	40012400 	.word	0x40012400
 8003a78:	2000000c 	.word	0x2000000c
 8003a7c:	431bde83 	.word	0x431bde83

08003a80 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d040      	beq.n	8003b20 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 0201 	orr.w	r2, r2, #1
 8003aac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003aae:	4b1f      	ldr	r3, [pc, #124]	; (8003b2c <ADC_Enable+0xac>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a1f      	ldr	r2, [pc, #124]	; (8003b30 <ADC_Enable+0xb0>)
 8003ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab8:	0c9b      	lsrs	r3, r3, #18
 8003aba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003abc:	e002      	b.n	8003ac4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f9      	bne.n	8003abe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003aca:	f7ff fc3f 	bl	800334c <HAL_GetTick>
 8003ace:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ad0:	e01f      	b.n	8003b12 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ad2:	f7ff fc3b 	bl	800334c <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d918      	bls.n	8003b12 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d011      	beq.n	8003b12 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af2:	f043 0210 	orr.w	r2, r3, #16
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	f043 0201 	orr.w	r2, r3, #1
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e007      	b.n	8003b22 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d1d8      	bne.n	8003ad2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	2000000c 	.word	0x2000000c
 8003b30:	431bde83 	.word	0x431bde83

08003b34 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d12e      	bne.n	8003bac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0201 	bic.w	r2, r2, #1
 8003b5c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b5e:	f7ff fbf5 	bl	800334c <HAL_GetTick>
 8003b62:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b64:	e01b      	b.n	8003b9e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b66:	f7ff fbf1 	bl	800334c <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d914      	bls.n	8003b9e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d10d      	bne.n	8003b9e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	f043 0210 	orr.w	r2, r3, #16
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	f043 0201 	orr.w	r2, r3, #1
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e007      	b.n	8003bae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d0dc      	beq.n	8003b66 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
	...

08003bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <__NVIC_SetPriorityGrouping+0x44>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bea:	4a04      	ldr	r2, [pc, #16]	; (8003bfc <__NVIC_SetPriorityGrouping+0x44>)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	60d3      	str	r3, [r2, #12]
}
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	e000ed00 	.word	0xe000ed00

08003c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c04:	4b04      	ldr	r3, [pc, #16]	; (8003c18 <__NVIC_GetPriorityGrouping+0x18>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	0a1b      	lsrs	r3, r3, #8
 8003c0a:	f003 0307 	and.w	r3, r3, #7
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	db0b      	blt.n	8003c46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	f003 021f 	and.w	r2, r3, #31
 8003c34:	4906      	ldr	r1, [pc, #24]	; (8003c50 <__NVIC_EnableIRQ+0x34>)
 8003c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr
 8003c50:	e000e100 	.word	0xe000e100

08003c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	db0a      	blt.n	8003c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	490c      	ldr	r1, [pc, #48]	; (8003ca0 <__NVIC_SetPriority+0x4c>)
 8003c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	440b      	add	r3, r1
 8003c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c7c:	e00a      	b.n	8003c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4908      	ldr	r1, [pc, #32]	; (8003ca4 <__NVIC_SetPriority+0x50>)
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3b04      	subs	r3, #4
 8003c8c:	0112      	lsls	r2, r2, #4
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	440b      	add	r3, r1
 8003c92:	761a      	strb	r2, [r3, #24]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	e000e100 	.word	0xe000e100
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b089      	sub	sp, #36	; 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f1c3 0307 	rsb	r3, r3, #7
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	bf28      	it	cs
 8003cc6:	2304      	movcs	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d902      	bls.n	8003cd8 <NVIC_EncodePriority+0x30>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3b03      	subs	r3, #3
 8003cd6:	e000      	b.n	8003cda <NVIC_EncodePriority+0x32>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	401a      	ands	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43d9      	mvns	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	4313      	orrs	r3, r2
         );
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3724      	adds	r7, #36	; 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr

08003d0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d1c:	d301      	bcc.n	8003d22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e00f      	b.n	8003d42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d22:	4a0a      	ldr	r2, [pc, #40]	; (8003d4c <SysTick_Config+0x40>)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d2a:	210f      	movs	r1, #15
 8003d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d30:	f7ff ff90 	bl	8003c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <SysTick_Config+0x40>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d3a:	4b04      	ldr	r3, [pc, #16]	; (8003d4c <SysTick_Config+0x40>)
 8003d3c:	2207      	movs	r2, #7
 8003d3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	e000e010 	.word	0xe000e010

08003d50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7ff ff2d 	bl	8003bb8 <__NVIC_SetPriorityGrouping>
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b086      	sub	sp, #24
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	60b9      	str	r1, [r7, #8]
 8003d70:	607a      	str	r2, [r7, #4]
 8003d72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d78:	f7ff ff42 	bl	8003c00 <__NVIC_GetPriorityGrouping>
 8003d7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	6978      	ldr	r0, [r7, #20]
 8003d84:	f7ff ff90 	bl	8003ca8 <NVIC_EncodePriority>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff5f 	bl	8003c54 <__NVIC_SetPriority>
}
 8003d96:	bf00      	nop
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	4603      	mov	r3, r0
 8003da6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff ff35 	bl	8003c1c <__NVIC_EnableIRQ>
}
 8003db2:	bf00      	nop
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b082      	sub	sp, #8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7ff ffa2 	bl	8003d0c <SysTick_Config>
 8003dc8:	4603      	mov	r3, r0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b085      	sub	sp, #20
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d008      	beq.n	8003dfc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2204      	movs	r2, #4
 8003dee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e020      	b.n	8003e3e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 020e 	bic.w	r2, r2, #14
 8003e0a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e24:	2101      	movs	r1, #1
 8003e26:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d005      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2204      	movs	r2, #4
 8003e64:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	73fb      	strb	r3, [r7, #15]
 8003e6a:	e051      	b.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 020e 	bic.w	r2, r2, #14
 8003e7a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0201 	bic.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a22      	ldr	r2, [pc, #136]	; (8003f1c <HAL_DMA_Abort_IT+0xd4>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d029      	beq.n	8003eea <HAL_DMA_Abort_IT+0xa2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a21      	ldr	r2, [pc, #132]	; (8003f20 <HAL_DMA_Abort_IT+0xd8>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d022      	beq.n	8003ee6 <HAL_DMA_Abort_IT+0x9e>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a1f      	ldr	r2, [pc, #124]	; (8003f24 <HAL_DMA_Abort_IT+0xdc>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d01a      	beq.n	8003ee0 <HAL_DMA_Abort_IT+0x98>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a1e      	ldr	r2, [pc, #120]	; (8003f28 <HAL_DMA_Abort_IT+0xe0>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d012      	beq.n	8003eda <HAL_DMA_Abort_IT+0x92>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a1c      	ldr	r2, [pc, #112]	; (8003f2c <HAL_DMA_Abort_IT+0xe4>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_DMA_Abort_IT+0x8c>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a1b      	ldr	r2, [pc, #108]	; (8003f30 <HAL_DMA_Abort_IT+0xe8>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d102      	bne.n	8003ece <HAL_DMA_Abort_IT+0x86>
 8003ec8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ecc:	e00e      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003ece:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ed2:	e00b      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003ed4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ed8:	e008      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ede:	e005      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003ee0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ee4:	e002      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003ee6:	2310      	movs	r3, #16
 8003ee8:	e000      	b.n	8003eec <HAL_DMA_Abort_IT+0xa4>
 8003eea:	2301      	movs	r3, #1
 8003eec:	4a11      	ldr	r2, [pc, #68]	; (8003f34 <HAL_DMA_Abort_IT+0xec>)
 8003eee:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	4798      	blx	r3
    } 
  }
  return status;
 8003f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40020008 	.word	0x40020008
 8003f20:	4002001c 	.word	0x4002001c
 8003f24:	40020030 	.word	0x40020030
 8003f28:	40020044 	.word	0x40020044
 8003f2c:	40020058 	.word	0x40020058
 8003f30:	4002006c 	.word	0x4002006c
 8003f34:	40020000 	.word	0x40020000

08003f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b08b      	sub	sp, #44	; 0x2c
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f42:	2300      	movs	r3, #0
 8003f44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003f46:	2300      	movs	r3, #0
 8003f48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f4a:	e169      	b.n	8004220 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	69fa      	ldr	r2, [r7, #28]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	f040 8158 	bne.w	800421a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	4a9a      	ldr	r2, [pc, #616]	; (80041d8 <HAL_GPIO_Init+0x2a0>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d05e      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
 8003f74:	4a98      	ldr	r2, [pc, #608]	; (80041d8 <HAL_GPIO_Init+0x2a0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d875      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003f7a:	4a98      	ldr	r2, [pc, #608]	; (80041dc <HAL_GPIO_Init+0x2a4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d058      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
 8003f80:	4a96      	ldr	r2, [pc, #600]	; (80041dc <HAL_GPIO_Init+0x2a4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d86f      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003f86:	4a96      	ldr	r2, [pc, #600]	; (80041e0 <HAL_GPIO_Init+0x2a8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d052      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
 8003f8c:	4a94      	ldr	r2, [pc, #592]	; (80041e0 <HAL_GPIO_Init+0x2a8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d869      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003f92:	4a94      	ldr	r2, [pc, #592]	; (80041e4 <HAL_GPIO_Init+0x2ac>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d04c      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
 8003f98:	4a92      	ldr	r2, [pc, #584]	; (80041e4 <HAL_GPIO_Init+0x2ac>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d863      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003f9e:	4a92      	ldr	r2, [pc, #584]	; (80041e8 <HAL_GPIO_Init+0x2b0>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d046      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
 8003fa4:	4a90      	ldr	r2, [pc, #576]	; (80041e8 <HAL_GPIO_Init+0x2b0>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d85d      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003faa:	2b12      	cmp	r3, #18
 8003fac:	d82a      	bhi.n	8004004 <HAL_GPIO_Init+0xcc>
 8003fae:	2b12      	cmp	r3, #18
 8003fb0:	d859      	bhi.n	8004066 <HAL_GPIO_Init+0x12e>
 8003fb2:	a201      	add	r2, pc, #4	; (adr r2, 8003fb8 <HAL_GPIO_Init+0x80>)
 8003fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb8:	08004033 	.word	0x08004033
 8003fbc:	0800400d 	.word	0x0800400d
 8003fc0:	0800401f 	.word	0x0800401f
 8003fc4:	08004061 	.word	0x08004061
 8003fc8:	08004067 	.word	0x08004067
 8003fcc:	08004067 	.word	0x08004067
 8003fd0:	08004067 	.word	0x08004067
 8003fd4:	08004067 	.word	0x08004067
 8003fd8:	08004067 	.word	0x08004067
 8003fdc:	08004067 	.word	0x08004067
 8003fe0:	08004067 	.word	0x08004067
 8003fe4:	08004067 	.word	0x08004067
 8003fe8:	08004067 	.word	0x08004067
 8003fec:	08004067 	.word	0x08004067
 8003ff0:	08004067 	.word	0x08004067
 8003ff4:	08004067 	.word	0x08004067
 8003ff8:	08004067 	.word	0x08004067
 8003ffc:	08004015 	.word	0x08004015
 8004000:	08004029 	.word	0x08004029
 8004004:	4a79      	ldr	r2, [pc, #484]	; (80041ec <HAL_GPIO_Init+0x2b4>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d013      	beq.n	8004032 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800400a:	e02c      	b.n	8004066 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	623b      	str	r3, [r7, #32]
          break;
 8004012:	e029      	b.n	8004068 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	3304      	adds	r3, #4
 800401a:	623b      	str	r3, [r7, #32]
          break;
 800401c:	e024      	b.n	8004068 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	3308      	adds	r3, #8
 8004024:	623b      	str	r3, [r7, #32]
          break;
 8004026:	e01f      	b.n	8004068 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	330c      	adds	r3, #12
 800402e:	623b      	str	r3, [r7, #32]
          break;
 8004030:	e01a      	b.n	8004068 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d102      	bne.n	8004040 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800403a:	2304      	movs	r3, #4
 800403c:	623b      	str	r3, [r7, #32]
          break;
 800403e:	e013      	b.n	8004068 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d105      	bne.n	8004054 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004048:	2308      	movs	r3, #8
 800404a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	611a      	str	r2, [r3, #16]
          break;
 8004052:	e009      	b.n	8004068 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004054:	2308      	movs	r3, #8
 8004056:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69fa      	ldr	r2, [r7, #28]
 800405c:	615a      	str	r2, [r3, #20]
          break;
 800405e:	e003      	b.n	8004068 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004060:	2300      	movs	r3, #0
 8004062:	623b      	str	r3, [r7, #32]
          break;
 8004064:	e000      	b.n	8004068 <HAL_GPIO_Init+0x130>
          break;
 8004066:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	2bff      	cmp	r3, #255	; 0xff
 800406c:	d801      	bhi.n	8004072 <HAL_GPIO_Init+0x13a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	e001      	b.n	8004076 <HAL_GPIO_Init+0x13e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	3304      	adds	r3, #4
 8004076:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2bff      	cmp	r3, #255	; 0xff
 800407c:	d802      	bhi.n	8004084 <HAL_GPIO_Init+0x14c>
 800407e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	e002      	b.n	800408a <HAL_GPIO_Init+0x152>
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	3b08      	subs	r3, #8
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	210f      	movs	r1, #15
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	fa01 f303 	lsl.w	r3, r1, r3
 8004098:	43db      	mvns	r3, r3
 800409a:	401a      	ands	r2, r3
 800409c:	6a39      	ldr	r1, [r7, #32]
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	fa01 f303 	lsl.w	r3, r1, r3
 80040a4:	431a      	orrs	r2, r3
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f000 80b1 	beq.w	800421a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80040b8:	4b4d      	ldr	r3, [pc, #308]	; (80041f0 <HAL_GPIO_Init+0x2b8>)
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	4a4c      	ldr	r2, [pc, #304]	; (80041f0 <HAL_GPIO_Init+0x2b8>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6193      	str	r3, [r2, #24]
 80040c4:	4b4a      	ldr	r3, [pc, #296]	; (80041f0 <HAL_GPIO_Init+0x2b8>)
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80040d0:	4a48      	ldr	r2, [pc, #288]	; (80041f4 <HAL_GPIO_Init+0x2bc>)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	089b      	lsrs	r3, r3, #2
 80040d6:	3302      	adds	r3, #2
 80040d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	f003 0303 	and.w	r3, r3, #3
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	220f      	movs	r2, #15
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	43db      	mvns	r3, r3
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	4013      	ands	r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a40      	ldr	r2, [pc, #256]	; (80041f8 <HAL_GPIO_Init+0x2c0>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d013      	beq.n	8004124 <HAL_GPIO_Init+0x1ec>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a3f      	ldr	r2, [pc, #252]	; (80041fc <HAL_GPIO_Init+0x2c4>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d00d      	beq.n	8004120 <HAL_GPIO_Init+0x1e8>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a3e      	ldr	r2, [pc, #248]	; (8004200 <HAL_GPIO_Init+0x2c8>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d007      	beq.n	800411c <HAL_GPIO_Init+0x1e4>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a3d      	ldr	r2, [pc, #244]	; (8004204 <HAL_GPIO_Init+0x2cc>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d101      	bne.n	8004118 <HAL_GPIO_Init+0x1e0>
 8004114:	2303      	movs	r3, #3
 8004116:	e006      	b.n	8004126 <HAL_GPIO_Init+0x1ee>
 8004118:	2304      	movs	r3, #4
 800411a:	e004      	b.n	8004126 <HAL_GPIO_Init+0x1ee>
 800411c:	2302      	movs	r3, #2
 800411e:	e002      	b.n	8004126 <HAL_GPIO_Init+0x1ee>
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <HAL_GPIO_Init+0x1ee>
 8004124:	2300      	movs	r3, #0
 8004126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004128:	f002 0203 	and.w	r2, r2, #3
 800412c:	0092      	lsls	r2, r2, #2
 800412e:	4093      	lsls	r3, r2
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4313      	orrs	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004136:	492f      	ldr	r1, [pc, #188]	; (80041f4 <HAL_GPIO_Init+0x2bc>)
 8004138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413a:	089b      	lsrs	r3, r3, #2
 800413c:	3302      	adds	r3, #2
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d006      	beq.n	800415e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004150:	4b2d      	ldr	r3, [pc, #180]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004152:	689a      	ldr	r2, [r3, #8]
 8004154:	492c      	ldr	r1, [pc, #176]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	4313      	orrs	r3, r2
 800415a:	608b      	str	r3, [r1, #8]
 800415c:	e006      	b.n	800416c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800415e:	4b2a      	ldr	r3, [pc, #168]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004160:	689a      	ldr	r2, [r3, #8]
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	43db      	mvns	r3, r3
 8004166:	4928      	ldr	r1, [pc, #160]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004168:	4013      	ands	r3, r2
 800416a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d006      	beq.n	8004186 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004178:	4b23      	ldr	r3, [pc, #140]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	4922      	ldr	r1, [pc, #136]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	4313      	orrs	r3, r2
 8004182:	60cb      	str	r3, [r1, #12]
 8004184:	e006      	b.n	8004194 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004186:	4b20      	ldr	r3, [pc, #128]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	43db      	mvns	r3, r3
 800418e:	491e      	ldr	r1, [pc, #120]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 8004190:	4013      	ands	r3, r2
 8004192:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d006      	beq.n	80041ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80041a0:	4b19      	ldr	r3, [pc, #100]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	4918      	ldr	r1, [pc, #96]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	604b      	str	r3, [r1, #4]
 80041ac:	e006      	b.n	80041bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80041ae:	4b16      	ldr	r3, [pc, #88]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	43db      	mvns	r3, r3
 80041b6:	4914      	ldr	r1, [pc, #80]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d021      	beq.n	800420c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80041c8:	4b0f      	ldr	r3, [pc, #60]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	490e      	ldr	r1, [pc, #56]	; (8004208 <HAL_GPIO_Init+0x2d0>)
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]
 80041d4:	e021      	b.n	800421a <HAL_GPIO_Init+0x2e2>
 80041d6:	bf00      	nop
 80041d8:	10320000 	.word	0x10320000
 80041dc:	10310000 	.word	0x10310000
 80041e0:	10220000 	.word	0x10220000
 80041e4:	10210000 	.word	0x10210000
 80041e8:	10120000 	.word	0x10120000
 80041ec:	10110000 	.word	0x10110000
 80041f0:	40021000 	.word	0x40021000
 80041f4:	40010000 	.word	0x40010000
 80041f8:	40010800 	.word	0x40010800
 80041fc:	40010c00 	.word	0x40010c00
 8004200:	40011000 	.word	0x40011000
 8004204:	40011400 	.word	0x40011400
 8004208:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800420c:	4b0b      	ldr	r3, [pc, #44]	; (800423c <HAL_GPIO_Init+0x304>)
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	43db      	mvns	r3, r3
 8004214:	4909      	ldr	r1, [pc, #36]	; (800423c <HAL_GPIO_Init+0x304>)
 8004216:	4013      	ands	r3, r2
 8004218:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	3301      	adds	r3, #1
 800421e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	fa22 f303 	lsr.w	r3, r2, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	f47f ae8e 	bne.w	8003f4c <HAL_GPIO_Init+0x14>
  }
}
 8004230:	bf00      	nop
 8004232:	bf00      	nop
 8004234:	372c      	adds	r7, #44	; 0x2c
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr
 800423c:	40010400 	.word	0x40010400

08004240 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	460b      	mov	r3, r1
 800424a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	887b      	ldrh	r3, [r7, #2]
 8004252:	4013      	ands	r3, r2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e001      	b.n	8004262 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800425e:	2300      	movs	r3, #0
 8004260:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004262:	7bfb      	ldrb	r3, [r7, #15]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr

0800426e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	460b      	mov	r3, r1
 8004278:	807b      	strh	r3, [r7, #2]
 800427a:	4613      	mov	r3, r2
 800427c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800427e:	787b      	ldrb	r3, [r7, #1]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004284:	887a      	ldrh	r2, [r7, #2]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800428a:	e003      	b.n	8004294 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800428c:	887b      	ldrh	r3, [r7, #2]
 800428e:	041a      	lsls	r2, r3, #16
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	611a      	str	r2, [r3, #16]
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr
	...

080042a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e272      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 8087 	beq.w	80043ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042c0:	4b92      	ldr	r3, [pc, #584]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 030c 	and.w	r3, r3, #12
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d00c      	beq.n	80042e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042cc:	4b8f      	ldr	r3, [pc, #572]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 030c 	and.w	r3, r3, #12
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d112      	bne.n	80042fe <HAL_RCC_OscConfig+0x5e>
 80042d8:	4b8c      	ldr	r3, [pc, #560]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e4:	d10b      	bne.n	80042fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e6:	4b89      	ldr	r3, [pc, #548]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d06c      	beq.n	80043cc <HAL_RCC_OscConfig+0x12c>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d168      	bne.n	80043cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e24c      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004306:	d106      	bne.n	8004316 <HAL_RCC_OscConfig+0x76>
 8004308:	4b80      	ldr	r3, [pc, #512]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a7f      	ldr	r2, [pc, #508]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800430e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	e02e      	b.n	8004374 <HAL_RCC_OscConfig+0xd4>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10c      	bne.n	8004338 <HAL_RCC_OscConfig+0x98>
 800431e:	4b7b      	ldr	r3, [pc, #492]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a7a      	ldr	r2, [pc, #488]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004328:	6013      	str	r3, [r2, #0]
 800432a:	4b78      	ldr	r3, [pc, #480]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a77      	ldr	r2, [pc, #476]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004330:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	e01d      	b.n	8004374 <HAL_RCC_OscConfig+0xd4>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004340:	d10c      	bne.n	800435c <HAL_RCC_OscConfig+0xbc>
 8004342:	4b72      	ldr	r3, [pc, #456]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a71      	ldr	r2, [pc, #452]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004348:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800434c:	6013      	str	r3, [r2, #0]
 800434e:	4b6f      	ldr	r3, [pc, #444]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a6e      	ldr	r2, [pc, #440]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004358:	6013      	str	r3, [r2, #0]
 800435a:	e00b      	b.n	8004374 <HAL_RCC_OscConfig+0xd4>
 800435c:	4b6b      	ldr	r3, [pc, #428]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a6a      	ldr	r2, [pc, #424]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004362:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004366:	6013      	str	r3, [r2, #0]
 8004368:	4b68      	ldr	r3, [pc, #416]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a67      	ldr	r2, [pc, #412]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 800436e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004372:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d013      	beq.n	80043a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437c:	f7fe ffe6 	bl	800334c <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004384:	f7fe ffe2 	bl	800334c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b64      	cmp	r3, #100	; 0x64
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e200      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004396:	4b5d      	ldr	r3, [pc, #372]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0f0      	beq.n	8004384 <HAL_RCC_OscConfig+0xe4>
 80043a2:	e014      	b.n	80043ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a4:	f7fe ffd2 	bl	800334c <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ac:	f7fe ffce 	bl	800334c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b64      	cmp	r3, #100	; 0x64
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e1ec      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043be:	4b53      	ldr	r3, [pc, #332]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1f0      	bne.n	80043ac <HAL_RCC_OscConfig+0x10c>
 80043ca:	e000      	b.n	80043ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d063      	beq.n	80044a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043da:	4b4c      	ldr	r3, [pc, #304]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00b      	beq.n	80043fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043e6:	4b49      	ldr	r3, [pc, #292]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b08      	cmp	r3, #8
 80043f0:	d11c      	bne.n	800442c <HAL_RCC_OscConfig+0x18c>
 80043f2:	4b46      	ldr	r3, [pc, #280]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d116      	bne.n	800442c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043fe:	4b43      	ldr	r3, [pc, #268]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d005      	beq.n	8004416 <HAL_RCC_OscConfig+0x176>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d001      	beq.n	8004416 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e1c0      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004416:	4b3d      	ldr	r3, [pc, #244]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	4939      	ldr	r1, [pc, #228]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004426:	4313      	orrs	r3, r2
 8004428:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800442a:	e03a      	b.n	80044a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d020      	beq.n	8004476 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004434:	4b36      	ldr	r3, [pc, #216]	; (8004510 <HAL_RCC_OscConfig+0x270>)
 8004436:	2201      	movs	r2, #1
 8004438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443a:	f7fe ff87 	bl	800334c <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004442:	f7fe ff83 	bl	800334c <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e1a1      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004454:	4b2d      	ldr	r3, [pc, #180]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0f0      	beq.n	8004442 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004460:	4b2a      	ldr	r3, [pc, #168]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4927      	ldr	r1, [pc, #156]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004470:	4313      	orrs	r3, r2
 8004472:	600b      	str	r3, [r1, #0]
 8004474:	e015      	b.n	80044a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004476:	4b26      	ldr	r3, [pc, #152]	; (8004510 <HAL_RCC_OscConfig+0x270>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fe ff66 	bl	800334c <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004484:	f7fe ff62 	bl	800334c <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e180      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004496:	4b1d      	ldr	r3, [pc, #116]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0308 	and.w	r3, r3, #8
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d03a      	beq.n	8004524 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d019      	beq.n	80044ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044b6:	4b17      	ldr	r3, [pc, #92]	; (8004514 <HAL_RCC_OscConfig+0x274>)
 80044b8:	2201      	movs	r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044bc:	f7fe ff46 	bl	800334c <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c4:	f7fe ff42 	bl	800334c <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e160      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044d6:	4b0d      	ldr	r3, [pc, #52]	; (800450c <HAL_RCC_OscConfig+0x26c>)
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0f0      	beq.n	80044c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044e2:	2001      	movs	r0, #1
 80044e4:	f000 face 	bl	8004a84 <RCC_Delay>
 80044e8:	e01c      	b.n	8004524 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ea:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <HAL_RCC_OscConfig+0x274>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f0:	f7fe ff2c 	bl	800334c <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f6:	e00f      	b.n	8004518 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f8:	f7fe ff28 	bl	800334c <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d908      	bls.n	8004518 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e146      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
 800450a:	bf00      	nop
 800450c:	40021000 	.word	0x40021000
 8004510:	42420000 	.word	0x42420000
 8004514:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004518:	4b92      	ldr	r3, [pc, #584]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 800451a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1e9      	bne.n	80044f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 80a6 	beq.w	800467e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004532:	2300      	movs	r3, #0
 8004534:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004536:	4b8b      	ldr	r3, [pc, #556]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10d      	bne.n	800455e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004542:	4b88      	ldr	r3, [pc, #544]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	4a87      	ldr	r2, [pc, #540]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800454c:	61d3      	str	r3, [r2, #28]
 800454e:	4b85      	ldr	r3, [pc, #532]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004556:	60bb      	str	r3, [r7, #8]
 8004558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800455a:	2301      	movs	r3, #1
 800455c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800455e:	4b82      	ldr	r3, [pc, #520]	; (8004768 <HAL_RCC_OscConfig+0x4c8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004566:	2b00      	cmp	r3, #0
 8004568:	d118      	bne.n	800459c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800456a:	4b7f      	ldr	r3, [pc, #508]	; (8004768 <HAL_RCC_OscConfig+0x4c8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a7e      	ldr	r2, [pc, #504]	; (8004768 <HAL_RCC_OscConfig+0x4c8>)
 8004570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004576:	f7fe fee9 	bl	800334c <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800457e:	f7fe fee5 	bl	800334c <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b64      	cmp	r3, #100	; 0x64
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e103      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004590:	4b75      	ldr	r3, [pc, #468]	; (8004768 <HAL_RCC_OscConfig+0x4c8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004598:	2b00      	cmp	r3, #0
 800459a:	d0f0      	beq.n	800457e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d106      	bne.n	80045b2 <HAL_RCC_OscConfig+0x312>
 80045a4:	4b6f      	ldr	r3, [pc, #444]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	4a6e      	ldr	r2, [pc, #440]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6213      	str	r3, [r2, #32]
 80045b0:	e02d      	b.n	800460e <HAL_RCC_OscConfig+0x36e>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10c      	bne.n	80045d4 <HAL_RCC_OscConfig+0x334>
 80045ba:	4b6a      	ldr	r3, [pc, #424]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	4a69      	ldr	r2, [pc, #420]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	f023 0301 	bic.w	r3, r3, #1
 80045c4:	6213      	str	r3, [r2, #32]
 80045c6:	4b67      	ldr	r3, [pc, #412]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	4a66      	ldr	r2, [pc, #408]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045cc:	f023 0304 	bic.w	r3, r3, #4
 80045d0:	6213      	str	r3, [r2, #32]
 80045d2:	e01c      	b.n	800460e <HAL_RCC_OscConfig+0x36e>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	2b05      	cmp	r3, #5
 80045da:	d10c      	bne.n	80045f6 <HAL_RCC_OscConfig+0x356>
 80045dc:	4b61      	ldr	r3, [pc, #388]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	4a60      	ldr	r2, [pc, #384]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045e2:	f043 0304 	orr.w	r3, r3, #4
 80045e6:	6213      	str	r3, [r2, #32]
 80045e8:	4b5e      	ldr	r3, [pc, #376]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	4a5d      	ldr	r2, [pc, #372]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045ee:	f043 0301 	orr.w	r3, r3, #1
 80045f2:	6213      	str	r3, [r2, #32]
 80045f4:	e00b      	b.n	800460e <HAL_RCC_OscConfig+0x36e>
 80045f6:	4b5b      	ldr	r3, [pc, #364]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	4a5a      	ldr	r2, [pc, #360]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80045fc:	f023 0301 	bic.w	r3, r3, #1
 8004600:	6213      	str	r3, [r2, #32]
 8004602:	4b58      	ldr	r3, [pc, #352]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	4a57      	ldr	r2, [pc, #348]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004608:	f023 0304 	bic.w	r3, r3, #4
 800460c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d015      	beq.n	8004642 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004616:	f7fe fe99 	bl	800334c <HAL_GetTick>
 800461a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800461c:	e00a      	b.n	8004634 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800461e:	f7fe fe95 	bl	800334c <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	f241 3288 	movw	r2, #5000	; 0x1388
 800462c:	4293      	cmp	r3, r2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e0b1      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004634:	4b4b      	ldr	r3, [pc, #300]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0ee      	beq.n	800461e <HAL_RCC_OscConfig+0x37e>
 8004640:	e014      	b.n	800466c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004642:	f7fe fe83 	bl	800334c <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004648:	e00a      	b.n	8004660 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800464a:	f7fe fe7f 	bl	800334c <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	f241 3288 	movw	r2, #5000	; 0x1388
 8004658:	4293      	cmp	r3, r2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e09b      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004660:	4b40      	ldr	r3, [pc, #256]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1ee      	bne.n	800464a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800466c:	7dfb      	ldrb	r3, [r7, #23]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d105      	bne.n	800467e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004672:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	4a3b      	ldr	r2, [pc, #236]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 8004678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800467c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	69db      	ldr	r3, [r3, #28]
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 8087 	beq.w	8004796 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004688:	4b36      	ldr	r3, [pc, #216]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f003 030c 	and.w	r3, r3, #12
 8004690:	2b08      	cmp	r3, #8
 8004692:	d061      	beq.n	8004758 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	2b02      	cmp	r3, #2
 800469a:	d146      	bne.n	800472a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800469c:	4b33      	ldr	r3, [pc, #204]	; (800476c <HAL_RCC_OscConfig+0x4cc>)
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a2:	f7fe fe53 	bl	800334c <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046aa:	f7fe fe4f 	bl	800334c <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e06d      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046bc:	4b29      	ldr	r3, [pc, #164]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1f0      	bne.n	80046aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d0:	d108      	bne.n	80046e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046d2:	4b24      	ldr	r3, [pc, #144]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	4921      	ldr	r1, [pc, #132]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046e4:	4b1f      	ldr	r3, [pc, #124]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a19      	ldr	r1, [r3, #32]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	430b      	orrs	r3, r1
 80046f6:	491b      	ldr	r1, [pc, #108]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046fc:	4b1b      	ldr	r3, [pc, #108]	; (800476c <HAL_RCC_OscConfig+0x4cc>)
 80046fe:	2201      	movs	r2, #1
 8004700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004702:	f7fe fe23 	bl	800334c <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800470a:	f7fe fe1f 	bl	800334c <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e03d      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800471c:	4b11      	ldr	r3, [pc, #68]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <HAL_RCC_OscConfig+0x46a>
 8004728:	e035      	b.n	8004796 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800472a:	4b10      	ldr	r3, [pc, #64]	; (800476c <HAL_RCC_OscConfig+0x4cc>)
 800472c:	2200      	movs	r2, #0
 800472e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004730:	f7fe fe0c 	bl	800334c <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fe fe08 	bl	800334c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e026      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800474a:	4b06      	ldr	r3, [pc, #24]	; (8004764 <HAL_RCC_OscConfig+0x4c4>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f0      	bne.n	8004738 <HAL_RCC_OscConfig+0x498>
 8004756:	e01e      	b.n	8004796 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d107      	bne.n	8004770 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e019      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
 8004764:	40021000 	.word	0x40021000
 8004768:	40007000 	.word	0x40007000
 800476c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004770:	4b0b      	ldr	r3, [pc, #44]	; (80047a0 <HAL_RCC_OscConfig+0x500>)
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	429a      	cmp	r2, r3
 8004782:	d106      	bne.n	8004792 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478e:	429a      	cmp	r2, r3
 8004790:	d001      	beq.n	8004796 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000

080047a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e0d0      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047b8:	4b6a      	ldr	r3, [pc, #424]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d910      	bls.n	80047e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c6:	4b67      	ldr	r3, [pc, #412]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f023 0207 	bic.w	r2, r3, #7
 80047ce:	4965      	ldr	r1, [pc, #404]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d6:	4b63      	ldr	r3, [pc, #396]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0307 	and.w	r3, r3, #7
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d001      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0b8      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d020      	beq.n	8004836 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004800:	4b59      	ldr	r3, [pc, #356]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4a58      	ldr	r2, [pc, #352]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004806:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800480a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b00      	cmp	r3, #0
 8004816:	d005      	beq.n	8004824 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004818:	4b53      	ldr	r3, [pc, #332]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	4a52      	ldr	r2, [pc, #328]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800481e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004822:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004824:	4b50      	ldr	r3, [pc, #320]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	494d      	ldr	r1, [pc, #308]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004832:	4313      	orrs	r3, r2
 8004834:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d040      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d107      	bne.n	800485a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484a:	4b47      	ldr	r3, [pc, #284]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d115      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e07f      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d107      	bne.n	8004872 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004862:	4b41      	ldr	r3, [pc, #260]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d109      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e073      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004872:	4b3d      	ldr	r3, [pc, #244]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e06b      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004882:	4b39      	ldr	r3, [pc, #228]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f023 0203 	bic.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	4936      	ldr	r1, [pc, #216]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004890:	4313      	orrs	r3, r2
 8004892:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004894:	f7fe fd5a 	bl	800334c <HAL_GetTick>
 8004898:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800489c:	f7fe fd56 	bl	800334c <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e053      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048b2:	4b2d      	ldr	r3, [pc, #180]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f003 020c 	and.w	r2, r3, #12
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d1eb      	bne.n	800489c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048c4:	4b27      	ldr	r3, [pc, #156]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d210      	bcs.n	80048f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d2:	4b24      	ldr	r3, [pc, #144]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 0207 	bic.w	r2, r3, #7
 80048da:	4922      	ldr	r1, [pc, #136]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b20      	ldr	r3, [pc, #128]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e032      	b.n	800495a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004900:	4b19      	ldr	r3, [pc, #100]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	4916      	ldr	r1, [pc, #88]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800490e:	4313      	orrs	r3, r2
 8004910:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0308 	and.w	r3, r3, #8
 800491a:	2b00      	cmp	r3, #0
 800491c:	d009      	beq.n	8004932 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800491e:	4b12      	ldr	r3, [pc, #72]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	490e      	ldr	r1, [pc, #56]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800492e:	4313      	orrs	r3, r2
 8004930:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004932:	f000 f821 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8004936:	4602      	mov	r2, r0
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	091b      	lsrs	r3, r3, #4
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	490a      	ldr	r1, [pc, #40]	; (800496c <HAL_RCC_ClockConfig+0x1c8>)
 8004944:	5ccb      	ldrb	r3, [r1, r3]
 8004946:	fa22 f303 	lsr.w	r3, r2, r3
 800494a:	4a09      	ldr	r2, [pc, #36]	; (8004970 <HAL_RCC_ClockConfig+0x1cc>)
 800494c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800494e:	4b09      	ldr	r3, [pc, #36]	; (8004974 <HAL_RCC_ClockConfig+0x1d0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f7fe fcb8 	bl	80032c8 <HAL_InitTick>

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40022000 	.word	0x40022000
 8004968:	40021000 	.word	0x40021000
 800496c:	0800aaf4 	.word	0x0800aaf4
 8004970:	2000000c 	.word	0x2000000c
 8004974:	20000010 	.word	0x20000010

08004978 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	2300      	movs	r3, #0
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
 800498a:	2300      	movs	r3, #0
 800498c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800498e:	2300      	movs	r3, #0
 8004990:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004992:	4b1e      	ldr	r3, [pc, #120]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x94>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 030c 	and.w	r3, r3, #12
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d002      	beq.n	80049a8 <HAL_RCC_GetSysClockFreq+0x30>
 80049a2:	2b08      	cmp	r3, #8
 80049a4:	d003      	beq.n	80049ae <HAL_RCC_GetSysClockFreq+0x36>
 80049a6:	e027      	b.n	80049f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049a8:	4b19      	ldr	r3, [pc, #100]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x98>)
 80049aa:	613b      	str	r3, [r7, #16]
      break;
 80049ac:	e027      	b.n	80049fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	0c9b      	lsrs	r3, r3, #18
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	4a17      	ldr	r2, [pc, #92]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80049b8:	5cd3      	ldrb	r3, [r2, r3]
 80049ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d010      	beq.n	80049e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049c6:	4b11      	ldr	r3, [pc, #68]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x94>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	0c5b      	lsrs	r3, r3, #17
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	4a11      	ldr	r2, [pc, #68]	; (8004a18 <HAL_RCC_GetSysClockFreq+0xa0>)
 80049d2:	5cd3      	ldrb	r3, [r2, r3]
 80049d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a0d      	ldr	r2, [pc, #52]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x98>)
 80049da:	fb03 f202 	mul.w	r2, r3, r2
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	e004      	b.n	80049f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a0c      	ldr	r2, [pc, #48]	; (8004a1c <HAL_RCC_GetSysClockFreq+0xa4>)
 80049ec:	fb02 f303 	mul.w	r3, r2, r3
 80049f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	613b      	str	r3, [r7, #16]
      break;
 80049f6:	e002      	b.n	80049fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049f8:	4b05      	ldr	r3, [pc, #20]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x98>)
 80049fa:	613b      	str	r3, [r7, #16]
      break;
 80049fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049fe:	693b      	ldr	r3, [r7, #16]
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	371c      	adds	r7, #28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bc80      	pop	{r7}
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	007a1200 	.word	0x007a1200
 8004a14:	0800ab0c 	.word	0x0800ab0c
 8004a18:	0800ab1c 	.word	0x0800ab1c
 8004a1c:	003d0900 	.word	0x003d0900

08004a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a24:	4b02      	ldr	r3, [pc, #8]	; (8004a30 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a26:	681b      	ldr	r3, [r3, #0]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr
 8004a30:	2000000c 	.word	0x2000000c

08004a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a38:	f7ff fff2 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	f003 0307 	and.w	r3, r3, #7
 8004a48:	4903      	ldr	r1, [pc, #12]	; (8004a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a4a:	5ccb      	ldrb	r3, [r1, r3]
 8004a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40021000 	.word	0x40021000
 8004a58:	0800ab04 	.word	0x0800ab04

08004a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a60:	f7ff ffde 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a64:	4602      	mov	r2, r0
 8004a66:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	0adb      	lsrs	r3, r3, #11
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	4903      	ldr	r1, [pc, #12]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a72:	5ccb      	ldrb	r3, [r1, r3]
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	0800ab04 	.word	0x0800ab04

08004a84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <RCC_Delay+0x34>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a0a      	ldr	r2, [pc, #40]	; (8004abc <RCC_Delay+0x38>)
 8004a92:	fba2 2303 	umull	r2, r3, r2, r3
 8004a96:	0a5b      	lsrs	r3, r3, #9
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004aa0:	bf00      	nop
  }
  while (Delay --);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	1e5a      	subs	r2, r3, #1
 8004aa6:	60fa      	str	r2, [r7, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1f9      	bne.n	8004aa0 <RCC_Delay+0x1c>
}
 8004aac:	bf00      	nop
 8004aae:	bf00      	nop
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr
 8004ab8:	2000000c 	.word	0x2000000c
 8004abc:	10624dd3 	.word	0x10624dd3

08004ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	2300      	movs	r3, #0
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d07d      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004adc:	2300      	movs	r3, #0
 8004ade:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ae0:	4b4f      	ldr	r3, [pc, #316]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ae2:	69db      	ldr	r3, [r3, #28]
 8004ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10d      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aec:	4b4c      	ldr	r3, [pc, #304]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	4a4b      	ldr	r2, [pc, #300]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af6:	61d3      	str	r3, [r2, #28]
 8004af8:	4b49      	ldr	r3, [pc, #292]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b04:	2301      	movs	r3, #1
 8004b06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b08:	4b46      	ldr	r3, [pc, #280]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d118      	bne.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b14:	4b43      	ldr	r3, [pc, #268]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a42      	ldr	r2, [pc, #264]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b20:	f7fe fc14 	bl	800334c <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b26:	e008      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b28:	f7fe fc10 	bl	800334c <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b64      	cmp	r3, #100	; 0x64
 8004b34:	d901      	bls.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e06d      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3a:	4b3a      	ldr	r3, [pc, #232]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d0f0      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b46:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d02e      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d027      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b64:	4b2e      	ldr	r3, [pc, #184]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b6e:	4b2e      	ldr	r3, [pc, #184]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b70:	2201      	movs	r2, #1
 8004b72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b74:	4b2c      	ldr	r3, [pc, #176]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b7a:	4a29      	ldr	r2, [pc, #164]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d014      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b8a:	f7fe fbdf 	bl	800334c <HAL_GetTick>
 8004b8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b90:	e00a      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b92:	f7fe fbdb 	bl	800334c <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e036      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba8:	4b1d      	ldr	r3, [pc, #116]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0ee      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bb4:	4b1a      	ldr	r3, [pc, #104]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	4917      	ldr	r1, [pc, #92]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004bc6:	7dfb      	ldrb	r3, [r7, #23]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d105      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bcc:	4b14      	ldr	r3, [pc, #80]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	4a13      	ldr	r2, [pc, #76]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d008      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004be4:	4b0e      	ldr	r3, [pc, #56]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	490b      	ldr	r1, [pc, #44]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0310 	and.w	r3, r3, #16
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d008      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c02:	4b07      	ldr	r3, [pc, #28]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	4904      	ldr	r1, [pc, #16]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40021000 	.word	0x40021000
 8004c24:	40007000 	.word	0x40007000
 8004c28:	42420440 	.word	0x42420440

08004c2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b088      	sub	sp, #32
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	61fb      	str	r3, [r7, #28]
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	2300      	movs	r3, #0
 8004c46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d00a      	beq.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b10      	cmp	r3, #16
 8004c52:	f200 808a 	bhi.w	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d045      	beq.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d075      	beq.n	8004d4e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004c62:	e082      	b.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004c64:	4b46      	ldr	r3, [pc, #280]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004c6a:	4b45      	ldr	r3, [pc, #276]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d07b      	beq.n	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	0c9b      	lsrs	r3, r3, #18
 8004c7a:	f003 030f 	and.w	r3, r3, #15
 8004c7e:	4a41      	ldr	r2, [pc, #260]	; (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004c80:	5cd3      	ldrb	r3, [r2, r3]
 8004c82:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d015      	beq.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c8e:	4b3c      	ldr	r3, [pc, #240]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	0c5b      	lsrs	r3, r3, #17
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	4a3b      	ldr	r2, [pc, #236]	; (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004c9a:	5cd3      	ldrb	r3, [r2, r3]
 8004c9c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00d      	beq.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004ca8:	4a38      	ldr	r2, [pc, #224]	; (8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	61fb      	str	r3, [r7, #28]
 8004cb8:	e004      	b.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	4a34      	ldr	r2, [pc, #208]	; (8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004cbe:	fb02 f303 	mul.w	r3, r2, r3
 8004cc2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004cc4:	4b2e      	ldr	r3, [pc, #184]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cd0:	d102      	bne.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	61bb      	str	r3, [r7, #24]
      break;
 8004cd6:	e04a      	b.n	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4a2d      	ldr	r2, [pc, #180]	; (8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	085b      	lsrs	r3, r3, #1
 8004ce4:	61bb      	str	r3, [r7, #24]
      break;
 8004ce6:	e042      	b.n	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004ce8:	4b25      	ldr	r3, [pc, #148]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cf8:	d108      	bne.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d003      	beq.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004d04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d08:	61bb      	str	r3, [r7, #24]
 8004d0a:	e01f      	b.n	8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d16:	d109      	bne.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004d18:	4b19      	ldr	r3, [pc, #100]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004d24:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004d28:	61bb      	str	r3, [r7, #24]
 8004d2a:	e00f      	b.n	8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d36:	d11c      	bne.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004d38:	4b11      	ldr	r3, [pc, #68]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d016      	beq.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004d44:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004d48:	61bb      	str	r3, [r7, #24]
      break;
 8004d4a:	e012      	b.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004d4c:	e011      	b.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004d4e:	f7ff fe85 	bl	8004a5c <HAL_RCC_GetPCLK2Freq>
 8004d52:	4602      	mov	r2, r0
 8004d54:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	0b9b      	lsrs	r3, r3, #14
 8004d5a:	f003 0303 	and.w	r3, r3, #3
 8004d5e:	3301      	adds	r3, #1
 8004d60:	005b      	lsls	r3, r3, #1
 8004d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d66:	61bb      	str	r3, [r7, #24]
      break;
 8004d68:	e004      	b.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d6a:	bf00      	nop
 8004d6c:	e002      	b.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e000      	b.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d72:	bf00      	nop
    }
  }
  return (frequency);
 8004d74:	69bb      	ldr	r3, [r7, #24]
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3720      	adds	r7, #32
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	40021000 	.word	0x40021000
 8004d84:	0800ab20 	.word	0x0800ab20
 8004d88:	0800ab30 	.word	0x0800ab30
 8004d8c:	007a1200 	.word	0x007a1200
 8004d90:	003d0900 	.word	0x003d0900
 8004d94:	aaaaaaab 	.word	0xaaaaaaab

08004d98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e041      	b.n	8004e2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d106      	bne.n	8004dc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fe f8b6 	bl	8002f30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	f000 fd36 	bl	8005848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d001      	beq.n	8004e50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e032      	b.n	8004eb6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a18      	ldr	r2, [pc, #96]	; (8004ec0 <HAL_TIM_Base_Start+0x88>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00e      	beq.n	8004e80 <HAL_TIM_Base_Start+0x48>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e6a:	d009      	beq.n	8004e80 <HAL_TIM_Base_Start+0x48>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a14      	ldr	r2, [pc, #80]	; (8004ec4 <HAL_TIM_Base_Start+0x8c>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <HAL_TIM_Base_Start+0x48>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a13      	ldr	r2, [pc, #76]	; (8004ec8 <HAL_TIM_Base_Start+0x90>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d111      	bne.n	8004ea4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b06      	cmp	r3, #6
 8004e90:	d010      	beq.n	8004eb4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f042 0201 	orr.w	r2, r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea2:	e007      	b.n	8004eb4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0201 	orr.w	r2, r2, #1
 8004eb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr
 8004ec0:	40012c00 	.word	0x40012c00
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800

08004ecc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d001      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e03a      	b.n	8004f5a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0201 	orr.w	r2, r2, #1
 8004efa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a18      	ldr	r2, [pc, #96]	; (8004f64 <HAL_TIM_Base_Start_IT+0x98>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00e      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f0e:	d009      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d004      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a13      	ldr	r2, [pc, #76]	; (8004f6c <HAL_TIM_Base_Start_IT+0xa0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d111      	bne.n	8004f48 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2b06      	cmp	r3, #6
 8004f34:	d010      	beq.n	8004f58 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f042 0201 	orr.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f46:	e007      	b.n	8004f58 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr
 8004f64:	40012c00 	.word	0x40012c00
 8004f68:	40000400 	.word	0x40000400
 8004f6c:	40000800 	.word	0x40000800

08004f70 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e041      	b.n	8005006 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d106      	bne.n	8004f9c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f839 	bl	800500e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	3304      	adds	r3, #4
 8004fac:	4619      	mov	r1, r3
 8004fae:	4610      	mov	r0, r2
 8004fb0:	f000 fc4a 	bl	8005848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e041      	b.n	80050b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d106      	bne.n	800504c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f839 	bl	80050be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3304      	adds	r3, #4
 800505c:	4619      	mov	r1, r3
 800505e:	4610      	mov	r0, r2
 8005060:	f000 fbf2 	bl	8005848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050be:	b480      	push	{r7}
 80050c0:	b083      	sub	sp, #12
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr

080050d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d109      	bne.n	80050f4 <HAL_TIM_PWM_Start+0x24>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	bf14      	ite	ne
 80050ec:	2301      	movne	r3, #1
 80050ee:	2300      	moveq	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	e022      	b.n	800513a <HAL_TIM_PWM_Start+0x6a>
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d109      	bne.n	800510e <HAL_TIM_PWM_Start+0x3e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b01      	cmp	r3, #1
 8005104:	bf14      	ite	ne
 8005106:	2301      	movne	r3, #1
 8005108:	2300      	moveq	r3, #0
 800510a:	b2db      	uxtb	r3, r3
 800510c:	e015      	b.n	800513a <HAL_TIM_PWM_Start+0x6a>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d109      	bne.n	8005128 <HAL_TIM_PWM_Start+0x58>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b01      	cmp	r3, #1
 800511e:	bf14      	ite	ne
 8005120:	2301      	movne	r3, #1
 8005122:	2300      	moveq	r3, #0
 8005124:	b2db      	uxtb	r3, r3
 8005126:	e008      	b.n	800513a <HAL_TIM_PWM_Start+0x6a>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b01      	cmp	r3, #1
 8005132:	bf14      	ite	ne
 8005134:	2301      	movne	r3, #1
 8005136:	2300      	moveq	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e05e      	b.n	8005200 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d104      	bne.n	8005152 <HAL_TIM_PWM_Start+0x82>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005150:	e013      	b.n	800517a <HAL_TIM_PWM_Start+0xaa>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b04      	cmp	r3, #4
 8005156:	d104      	bne.n	8005162 <HAL_TIM_PWM_Start+0x92>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005160:	e00b      	b.n	800517a <HAL_TIM_PWM_Start+0xaa>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d104      	bne.n	8005172 <HAL_TIM_PWM_Start+0xa2>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2202      	movs	r2, #2
 800516c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005170:	e003      	b.n	800517a <HAL_TIM_PWM_Start+0xaa>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2201      	movs	r2, #1
 8005180:	6839      	ldr	r1, [r7, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fde0 	bl	8005d48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a1e      	ldr	r2, [pc, #120]	; (8005208 <HAL_TIM_PWM_Start+0x138>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d107      	bne.n	80051a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a18      	ldr	r2, [pc, #96]	; (8005208 <HAL_TIM_PWM_Start+0x138>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00e      	beq.n	80051ca <HAL_TIM_PWM_Start+0xfa>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b4:	d009      	beq.n	80051ca <HAL_TIM_PWM_Start+0xfa>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a14      	ldr	r2, [pc, #80]	; (800520c <HAL_TIM_PWM_Start+0x13c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIM_PWM_Start+0xfa>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a12      	ldr	r2, [pc, #72]	; (8005210 <HAL_TIM_PWM_Start+0x140>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d111      	bne.n	80051ee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d010      	beq.n	80051fe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0201 	orr.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ec:	e007      	b.n	80051fe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f042 0201 	orr.w	r2, r2, #1
 80051fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	40012c00 	.word	0x40012c00
 800520c:	40000400 	.word	0x40000400
 8005210:	40000800 	.word	0x40000800

08005214 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b02      	cmp	r3, #2
 8005228:	d122      	bne.n	8005270 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b02      	cmp	r3, #2
 8005236:	d11b      	bne.n	8005270 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0202 	mvn.w	r2, #2
 8005240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fadb 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 800525c:	e005      	b.n	800526a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 face 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 fadd 	bl	8005824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b04      	cmp	r3, #4
 800527c:	d122      	bne.n	80052c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f003 0304 	and.w	r3, r3, #4
 8005288:	2b04      	cmp	r3, #4
 800528a:	d11b      	bne.n	80052c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0204 	mvn.w	r2, #4
 8005294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fab1 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 80052b0:	e005      	b.n	80052be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 faa4 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 fab3 	bl	8005824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0308 	and.w	r3, r3, #8
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d122      	bne.n	8005318 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0308 	and.w	r3, r3, #8
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d11b      	bne.n	8005318 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0208 	mvn.w	r2, #8
 80052e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2204      	movs	r2, #4
 80052ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fa87 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 8005304:	e005      	b.n	8005312 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fa7a 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 fa89 	bl	8005824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f003 0310 	and.w	r3, r3, #16
 8005322:	2b10      	cmp	r3, #16
 8005324:	d122      	bne.n	800536c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	f003 0310 	and.w	r3, r3, #16
 8005330:	2b10      	cmp	r3, #16
 8005332:	d11b      	bne.n	800536c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0210 	mvn.w	r2, #16
 800533c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2208      	movs	r2, #8
 8005342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fa5d 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 8005358:	e005      	b.n	8005366 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fa50 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 fa5f 	bl	8005824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b01      	cmp	r3, #1
 8005378:	d10e      	bne.n	8005398 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b01      	cmp	r3, #1
 8005386:	d107      	bne.n	8005398 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0201 	mvn.w	r2, #1
 8005390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fa2b 	bl	80057ee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a2:	2b80      	cmp	r3, #128	; 0x80
 80053a4:	d10e      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b0:	2b80      	cmp	r3, #128	; 0x80
 80053b2:	d107      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fd4d 	bl	8005e5e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ce:	2b40      	cmp	r3, #64	; 0x40
 80053d0:	d10e      	bne.n	80053f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053dc:	2b40      	cmp	r3, #64	; 0x40
 80053de:	d107      	bne.n	80053f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fa23 	bl	8005836 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f003 0320 	and.w	r3, r3, #32
 80053fa:	2b20      	cmp	r3, #32
 80053fc:	d10e      	bne.n	800541c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b20      	cmp	r3, #32
 800540a:	d107      	bne.n	800541c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f06f 0220 	mvn.w	r2, #32
 8005414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 fd18 	bl	8005e4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800541c:	bf00      	nop
 800541e:	3708      	adds	r7, #8
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800543a:	2b01      	cmp	r3, #1
 800543c:	d101      	bne.n	8005442 <HAL_TIM_OC_ConfigChannel+0x1e>
 800543e:	2302      	movs	r3, #2
 8005440:	e048      	b.n	80054d4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b0c      	cmp	r3, #12
 800544e:	d839      	bhi.n	80054c4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005450:	a201      	add	r2, pc, #4	; (adr r2, 8005458 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005456:	bf00      	nop
 8005458:	0800548d 	.word	0x0800548d
 800545c:	080054c5 	.word	0x080054c5
 8005460:	080054c5 	.word	0x080054c5
 8005464:	080054c5 	.word	0x080054c5
 8005468:	0800549b 	.word	0x0800549b
 800546c:	080054c5 	.word	0x080054c5
 8005470:	080054c5 	.word	0x080054c5
 8005474:	080054c5 	.word	0x080054c5
 8005478:	080054a9 	.word	0x080054a9
 800547c:	080054c5 	.word	0x080054c5
 8005480:	080054c5 	.word	0x080054c5
 8005484:	080054c5 	.word	0x080054c5
 8005488:	080054b7 	.word	0x080054b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68b9      	ldr	r1, [r7, #8]
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fa3a 	bl	800590c <TIM_OC1_SetConfig>
      break;
 8005498:	e017      	b.n	80054ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f000 fa99 	bl	80059d8 <TIM_OC2_SetConfig>
      break;
 80054a6:	e010      	b.n	80054ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68b9      	ldr	r1, [r7, #8]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fafc 	bl	8005aac <TIM_OC3_SetConfig>
      break;
 80054b4:	e009      	b.n	80054ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68b9      	ldr	r1, [r7, #8]
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fb5f 	bl	8005b80 <TIM_OC4_SetConfig>
      break;
 80054c2:	e002      	b.n	80054ca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	75fb      	strb	r3, [r7, #23]
      break;
 80054c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3718      	adds	r7, #24
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054e8:	2300      	movs	r3, #0
 80054ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e0ae      	b.n	8005658 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b0c      	cmp	r3, #12
 8005506:	f200 809f 	bhi.w	8005648 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800550a:	a201      	add	r2, pc, #4	; (adr r2, 8005510 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800550c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005510:	08005545 	.word	0x08005545
 8005514:	08005649 	.word	0x08005649
 8005518:	08005649 	.word	0x08005649
 800551c:	08005649 	.word	0x08005649
 8005520:	08005585 	.word	0x08005585
 8005524:	08005649 	.word	0x08005649
 8005528:	08005649 	.word	0x08005649
 800552c:	08005649 	.word	0x08005649
 8005530:	080055c7 	.word	0x080055c7
 8005534:	08005649 	.word	0x08005649
 8005538:	08005649 	.word	0x08005649
 800553c:	08005649 	.word	0x08005649
 8005540:	08005607 	.word	0x08005607
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68b9      	ldr	r1, [r7, #8]
 800554a:	4618      	mov	r0, r3
 800554c:	f000 f9de 	bl	800590c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	699a      	ldr	r2, [r3, #24]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f042 0208 	orr.w	r2, r2, #8
 800555e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0204 	bic.w	r2, r2, #4
 800556e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6999      	ldr	r1, [r3, #24]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	619a      	str	r2, [r3, #24]
      break;
 8005582:	e064      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68b9      	ldr	r1, [r7, #8]
 800558a:	4618      	mov	r0, r3
 800558c:	f000 fa24 	bl	80059d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800559e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6999      	ldr	r1, [r3, #24]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	021a      	lsls	r2, r3, #8
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	619a      	str	r2, [r3, #24]
      break;
 80055c4:	e043      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68b9      	ldr	r1, [r7, #8]
 80055cc:	4618      	mov	r0, r3
 80055ce:	f000 fa6d 	bl	8005aac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	69da      	ldr	r2, [r3, #28]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0208 	orr.w	r2, r2, #8
 80055e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0204 	bic.w	r2, r2, #4
 80055f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69d9      	ldr	r1, [r3, #28]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	61da      	str	r2, [r3, #28]
      break;
 8005604:	e023      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68b9      	ldr	r1, [r7, #8]
 800560c:	4618      	mov	r0, r3
 800560e:	f000 fab7 	bl	8005b80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69da      	ldr	r2, [r3, #28]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69d9      	ldr	r1, [r3, #28]
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	021a      	lsls	r2, r3, #8
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	61da      	str	r2, [r3, #28]
      break;
 8005646:	e002      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	75fb      	strb	r3, [r7, #23]
      break;
 800564c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005656:	7dfb      	ldrb	r3, [r7, #23]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800566a:	2300      	movs	r3, #0
 800566c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005674:	2b01      	cmp	r3, #1
 8005676:	d101      	bne.n	800567c <HAL_TIM_ConfigClockSource+0x1c>
 8005678:	2302      	movs	r3, #2
 800567a:	e0b4      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x186>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800569a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056b4:	d03e      	beq.n	8005734 <HAL_TIM_ConfigClockSource+0xd4>
 80056b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056ba:	f200 8087 	bhi.w	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056c2:	f000 8086 	beq.w	80057d2 <HAL_TIM_ConfigClockSource+0x172>
 80056c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ca:	d87f      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056cc:	2b70      	cmp	r3, #112	; 0x70
 80056ce:	d01a      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0xa6>
 80056d0:	2b70      	cmp	r3, #112	; 0x70
 80056d2:	d87b      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056d4:	2b60      	cmp	r3, #96	; 0x60
 80056d6:	d050      	beq.n	800577a <HAL_TIM_ConfigClockSource+0x11a>
 80056d8:	2b60      	cmp	r3, #96	; 0x60
 80056da:	d877      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056dc:	2b50      	cmp	r3, #80	; 0x50
 80056de:	d03c      	beq.n	800575a <HAL_TIM_ConfigClockSource+0xfa>
 80056e0:	2b50      	cmp	r3, #80	; 0x50
 80056e2:	d873      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056e4:	2b40      	cmp	r3, #64	; 0x40
 80056e6:	d058      	beq.n	800579a <HAL_TIM_ConfigClockSource+0x13a>
 80056e8:	2b40      	cmp	r3, #64	; 0x40
 80056ea:	d86f      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056ec:	2b30      	cmp	r3, #48	; 0x30
 80056ee:	d064      	beq.n	80057ba <HAL_TIM_ConfigClockSource+0x15a>
 80056f0:	2b30      	cmp	r3, #48	; 0x30
 80056f2:	d86b      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d060      	beq.n	80057ba <HAL_TIM_ConfigClockSource+0x15a>
 80056f8:	2b20      	cmp	r3, #32
 80056fa:	d867      	bhi.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d05c      	beq.n	80057ba <HAL_TIM_ConfigClockSource+0x15a>
 8005700:	2b10      	cmp	r3, #16
 8005702:	d05a      	beq.n	80057ba <HAL_TIM_ConfigClockSource+0x15a>
 8005704:	e062      	b.n	80057cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6818      	ldr	r0, [r3, #0]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	6899      	ldr	r1, [r3, #8]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	f000 faf8 	bl	8005d0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005728:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	609a      	str	r2, [r3, #8]
      break;
 8005732:	e04f      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	6899      	ldr	r1, [r3, #8]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f000 fae1 	bl	8005d0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005756:	609a      	str	r2, [r3, #8]
      break;
 8005758:	e03c      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	6859      	ldr	r1, [r3, #4]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	461a      	mov	r2, r3
 8005768:	f000 fa58 	bl	8005c1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2150      	movs	r1, #80	; 0x50
 8005772:	4618      	mov	r0, r3
 8005774:	f000 faaf 	bl	8005cd6 <TIM_ITRx_SetConfig>
      break;
 8005778:	e02c      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6818      	ldr	r0, [r3, #0]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	6859      	ldr	r1, [r3, #4]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	461a      	mov	r2, r3
 8005788:	f000 fa76 	bl	8005c78 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2160      	movs	r1, #96	; 0x60
 8005792:	4618      	mov	r0, r3
 8005794:	f000 fa9f 	bl	8005cd6 <TIM_ITRx_SetConfig>
      break;
 8005798:	e01c      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6818      	ldr	r0, [r3, #0]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	6859      	ldr	r1, [r3, #4]
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	461a      	mov	r2, r3
 80057a8:	f000 fa38 	bl	8005c1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2140      	movs	r1, #64	; 0x40
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fa8f 	bl	8005cd6 <TIM_ITRx_SetConfig>
      break;
 80057b8:	e00c      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4619      	mov	r1, r3
 80057c4:	4610      	mov	r0, r2
 80057c6:	f000 fa86 	bl	8005cd6 <TIM_ITRx_SetConfig>
      break;
 80057ca:	e003      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
      break;
 80057d0:	e000      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bc80      	pop	{r7}
 80057fe:	4770      	bx	lr

08005800 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	bc80      	pop	{r7}
 8005810:	4770      	bx	lr

08005812 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	bc80      	pop	{r7}
 8005822:	4770      	bx	lr

08005824 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	bc80      	pop	{r7}
 8005834:	4770      	bx	lr

08005836 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a29      	ldr	r2, [pc, #164]	; (8005900 <TIM_Base_SetConfig+0xb8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d00b      	beq.n	8005878 <TIM_Base_SetConfig+0x30>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005866:	d007      	beq.n	8005878 <TIM_Base_SetConfig+0x30>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a26      	ldr	r2, [pc, #152]	; (8005904 <TIM_Base_SetConfig+0xbc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d003      	beq.n	8005878 <TIM_Base_SetConfig+0x30>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a25      	ldr	r2, [pc, #148]	; (8005908 <TIM_Base_SetConfig+0xc0>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d108      	bne.n	800588a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800587e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4313      	orrs	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a1c      	ldr	r2, [pc, #112]	; (8005900 <TIM_Base_SetConfig+0xb8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d00b      	beq.n	80058aa <TIM_Base_SetConfig+0x62>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005898:	d007      	beq.n	80058aa <TIM_Base_SetConfig+0x62>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a19      	ldr	r2, [pc, #100]	; (8005904 <TIM_Base_SetConfig+0xbc>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d003      	beq.n	80058aa <TIM_Base_SetConfig+0x62>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a18      	ldr	r2, [pc, #96]	; (8005908 <TIM_Base_SetConfig+0xc0>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d108      	bne.n	80058bc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a07      	ldr	r2, [pc, #28]	; (8005900 <TIM_Base_SetConfig+0xb8>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d103      	bne.n	80058f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	691a      	ldr	r2, [r3, #16]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	615a      	str	r2, [r3, #20]
}
 80058f6:	bf00      	nop
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bc80      	pop	{r7}
 80058fe:	4770      	bx	lr
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40000400 	.word	0x40000400
 8005908:	40000800 	.word	0x40000800

0800590c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	f023 0201 	bic.w	r2, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800593a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 0302 	bic.w	r3, r3, #2
 8005954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a1c      	ldr	r2, [pc, #112]	; (80059d4 <TIM_OC1_SetConfig+0xc8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d10c      	bne.n	8005982 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f023 0308 	bic.w	r3, r3, #8
 800596e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f023 0304 	bic.w	r3, r3, #4
 8005980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a13      	ldr	r2, [pc, #76]	; (80059d4 <TIM_OC1_SetConfig+0xc8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d111      	bne.n	80059ae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005990:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005998:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	621a      	str	r2, [r3, #32]
}
 80059c8:	bf00      	nop
 80059ca:	371c      	adds	r7, #28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bc80      	pop	{r7}
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40012c00 	.word	0x40012c00

080059d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f023 0210 	bic.w	r2, r3, #16
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 0320 	bic.w	r3, r3, #32
 8005a22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a1d      	ldr	r2, [pc, #116]	; (8005aa8 <TIM_OC2_SetConfig+0xd0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d10d      	bne.n	8005a54 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	011b      	lsls	r3, r3, #4
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a14      	ldr	r2, [pc, #80]	; (8005aa8 <TIM_OC2_SetConfig+0xd0>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d113      	bne.n	8005a84 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	621a      	str	r2, [r3, #32]
}
 8005a9e:	bf00      	nop
 8005aa0:	371c      	adds	r7, #28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc80      	pop	{r7}
 8005aa6:	4770      	bx	lr
 8005aa8:	40012c00 	.word	0x40012c00

08005aac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0303 	bic.w	r3, r3, #3
 8005ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005af4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	021b      	lsls	r3, r3, #8
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a1d      	ldr	r2, [pc, #116]	; (8005b7c <TIM_OC3_SetConfig+0xd0>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d10d      	bne.n	8005b26 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a14      	ldr	r2, [pc, #80]	; (8005b7c <TIM_OC3_SetConfig+0xd0>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d113      	bne.n	8005b56 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	011b      	lsls	r3, r3, #4
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	621a      	str	r2, [r3, #32]
}
 8005b70:	bf00      	nop
 8005b72:	371c      	adds	r7, #28
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bc80      	pop	{r7}
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40012c00 	.word	0x40012c00

08005b80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	021b      	lsls	r3, r3, #8
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	031b      	lsls	r3, r3, #12
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a0f      	ldr	r2, [pc, #60]	; (8005c18 <TIM_OC4_SetConfig+0x98>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d109      	bne.n	8005bf4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005be6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	019b      	lsls	r3, r3, #6
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	621a      	str	r2, [r3, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bc80      	pop	{r7}
 8005c16:	4770      	bx	lr
 8005c18:	40012c00 	.word	0x40012c00

08005c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	f023 0201 	bic.w	r2, r3, #1
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f023 030a 	bic.w	r3, r3, #10
 8005c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	621a      	str	r2, [r3, #32]
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	f023 0210 	bic.w	r2, r3, #16
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	031b      	lsls	r3, r3, #12
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	011b      	lsls	r3, r3, #4
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	621a      	str	r2, [r3, #32]
}
 8005ccc:	bf00      	nop
 8005cce:	371c      	adds	r7, #28
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr

08005cd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	f043 0307 	orr.w	r3, r3, #7
 8005cf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	609a      	str	r2, [r3, #8]
}
 8005d00:	bf00      	nop
 8005d02:	3714      	adds	r7, #20
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bc80      	pop	{r7}
 8005d08:	4770      	bx	lr

08005d0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b087      	sub	sp, #28
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	607a      	str	r2, [r7, #4]
 8005d16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	021a      	lsls	r2, r3, #8
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	609a      	str	r2, [r3, #8]
}
 8005d3e:	bf00      	nop
 8005d40:	371c      	adds	r7, #28
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bc80      	pop	{r7}
 8005d46:	4770      	bx	lr

08005d48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b087      	sub	sp, #28
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 031f 	and.w	r3, r3, #31
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1a      	ldr	r2, [r3, #32]
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a1a      	ldr	r2, [r3, #32]
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f003 031f 	and.w	r3, r3, #31
 8005d7a:	6879      	ldr	r1, [r7, #4]
 8005d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d80:	431a      	orrs	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	621a      	str	r2, [r3, #32]
}
 8005d86:	bf00      	nop
 8005d88:	371c      	adds	r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e046      	b.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a16      	ldr	r2, [pc, #88]	; (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00e      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005df4:	d009      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a12      	ldr	r2, [pc, #72]	; (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a10      	ldr	r2, [pc, #64]	; (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d10c      	bne.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3714      	adds	r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr
 8005e40:	40012c00 	.word	0x40012c00
 8005e44:	40000400 	.word	0x40000400
 8005e48:	40000800 	.word	0x40000800

08005e4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bc80      	pop	{r7}
 8005e5c:	4770      	bx	lr

08005e5e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b083      	sub	sp, #12
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e66:	bf00      	nop
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr

08005e70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e042      	b.n	8005f08 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d106      	bne.n	8005e9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7fd f94a 	bl	8003130 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2224      	movs	r2, #36	; 0x24
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005eb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 fcd5 	bl	8006864 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	691a      	ldr	r2, [r3, #16]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ec8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	695a      	ldr	r2, [r3, #20]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ed8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68da      	ldr	r2, [r3, #12]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ee8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b20      	cmp	r3, #32
 8005f28:	d112      	bne.n	8005f50 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <HAL_UART_Receive_IT+0x26>
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e00b      	b.n	8005f52 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005f40:	88fb      	ldrh	r3, [r7, #6]
 8005f42:	461a      	mov	r2, r3
 8005f44:	68b9      	ldr	r1, [r7, #8]
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 fab7 	bl	80064ba <UART_Start_Receive_IT>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	e000      	b.n	8005f52 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005f50:	2302      	movs	r3, #2
  }
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
	...

08005f5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b0ba      	sub	sp, #232	; 0xe8
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f92:	f003 030f 	and.w	r3, r3, #15
 8005f96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005f9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10f      	bne.n	8005fc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d009      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x66>
 8005fae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fb2:	f003 0320 	and.w	r3, r3, #32
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fb93 	bl	80066e6 <UART_Receive_IT>
      return;
 8005fc0:	e25b      	b.n	800647a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005fc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 80de 	beq.w	8006188 <HAL_UART_IRQHandler+0x22c>
 8005fcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d106      	bne.n	8005fe6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fdc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80d1 	beq.w	8006188 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00b      	beq.n	800600a <HAL_UART_IRQHandler+0xae>
 8005ff2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d005      	beq.n	800600a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006002:	f043 0201 	orr.w	r2, r3, #1
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800600a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800600e:	f003 0304 	and.w	r3, r3, #4
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00b      	beq.n	800602e <HAL_UART_IRQHandler+0xd2>
 8006016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006026:	f043 0202 	orr.w	r2, r3, #2
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800602e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00b      	beq.n	8006052 <HAL_UART_IRQHandler+0xf6>
 800603a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d005      	beq.n	8006052 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604a:	f043 0204 	orr.w	r2, r3, #4
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006056:	f003 0308 	and.w	r3, r3, #8
 800605a:	2b00      	cmp	r3, #0
 800605c:	d011      	beq.n	8006082 <HAL_UART_IRQHandler+0x126>
 800605e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d105      	bne.n	8006076 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800606a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d005      	beq.n	8006082 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607a:	f043 0208 	orr.w	r2, r3, #8
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006086:	2b00      	cmp	r3, #0
 8006088:	f000 81f2 	beq.w	8006470 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800608c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006090:	f003 0320 	and.w	r3, r3, #32
 8006094:	2b00      	cmp	r3, #0
 8006096:	d008      	beq.n	80060aa <HAL_UART_IRQHandler+0x14e>
 8006098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800609c:	f003 0320 	and.w	r3, r3, #32
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d002      	beq.n	80060aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 fb1e 	bl	80066e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	695b      	ldr	r3, [r3, #20]
 80060b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	bf14      	ite	ne
 80060b8:	2301      	movne	r3, #1
 80060ba:	2300      	moveq	r3, #0
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c6:	f003 0308 	and.w	r3, r3, #8
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d103      	bne.n	80060d6 <HAL_UART_IRQHandler+0x17a>
 80060ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d04f      	beq.n	8006176 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fa28 	bl	800652c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d041      	beq.n	800616e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3314      	adds	r3, #20
 80060f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060f8:	e853 3f00 	ldrex	r3, [r3]
 80060fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006100:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006104:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006108:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	3314      	adds	r3, #20
 8006112:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006116:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800611a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006122:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800612e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1d9      	bne.n	80060ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800613a:	2b00      	cmp	r3, #0
 800613c:	d013      	beq.n	8006166 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006142:	4a7e      	ldr	r2, [pc, #504]	; (800633c <HAL_UART_IRQHandler+0x3e0>)
 8006144:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800614a:	4618      	mov	r0, r3
 800614c:	f7fd fe7c 	bl	8003e48 <HAL_DMA_Abort_IT>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d016      	beq.n	8006184 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006160:	4610      	mov	r0, r2
 8006162:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006164:	e00e      	b.n	8006184 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f993 	bl	8006492 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800616c:	e00a      	b.n	8006184 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f98f 	bl	8006492 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006174:	e006      	b.n	8006184 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f98b 	bl	8006492 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006182:	e175      	b.n	8006470 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006184:	bf00      	nop
    return;
 8006186:	e173      	b.n	8006470 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800618c:	2b01      	cmp	r3, #1
 800618e:	f040 814f 	bne.w	8006430 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006196:	f003 0310 	and.w	r3, r3, #16
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 8148 	beq.w	8006430 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f000 8141 	beq.w	8006430 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061ae:	2300      	movs	r3, #0
 80061b0:	60bb      	str	r3, [r7, #8]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	60bb      	str	r3, [r7, #8]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	60bb      	str	r3, [r7, #8]
 80061c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 80b6 	beq.w	8006340 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 8145 	beq.w	8006474 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061f2:	429a      	cmp	r2, r3
 80061f4:	f080 813e 	bcs.w	8006474 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	2b20      	cmp	r3, #32
 8006208:	f000 8088 	beq.w	800631c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	330c      	adds	r3, #12
 8006212:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006222:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006226:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800622a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	330c      	adds	r3, #12
 8006234:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006238:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800623c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006240:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006244:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006248:	e841 2300 	strex	r3, r2, [r1]
 800624c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006250:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1d9      	bne.n	800620c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	3314      	adds	r3, #20
 800625e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006260:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006262:	e853 3f00 	ldrex	r3, [r3]
 8006266:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006268:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800626a:	f023 0301 	bic.w	r3, r3, #1
 800626e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	3314      	adds	r3, #20
 8006278:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800627c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006280:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006282:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006284:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006288:	e841 2300 	strex	r3, r2, [r1]
 800628c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800628e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1e1      	bne.n	8006258 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	3314      	adds	r3, #20
 800629a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800629e:	e853 3f00 	ldrex	r3, [r3]
 80062a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3314      	adds	r3, #20
 80062b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80062b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80062ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80062be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80062c0:	e841 2300 	strex	r3, r2, [r1]
 80062c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80062c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1e3      	bne.n	8006294 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2220      	movs	r2, #32
 80062d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	330c      	adds	r3, #12
 80062e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062e4:	e853 3f00 	ldrex	r3, [r3]
 80062e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062ec:	f023 0310 	bic.w	r3, r3, #16
 80062f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	330c      	adds	r3, #12
 80062fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80062fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8006300:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006302:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006304:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006306:	e841 2300 	strex	r3, r2, [r1]
 800630a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800630c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1e3      	bne.n	80062da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006316:	4618      	mov	r0, r3
 8006318:	f7fd fd5b 	bl	8003dd2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2202      	movs	r2, #2
 8006320:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800632a:	b29b      	uxth	r3, r3
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	b29b      	uxth	r3, r3
 8006330:	4619      	mov	r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f8b6 	bl	80064a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006338:	e09c      	b.n	8006474 <HAL_UART_IRQHandler+0x518>
 800633a:	bf00      	nop
 800633c:	080065f1 	.word	0x080065f1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006348:	b29b      	uxth	r3, r3
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006354:	b29b      	uxth	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 808e 	beq.w	8006478 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800635c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8089 	beq.w	8006478 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	330c      	adds	r3, #12
 800636c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006370:	e853 3f00 	ldrex	r3, [r3]
 8006374:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006378:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800637c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800638a:	647a      	str	r2, [r7, #68]	; 0x44
 800638c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006390:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006392:	e841 2300 	strex	r3, r2, [r1]
 8006396:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1e3      	bne.n	8006366 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3314      	adds	r3, #20
 80063a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	e853 3f00 	ldrex	r3, [r3]
 80063ac:	623b      	str	r3, [r7, #32]
   return(result);
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	f023 0301 	bic.w	r3, r3, #1
 80063b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	3314      	adds	r3, #20
 80063be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80063c2:	633a      	str	r2, [r7, #48]	; 0x30
 80063c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1e3      	bne.n	800639e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	330c      	adds	r3, #12
 80063ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	e853 3f00 	ldrex	r3, [r3]
 80063f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0310 	bic.w	r3, r3, #16
 80063fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	330c      	adds	r3, #12
 8006404:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006408:	61fa      	str	r2, [r7, #28]
 800640a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640c:	69b9      	ldr	r1, [r7, #24]
 800640e:	69fa      	ldr	r2, [r7, #28]
 8006410:	e841 2300 	strex	r3, r2, [r1]
 8006414:	617b      	str	r3, [r7, #20]
   return(result);
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e3      	bne.n	80063e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006422:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006426:	4619      	mov	r1, r3
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 f83b 	bl	80064a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800642e:	e023      	b.n	8006478 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006438:	2b00      	cmp	r3, #0
 800643a:	d009      	beq.n	8006450 <HAL_UART_IRQHandler+0x4f4>
 800643c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f8e5 	bl	8006618 <UART_Transmit_IT>
    return;
 800644e:	e014      	b.n	800647a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00e      	beq.n	800647a <HAL_UART_IRQHandler+0x51e>
 800645c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006464:	2b00      	cmp	r3, #0
 8006466:	d008      	beq.n	800647a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f924 	bl	80066b6 <UART_EndTransmit_IT>
    return;
 800646e:	e004      	b.n	800647a <HAL_UART_IRQHandler+0x51e>
    return;
 8006470:	bf00      	nop
 8006472:	e002      	b.n	800647a <HAL_UART_IRQHandler+0x51e>
      return;
 8006474:	bf00      	nop
 8006476:	e000      	b.n	800647a <HAL_UART_IRQHandler+0x51e>
      return;
 8006478:	bf00      	nop
  }
}
 800647a:	37e8      	adds	r7, #232	; 0xe8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	bc80      	pop	{r7}
 8006490:	4770      	bx	lr

08006492 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	bc80      	pop	{r7}
 80064a2:	4770      	bx	lr

080064a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	460b      	mov	r3, r1
 80064ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bc80      	pop	{r7}
 80064b8:	4770      	bx	lr

080064ba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b085      	sub	sp, #20
 80064be:	af00      	add	r7, sp, #0
 80064c0:	60f8      	str	r0, [r7, #12]
 80064c2:	60b9      	str	r1, [r7, #8]
 80064c4:	4613      	mov	r3, r2
 80064c6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	88fa      	ldrh	r2, [r7, #6]
 80064d2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	88fa      	ldrh	r2, [r7, #6]
 80064d8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2222      	movs	r2, #34	; 0x22
 80064e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d007      	beq.n	8006500 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064fe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695a      	ldr	r2, [r3, #20]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f042 0201 	orr.w	r2, r2, #1
 800650e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0220 	orr.w	r2, r2, #32
 800651e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3714      	adds	r7, #20
 8006526:	46bd      	mov	sp, r7
 8006528:	bc80      	pop	{r7}
 800652a:	4770      	bx	lr

0800652c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800652c:	b480      	push	{r7}
 800652e:	b095      	sub	sp, #84	; 0x54
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	330c      	adds	r3, #12
 800653a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800653e:	e853 3f00 	ldrex	r3, [r3]
 8006542:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006546:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800654a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	330c      	adds	r3, #12
 8006552:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006554:	643a      	str	r2, [r7, #64]	; 0x40
 8006556:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800655a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e5      	bne.n	8006534 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3314      	adds	r3, #20
 800656e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	e853 3f00 	ldrex	r3, [r3]
 8006576:	61fb      	str	r3, [r7, #28]
   return(result);
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	f023 0301 	bic.w	r3, r3, #1
 800657e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	3314      	adds	r3, #20
 8006586:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006588:	62fa      	str	r2, [r7, #44]	; 0x2c
 800658a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800658e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006590:	e841 2300 	strex	r3, r2, [r1]
 8006594:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1e5      	bne.n	8006568 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d119      	bne.n	80065d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	330c      	adds	r3, #12
 80065aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	e853 3f00 	ldrex	r3, [r3]
 80065b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f023 0310 	bic.w	r3, r3, #16
 80065ba:	647b      	str	r3, [r7, #68]	; 0x44
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	330c      	adds	r3, #12
 80065c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065c4:	61ba      	str	r2, [r7, #24]
 80065c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c8:	6979      	ldr	r1, [r7, #20]
 80065ca:	69ba      	ldr	r2, [r7, #24]
 80065cc:	e841 2300 	strex	r3, r2, [r1]
 80065d0:	613b      	str	r3, [r7, #16]
   return(result);
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1e5      	bne.n	80065a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2220      	movs	r2, #32
 80065dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065e6:	bf00      	nop
 80065e8:	3754      	adds	r7, #84	; 0x54
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bc80      	pop	{r7}
 80065ee:	4770      	bx	lr

080065f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff ff41 	bl	8006492 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006610:	bf00      	nop
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006618:	b480      	push	{r7}
 800661a:	b085      	sub	sp, #20
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b21      	cmp	r3, #33	; 0x21
 800662a:	d13e      	bne.n	80066aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006634:	d114      	bne.n	8006660 <UART_Transmit_IT+0x48>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d110      	bne.n	8006660 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006652:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	1c9a      	adds	r2, r3, #2
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	621a      	str	r2, [r3, #32]
 800665e:	e008      	b.n	8006672 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	1c59      	adds	r1, r3, #1
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6211      	str	r1, [r2, #32]
 800666a:	781a      	ldrb	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29b      	uxth	r3, r3
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	4619      	mov	r1, r3
 8006680:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10f      	bne.n	80066a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006694:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	e000      	b.n	80066ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80066aa:	2302      	movs	r3, #2
  }
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bc80      	pop	{r7}
 80066b4:	4770      	bx	lr

080066b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b082      	sub	sp, #8
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7ff fed2 	bl	8006480 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}

080066e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b08c      	sub	sp, #48	; 0x30
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	2b22      	cmp	r3, #34	; 0x22
 80066f8:	f040 80ae 	bne.w	8006858 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006704:	d117      	bne.n	8006736 <UART_Receive_IT+0x50>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d113      	bne.n	8006736 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800670e:	2300      	movs	r3, #0
 8006710:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006716:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	b29b      	uxth	r3, r3
 8006720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006724:	b29a      	uxth	r2, r3
 8006726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006728:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672e:	1c9a      	adds	r2, r3, #2
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	629a      	str	r2, [r3, #40]	; 0x28
 8006734:	e026      	b.n	8006784 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800673a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800673c:	2300      	movs	r3, #0
 800673e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006748:	d007      	beq.n	800675a <UART_Receive_IT+0x74>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10a      	bne.n	8006768 <UART_Receive_IT+0x82>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d106      	bne.n	8006768 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	b2da      	uxtb	r2, r3
 8006762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e008      	b.n	800677a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	b2db      	uxtb	r3, r3
 8006770:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006774:	b2da      	uxtb	r2, r3
 8006776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006778:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677e:	1c5a      	adds	r2, r3, #1
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006788:	b29b      	uxth	r3, r3
 800678a:	3b01      	subs	r3, #1
 800678c:	b29b      	uxth	r3, r3
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	4619      	mov	r1, r3
 8006792:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006794:	2b00      	cmp	r3, #0
 8006796:	d15d      	bne.n	8006854 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0220 	bic.w	r2, r2, #32
 80067a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695a      	ldr	r2, [r3, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 0201 	bic.w	r2, r2, #1
 80067c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2220      	movs	r2, #32
 80067cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d135      	bne.n	800684a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	330c      	adds	r3, #12
 80067ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	e853 3f00 	ldrex	r3, [r3]
 80067f2:	613b      	str	r3, [r7, #16]
   return(result);
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	f023 0310 	bic.w	r3, r3, #16
 80067fa:	627b      	str	r3, [r7, #36]	; 0x24
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	330c      	adds	r3, #12
 8006802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006804:	623a      	str	r2, [r7, #32]
 8006806:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	69f9      	ldr	r1, [r7, #28]
 800680a:	6a3a      	ldr	r2, [r7, #32]
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	61bb      	str	r3, [r7, #24]
   return(result);
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e5      	bne.n	80067e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0310 	and.w	r3, r3, #16
 8006822:	2b10      	cmp	r3, #16
 8006824:	d10a      	bne.n	800683c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	60fb      	str	r3, [r7, #12]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	60fb      	str	r3, [r7, #12]
 800683a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006840:	4619      	mov	r1, r3
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7ff fe2e 	bl	80064a4 <HAL_UARTEx_RxEventCallback>
 8006848:	e002      	b.n	8006850 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7fc f864 	bl	8002918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006850:	2300      	movs	r3, #0
 8006852:	e002      	b.n	800685a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006854:	2300      	movs	r3, #0
 8006856:	e000      	b.n	800685a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006858:	2302      	movs	r3, #2
  }
}
 800685a:	4618      	mov	r0, r3
 800685c:	3730      	adds	r7, #48	; 0x30
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
	...

08006864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68da      	ldr	r2, [r3, #12]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	430a      	orrs	r2, r1
 8006880:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689a      	ldr	r2, [r3, #8]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	431a      	orrs	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	4313      	orrs	r3, r2
 8006892:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800689e:	f023 030c 	bic.w	r3, r3, #12
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6812      	ldr	r2, [r2, #0]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	430b      	orrs	r3, r1
 80068aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	430a      	orrs	r2, r1
 80068c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a2c      	ldr	r2, [pc, #176]	; (8006978 <UART_SetConfig+0x114>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d103      	bne.n	80068d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80068cc:	f7fe f8c6 	bl	8004a5c <HAL_RCC_GetPCLK2Freq>
 80068d0:	60f8      	str	r0, [r7, #12]
 80068d2:	e002      	b.n	80068da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80068d4:	f7fe f8ae 	bl	8004a34 <HAL_RCC_GetPCLK1Freq>
 80068d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	4613      	mov	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	009a      	lsls	r2, r3, #2
 80068e4:	441a      	add	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f0:	4a22      	ldr	r2, [pc, #136]	; (800697c <UART_SetConfig+0x118>)
 80068f2:	fba2 2303 	umull	r2, r3, r2, r3
 80068f6:	095b      	lsrs	r3, r3, #5
 80068f8:	0119      	lsls	r1, r3, #4
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009a      	lsls	r2, r3, #2
 8006904:	441a      	add	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006910:	4b1a      	ldr	r3, [pc, #104]	; (800697c <UART_SetConfig+0x118>)
 8006912:	fba3 0302 	umull	r0, r3, r3, r2
 8006916:	095b      	lsrs	r3, r3, #5
 8006918:	2064      	movs	r0, #100	; 0x64
 800691a:	fb00 f303 	mul.w	r3, r0, r3
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	011b      	lsls	r3, r3, #4
 8006922:	3332      	adds	r3, #50	; 0x32
 8006924:	4a15      	ldr	r2, [pc, #84]	; (800697c <UART_SetConfig+0x118>)
 8006926:	fba2 2303 	umull	r2, r3, r2, r3
 800692a:	095b      	lsrs	r3, r3, #5
 800692c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006930:	4419      	add	r1, r3
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	009a      	lsls	r2, r3, #2
 800693c:	441a      	add	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	fbb2 f2f3 	udiv	r2, r2, r3
 8006948:	4b0c      	ldr	r3, [pc, #48]	; (800697c <UART_SetConfig+0x118>)
 800694a:	fba3 0302 	umull	r0, r3, r3, r2
 800694e:	095b      	lsrs	r3, r3, #5
 8006950:	2064      	movs	r0, #100	; 0x64
 8006952:	fb00 f303 	mul.w	r3, r0, r3
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	3332      	adds	r3, #50	; 0x32
 800695c:	4a07      	ldr	r2, [pc, #28]	; (800697c <UART_SetConfig+0x118>)
 800695e:	fba2 2303 	umull	r2, r3, r2, r3
 8006962:	095b      	lsrs	r3, r3, #5
 8006964:	f003 020f 	and.w	r2, r3, #15
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	440a      	add	r2, r1
 800696e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006970:	bf00      	nop
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	40013800 	.word	0x40013800
 800697c:	51eb851f 	.word	0x51eb851f

08006980 <atof>:
 8006980:	2100      	movs	r1, #0
 8006982:	f001 ba9d 	b.w	8007ec0 <strtod>
	...

08006988 <__errno>:
 8006988:	4b01      	ldr	r3, [pc, #4]	; (8006990 <__errno+0x8>)
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	20000018 	.word	0x20000018

08006994 <__libc_init_array>:
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	2600      	movs	r6, #0
 8006998:	4d0c      	ldr	r5, [pc, #48]	; (80069cc <__libc_init_array+0x38>)
 800699a:	4c0d      	ldr	r4, [pc, #52]	; (80069d0 <__libc_init_array+0x3c>)
 800699c:	1b64      	subs	r4, r4, r5
 800699e:	10a4      	asrs	r4, r4, #2
 80069a0:	42a6      	cmp	r6, r4
 80069a2:	d109      	bne.n	80069b8 <__libc_init_array+0x24>
 80069a4:	f004 f858 	bl	800aa58 <_init>
 80069a8:	2600      	movs	r6, #0
 80069aa:	4d0a      	ldr	r5, [pc, #40]	; (80069d4 <__libc_init_array+0x40>)
 80069ac:	4c0a      	ldr	r4, [pc, #40]	; (80069d8 <__libc_init_array+0x44>)
 80069ae:	1b64      	subs	r4, r4, r5
 80069b0:	10a4      	asrs	r4, r4, #2
 80069b2:	42a6      	cmp	r6, r4
 80069b4:	d105      	bne.n	80069c2 <__libc_init_array+0x2e>
 80069b6:	bd70      	pop	{r4, r5, r6, pc}
 80069b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069bc:	4798      	blx	r3
 80069be:	3601      	adds	r6, #1
 80069c0:	e7ee      	b.n	80069a0 <__libc_init_array+0xc>
 80069c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c6:	4798      	blx	r3
 80069c8:	3601      	adds	r6, #1
 80069ca:	e7f2      	b.n	80069b2 <__libc_init_array+0x1e>
 80069cc:	0800b030 	.word	0x0800b030
 80069d0:	0800b030 	.word	0x0800b030
 80069d4:	0800b030 	.word	0x0800b030
 80069d8:	0800b034 	.word	0x0800b034

080069dc <memset>:
 80069dc:	4603      	mov	r3, r0
 80069de:	4402      	add	r2, r0
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d100      	bne.n	80069e6 <memset+0xa>
 80069e4:	4770      	bx	lr
 80069e6:	f803 1b01 	strb.w	r1, [r3], #1
 80069ea:	e7f9      	b.n	80069e0 <memset+0x4>

080069ec <__cvt>:
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f2:	461f      	mov	r7, r3
 80069f4:	bfbb      	ittet	lt
 80069f6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80069fa:	461f      	movlt	r7, r3
 80069fc:	2300      	movge	r3, #0
 80069fe:	232d      	movlt	r3, #45	; 0x2d
 8006a00:	b088      	sub	sp, #32
 8006a02:	4614      	mov	r4, r2
 8006a04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a06:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006a08:	7013      	strb	r3, [r2, #0]
 8006a0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006a10:	f023 0820 	bic.w	r8, r3, #32
 8006a14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a18:	d005      	beq.n	8006a26 <__cvt+0x3a>
 8006a1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a1e:	d100      	bne.n	8006a22 <__cvt+0x36>
 8006a20:	3501      	adds	r5, #1
 8006a22:	2302      	movs	r3, #2
 8006a24:	e000      	b.n	8006a28 <__cvt+0x3c>
 8006a26:	2303      	movs	r3, #3
 8006a28:	aa07      	add	r2, sp, #28
 8006a2a:	9204      	str	r2, [sp, #16]
 8006a2c:	aa06      	add	r2, sp, #24
 8006a2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006a32:	e9cd 3500 	strd	r3, r5, [sp]
 8006a36:	4622      	mov	r2, r4
 8006a38:	463b      	mov	r3, r7
 8006a3a:	f001 fb55 	bl	80080e8 <_dtoa_r>
 8006a3e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a42:	4606      	mov	r6, r0
 8006a44:	d102      	bne.n	8006a4c <__cvt+0x60>
 8006a46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a48:	07db      	lsls	r3, r3, #31
 8006a4a:	d522      	bpl.n	8006a92 <__cvt+0xa6>
 8006a4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a50:	eb06 0905 	add.w	r9, r6, r5
 8006a54:	d110      	bne.n	8006a78 <__cvt+0x8c>
 8006a56:	7833      	ldrb	r3, [r6, #0]
 8006a58:	2b30      	cmp	r3, #48	; 0x30
 8006a5a:	d10a      	bne.n	8006a72 <__cvt+0x86>
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	2300      	movs	r3, #0
 8006a60:	4620      	mov	r0, r4
 8006a62:	4639      	mov	r1, r7
 8006a64:	f7f9 ffaa 	bl	80009bc <__aeabi_dcmpeq>
 8006a68:	b918      	cbnz	r0, 8006a72 <__cvt+0x86>
 8006a6a:	f1c5 0501 	rsb	r5, r5, #1
 8006a6e:	f8ca 5000 	str.w	r5, [sl]
 8006a72:	f8da 3000 	ldr.w	r3, [sl]
 8006a76:	4499      	add	r9, r3
 8006a78:	2200      	movs	r2, #0
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	4639      	mov	r1, r7
 8006a80:	f7f9 ff9c 	bl	80009bc <__aeabi_dcmpeq>
 8006a84:	b108      	cbz	r0, 8006a8a <__cvt+0x9e>
 8006a86:	f8cd 901c 	str.w	r9, [sp, #28]
 8006a8a:	2230      	movs	r2, #48	; 0x30
 8006a8c:	9b07      	ldr	r3, [sp, #28]
 8006a8e:	454b      	cmp	r3, r9
 8006a90:	d307      	bcc.n	8006aa2 <__cvt+0xb6>
 8006a92:	4630      	mov	r0, r6
 8006a94:	9b07      	ldr	r3, [sp, #28]
 8006a96:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a98:	1b9b      	subs	r3, r3, r6
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	b008      	add	sp, #32
 8006a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa2:	1c59      	adds	r1, r3, #1
 8006aa4:	9107      	str	r1, [sp, #28]
 8006aa6:	701a      	strb	r2, [r3, #0]
 8006aa8:	e7f0      	b.n	8006a8c <__cvt+0xa0>

08006aaa <__exponent>:
 8006aaa:	4603      	mov	r3, r0
 8006aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	f803 2b02 	strb.w	r2, [r3], #2
 8006ab4:	bfb6      	itet	lt
 8006ab6:	222d      	movlt	r2, #45	; 0x2d
 8006ab8:	222b      	movge	r2, #43	; 0x2b
 8006aba:	4249      	neglt	r1, r1
 8006abc:	2909      	cmp	r1, #9
 8006abe:	7042      	strb	r2, [r0, #1]
 8006ac0:	dd2b      	ble.n	8006b1a <__exponent+0x70>
 8006ac2:	f10d 0407 	add.w	r4, sp, #7
 8006ac6:	46a4      	mov	ip, r4
 8006ac8:	270a      	movs	r7, #10
 8006aca:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ace:	460a      	mov	r2, r1
 8006ad0:	46a6      	mov	lr, r4
 8006ad2:	fb07 1516 	mls	r5, r7, r6, r1
 8006ad6:	2a63      	cmp	r2, #99	; 0x63
 8006ad8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006adc:	4631      	mov	r1, r6
 8006ade:	f104 34ff 	add.w	r4, r4, #4294967295
 8006ae2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ae6:	dcf0      	bgt.n	8006aca <__exponent+0x20>
 8006ae8:	3130      	adds	r1, #48	; 0x30
 8006aea:	f1ae 0502 	sub.w	r5, lr, #2
 8006aee:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006af2:	4629      	mov	r1, r5
 8006af4:	1c44      	adds	r4, r0, #1
 8006af6:	4561      	cmp	r1, ip
 8006af8:	d30a      	bcc.n	8006b10 <__exponent+0x66>
 8006afa:	f10d 0209 	add.w	r2, sp, #9
 8006afe:	eba2 020e 	sub.w	r2, r2, lr
 8006b02:	4565      	cmp	r5, ip
 8006b04:	bf88      	it	hi
 8006b06:	2200      	movhi	r2, #0
 8006b08:	4413      	add	r3, r2
 8006b0a:	1a18      	subs	r0, r3, r0
 8006b0c:	b003      	add	sp, #12
 8006b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b14:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b18:	e7ed      	b.n	8006af6 <__exponent+0x4c>
 8006b1a:	2330      	movs	r3, #48	; 0x30
 8006b1c:	3130      	adds	r1, #48	; 0x30
 8006b1e:	7083      	strb	r3, [r0, #2]
 8006b20:	70c1      	strb	r1, [r0, #3]
 8006b22:	1d03      	adds	r3, r0, #4
 8006b24:	e7f1      	b.n	8006b0a <__exponent+0x60>
	...

08006b28 <_printf_float>:
 8006b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b2c:	b091      	sub	sp, #68	; 0x44
 8006b2e:	460c      	mov	r4, r1
 8006b30:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006b34:	4616      	mov	r6, r2
 8006b36:	461f      	mov	r7, r3
 8006b38:	4605      	mov	r5, r0
 8006b3a:	f002 fc3b 	bl	80093b4 <_localeconv_r>
 8006b3e:	6803      	ldr	r3, [r0, #0]
 8006b40:	4618      	mov	r0, r3
 8006b42:	9309      	str	r3, [sp, #36]	; 0x24
 8006b44:	f7f9 fb0e 	bl	8000164 <strlen>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	930e      	str	r3, [sp, #56]	; 0x38
 8006b4c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b50:	900a      	str	r0, [sp, #40]	; 0x28
 8006b52:	3307      	adds	r3, #7
 8006b54:	f023 0307 	bic.w	r3, r3, #7
 8006b58:	f103 0208 	add.w	r2, r3, #8
 8006b5c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006b60:	f8d4 b000 	ldr.w	fp, [r4]
 8006b64:	f8c8 2000 	str.w	r2, [r8]
 8006b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006b70:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006b74:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006b78:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7e:	4640      	mov	r0, r8
 8006b80:	4b9c      	ldr	r3, [pc, #624]	; (8006df4 <_printf_float+0x2cc>)
 8006b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b84:	f7f9 ff4c 	bl	8000a20 <__aeabi_dcmpun>
 8006b88:	bb70      	cbnz	r0, 8006be8 <_printf_float+0xc0>
 8006b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b8e:	4640      	mov	r0, r8
 8006b90:	4b98      	ldr	r3, [pc, #608]	; (8006df4 <_printf_float+0x2cc>)
 8006b92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b94:	f7f9 ff26 	bl	80009e4 <__aeabi_dcmple>
 8006b98:	bb30      	cbnz	r0, 8006be8 <_printf_float+0xc0>
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4640      	mov	r0, r8
 8006ba0:	4651      	mov	r1, sl
 8006ba2:	f7f9 ff15 	bl	80009d0 <__aeabi_dcmplt>
 8006ba6:	b110      	cbz	r0, 8006bae <_printf_float+0x86>
 8006ba8:	232d      	movs	r3, #45	; 0x2d
 8006baa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bae:	4b92      	ldr	r3, [pc, #584]	; (8006df8 <_printf_float+0x2d0>)
 8006bb0:	4892      	ldr	r0, [pc, #584]	; (8006dfc <_printf_float+0x2d4>)
 8006bb2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006bb6:	bf94      	ite	ls
 8006bb8:	4698      	movls	r8, r3
 8006bba:	4680      	movhi	r8, r0
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	f04f 0a00 	mov.w	sl, #0
 8006bc2:	6123      	str	r3, [r4, #16]
 8006bc4:	f02b 0304 	bic.w	r3, fp, #4
 8006bc8:	6023      	str	r3, [r4, #0]
 8006bca:	4633      	mov	r3, r6
 8006bcc:	4621      	mov	r1, r4
 8006bce:	4628      	mov	r0, r5
 8006bd0:	9700      	str	r7, [sp, #0]
 8006bd2:	aa0f      	add	r2, sp, #60	; 0x3c
 8006bd4:	f000 f9d4 	bl	8006f80 <_printf_common>
 8006bd8:	3001      	adds	r0, #1
 8006bda:	f040 8090 	bne.w	8006cfe <_printf_float+0x1d6>
 8006bde:	f04f 30ff 	mov.w	r0, #4294967295
 8006be2:	b011      	add	sp, #68	; 0x44
 8006be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be8:	4642      	mov	r2, r8
 8006bea:	4653      	mov	r3, sl
 8006bec:	4640      	mov	r0, r8
 8006bee:	4651      	mov	r1, sl
 8006bf0:	f7f9 ff16 	bl	8000a20 <__aeabi_dcmpun>
 8006bf4:	b148      	cbz	r0, 8006c0a <_printf_float+0xe2>
 8006bf6:	f1ba 0f00 	cmp.w	sl, #0
 8006bfa:	bfb8      	it	lt
 8006bfc:	232d      	movlt	r3, #45	; 0x2d
 8006bfe:	4880      	ldr	r0, [pc, #512]	; (8006e00 <_printf_float+0x2d8>)
 8006c00:	bfb8      	it	lt
 8006c02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c06:	4b7f      	ldr	r3, [pc, #508]	; (8006e04 <_printf_float+0x2dc>)
 8006c08:	e7d3      	b.n	8006bb2 <_printf_float+0x8a>
 8006c0a:	6863      	ldr	r3, [r4, #4]
 8006c0c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	d142      	bne.n	8006c9a <_printf_float+0x172>
 8006c14:	2306      	movs	r3, #6
 8006c16:	6063      	str	r3, [r4, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	9206      	str	r2, [sp, #24]
 8006c1c:	aa0e      	add	r2, sp, #56	; 0x38
 8006c1e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006c22:	aa0d      	add	r2, sp, #52	; 0x34
 8006c24:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006c28:	9203      	str	r2, [sp, #12]
 8006c2a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006c2e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006c32:	6023      	str	r3, [r4, #0]
 8006c34:	6863      	ldr	r3, [r4, #4]
 8006c36:	4642      	mov	r2, r8
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	4653      	mov	r3, sl
 8006c3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006c40:	f7ff fed4 	bl	80069ec <__cvt>
 8006c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c46:	4680      	mov	r8, r0
 8006c48:	2947      	cmp	r1, #71	; 0x47
 8006c4a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006c4c:	d108      	bne.n	8006c60 <_printf_float+0x138>
 8006c4e:	1cc8      	adds	r0, r1, #3
 8006c50:	db02      	blt.n	8006c58 <_printf_float+0x130>
 8006c52:	6863      	ldr	r3, [r4, #4]
 8006c54:	4299      	cmp	r1, r3
 8006c56:	dd40      	ble.n	8006cda <_printf_float+0x1b2>
 8006c58:	f1a9 0902 	sub.w	r9, r9, #2
 8006c5c:	fa5f f989 	uxtb.w	r9, r9
 8006c60:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006c64:	d81f      	bhi.n	8006ca6 <_printf_float+0x17e>
 8006c66:	464a      	mov	r2, r9
 8006c68:	3901      	subs	r1, #1
 8006c6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c6e:	910d      	str	r1, [sp, #52]	; 0x34
 8006c70:	f7ff ff1b 	bl	8006aaa <__exponent>
 8006c74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c76:	4682      	mov	sl, r0
 8006c78:	1813      	adds	r3, r2, r0
 8006c7a:	2a01      	cmp	r2, #1
 8006c7c:	6123      	str	r3, [r4, #16]
 8006c7e:	dc02      	bgt.n	8006c86 <_printf_float+0x15e>
 8006c80:	6822      	ldr	r2, [r4, #0]
 8006c82:	07d2      	lsls	r2, r2, #31
 8006c84:	d501      	bpl.n	8006c8a <_printf_float+0x162>
 8006c86:	3301      	adds	r3, #1
 8006c88:	6123      	str	r3, [r4, #16]
 8006c8a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d09b      	beq.n	8006bca <_printf_float+0xa2>
 8006c92:	232d      	movs	r3, #45	; 0x2d
 8006c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c98:	e797      	b.n	8006bca <_printf_float+0xa2>
 8006c9a:	2947      	cmp	r1, #71	; 0x47
 8006c9c:	d1bc      	bne.n	8006c18 <_printf_float+0xf0>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1ba      	bne.n	8006c18 <_printf_float+0xf0>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e7b7      	b.n	8006c16 <_printf_float+0xee>
 8006ca6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006caa:	d118      	bne.n	8006cde <_printf_float+0x1b6>
 8006cac:	2900      	cmp	r1, #0
 8006cae:	6863      	ldr	r3, [r4, #4]
 8006cb0:	dd0b      	ble.n	8006cca <_printf_float+0x1a2>
 8006cb2:	6121      	str	r1, [r4, #16]
 8006cb4:	b913      	cbnz	r3, 8006cbc <_printf_float+0x194>
 8006cb6:	6822      	ldr	r2, [r4, #0]
 8006cb8:	07d0      	lsls	r0, r2, #31
 8006cba:	d502      	bpl.n	8006cc2 <_printf_float+0x19a>
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	440b      	add	r3, r1
 8006cc0:	6123      	str	r3, [r4, #16]
 8006cc2:	f04f 0a00 	mov.w	sl, #0
 8006cc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006cc8:	e7df      	b.n	8006c8a <_printf_float+0x162>
 8006cca:	b913      	cbnz	r3, 8006cd2 <_printf_float+0x1aa>
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	07d2      	lsls	r2, r2, #31
 8006cd0:	d501      	bpl.n	8006cd6 <_printf_float+0x1ae>
 8006cd2:	3302      	adds	r3, #2
 8006cd4:	e7f4      	b.n	8006cc0 <_printf_float+0x198>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e7f2      	b.n	8006cc0 <_printf_float+0x198>
 8006cda:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006cde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	db05      	blt.n	8006cf0 <_printf_float+0x1c8>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	6121      	str	r1, [r4, #16]
 8006ce8:	07d8      	lsls	r0, r3, #31
 8006cea:	d5ea      	bpl.n	8006cc2 <_printf_float+0x19a>
 8006cec:	1c4b      	adds	r3, r1, #1
 8006cee:	e7e7      	b.n	8006cc0 <_printf_float+0x198>
 8006cf0:	2900      	cmp	r1, #0
 8006cf2:	bfcc      	ite	gt
 8006cf4:	2201      	movgt	r2, #1
 8006cf6:	f1c1 0202 	rsble	r2, r1, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	e7e0      	b.n	8006cc0 <_printf_float+0x198>
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	055a      	lsls	r2, r3, #21
 8006d02:	d407      	bmi.n	8006d14 <_printf_float+0x1ec>
 8006d04:	6923      	ldr	r3, [r4, #16]
 8006d06:	4642      	mov	r2, r8
 8006d08:	4631      	mov	r1, r6
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	47b8      	blx	r7
 8006d0e:	3001      	adds	r0, #1
 8006d10:	d12b      	bne.n	8006d6a <_printf_float+0x242>
 8006d12:	e764      	b.n	8006bde <_printf_float+0xb6>
 8006d14:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d18:	f240 80dd 	bls.w	8006ed6 <_printf_float+0x3ae>
 8006d1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d20:	2200      	movs	r2, #0
 8006d22:	2300      	movs	r3, #0
 8006d24:	f7f9 fe4a 	bl	80009bc <__aeabi_dcmpeq>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d033      	beq.n	8006d94 <_printf_float+0x26c>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	4a35      	ldr	r2, [pc, #212]	; (8006e08 <_printf_float+0x2e0>)
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f af51 	beq.w	8006bde <_printf_float+0xb6>
 8006d3c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d40:	429a      	cmp	r2, r3
 8006d42:	db02      	blt.n	8006d4a <_printf_float+0x222>
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	07d8      	lsls	r0, r3, #31
 8006d48:	d50f      	bpl.n	8006d6a <_printf_float+0x242>
 8006d4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d4e:	4631      	mov	r1, r6
 8006d50:	4628      	mov	r0, r5
 8006d52:	47b8      	blx	r7
 8006d54:	3001      	adds	r0, #1
 8006d56:	f43f af42 	beq.w	8006bde <_printf_float+0xb6>
 8006d5a:	f04f 0800 	mov.w	r8, #0
 8006d5e:	f104 091a 	add.w	r9, r4, #26
 8006d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d64:	3b01      	subs	r3, #1
 8006d66:	4543      	cmp	r3, r8
 8006d68:	dc09      	bgt.n	8006d7e <_printf_float+0x256>
 8006d6a:	6823      	ldr	r3, [r4, #0]
 8006d6c:	079b      	lsls	r3, r3, #30
 8006d6e:	f100 8102 	bmi.w	8006f76 <_printf_float+0x44e>
 8006d72:	68e0      	ldr	r0, [r4, #12]
 8006d74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d76:	4298      	cmp	r0, r3
 8006d78:	bfb8      	it	lt
 8006d7a:	4618      	movlt	r0, r3
 8006d7c:	e731      	b.n	8006be2 <_printf_float+0xba>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	464a      	mov	r2, r9
 8006d82:	4631      	mov	r1, r6
 8006d84:	4628      	mov	r0, r5
 8006d86:	47b8      	blx	r7
 8006d88:	3001      	adds	r0, #1
 8006d8a:	f43f af28 	beq.w	8006bde <_printf_float+0xb6>
 8006d8e:	f108 0801 	add.w	r8, r8, #1
 8006d92:	e7e6      	b.n	8006d62 <_printf_float+0x23a>
 8006d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	dc38      	bgt.n	8006e0c <_printf_float+0x2e4>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	4a19      	ldr	r2, [pc, #100]	; (8006e08 <_printf_float+0x2e0>)
 8006da2:	47b8      	blx	r7
 8006da4:	3001      	adds	r0, #1
 8006da6:	f43f af1a 	beq.w	8006bde <_printf_float+0xb6>
 8006daa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006dae:	4313      	orrs	r3, r2
 8006db0:	d102      	bne.n	8006db8 <_printf_float+0x290>
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	07d9      	lsls	r1, r3, #31
 8006db6:	d5d8      	bpl.n	8006d6a <_printf_float+0x242>
 8006db8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dbc:	4631      	mov	r1, r6
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	47b8      	blx	r7
 8006dc2:	3001      	adds	r0, #1
 8006dc4:	f43f af0b 	beq.w	8006bde <_printf_float+0xb6>
 8006dc8:	f04f 0900 	mov.w	r9, #0
 8006dcc:	f104 0a1a 	add.w	sl, r4, #26
 8006dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dd2:	425b      	negs	r3, r3
 8006dd4:	454b      	cmp	r3, r9
 8006dd6:	dc01      	bgt.n	8006ddc <_printf_float+0x2b4>
 8006dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dda:	e794      	b.n	8006d06 <_printf_float+0x1de>
 8006ddc:	2301      	movs	r3, #1
 8006dde:	4652      	mov	r2, sl
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	f43f aef9 	beq.w	8006bde <_printf_float+0xb6>
 8006dec:	f109 0901 	add.w	r9, r9, #1
 8006df0:	e7ee      	b.n	8006dd0 <_printf_float+0x2a8>
 8006df2:	bf00      	nop
 8006df4:	7fefffff 	.word	0x7fefffff
 8006df8:	0800ab38 	.word	0x0800ab38
 8006dfc:	0800ab3c 	.word	0x0800ab3c
 8006e00:	0800ab44 	.word	0x0800ab44
 8006e04:	0800ab40 	.word	0x0800ab40
 8006e08:	0800ab48 	.word	0x0800ab48
 8006e0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e10:	429a      	cmp	r2, r3
 8006e12:	bfa8      	it	ge
 8006e14:	461a      	movge	r2, r3
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	4691      	mov	r9, r2
 8006e1a:	dc37      	bgt.n	8006e8c <_printf_float+0x364>
 8006e1c:	f04f 0b00 	mov.w	fp, #0
 8006e20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e24:	f104 021a 	add.w	r2, r4, #26
 8006e28:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006e2c:	ebaa 0309 	sub.w	r3, sl, r9
 8006e30:	455b      	cmp	r3, fp
 8006e32:	dc33      	bgt.n	8006e9c <_printf_float+0x374>
 8006e34:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	db3b      	blt.n	8006eb4 <_printf_float+0x38c>
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	07da      	lsls	r2, r3, #31
 8006e40:	d438      	bmi.n	8006eb4 <_printf_float+0x38c>
 8006e42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e44:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e46:	eba3 020a 	sub.w	r2, r3, sl
 8006e4a:	eba3 0901 	sub.w	r9, r3, r1
 8006e4e:	4591      	cmp	r9, r2
 8006e50:	bfa8      	it	ge
 8006e52:	4691      	movge	r9, r2
 8006e54:	f1b9 0f00 	cmp.w	r9, #0
 8006e58:	dc34      	bgt.n	8006ec4 <_printf_float+0x39c>
 8006e5a:	f04f 0800 	mov.w	r8, #0
 8006e5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e62:	f104 0a1a 	add.w	sl, r4, #26
 8006e66:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e6a:	1a9b      	subs	r3, r3, r2
 8006e6c:	eba3 0309 	sub.w	r3, r3, r9
 8006e70:	4543      	cmp	r3, r8
 8006e72:	f77f af7a 	ble.w	8006d6a <_printf_float+0x242>
 8006e76:	2301      	movs	r3, #1
 8006e78:	4652      	mov	r2, sl
 8006e7a:	4631      	mov	r1, r6
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	47b8      	blx	r7
 8006e80:	3001      	adds	r0, #1
 8006e82:	f43f aeac 	beq.w	8006bde <_printf_float+0xb6>
 8006e86:	f108 0801 	add.w	r8, r8, #1
 8006e8a:	e7ec      	b.n	8006e66 <_printf_float+0x33e>
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4642      	mov	r2, r8
 8006e92:	4628      	mov	r0, r5
 8006e94:	47b8      	blx	r7
 8006e96:	3001      	adds	r0, #1
 8006e98:	d1c0      	bne.n	8006e1c <_printf_float+0x2f4>
 8006e9a:	e6a0      	b.n	8006bde <_printf_float+0xb6>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ea4:	47b8      	blx	r7
 8006ea6:	3001      	adds	r0, #1
 8006ea8:	f43f ae99 	beq.w	8006bde <_printf_float+0xb6>
 8006eac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006eae:	f10b 0b01 	add.w	fp, fp, #1
 8006eb2:	e7b9      	b.n	8006e28 <_printf_float+0x300>
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b8      	blx	r7
 8006ebe:	3001      	adds	r0, #1
 8006ec0:	d1bf      	bne.n	8006e42 <_printf_float+0x31a>
 8006ec2:	e68c      	b.n	8006bde <_printf_float+0xb6>
 8006ec4:	464b      	mov	r3, r9
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4628      	mov	r0, r5
 8006eca:	eb08 020a 	add.w	r2, r8, sl
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d1c2      	bne.n	8006e5a <_printf_float+0x332>
 8006ed4:	e683      	b.n	8006bde <_printf_float+0xb6>
 8006ed6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ed8:	2a01      	cmp	r2, #1
 8006eda:	dc01      	bgt.n	8006ee0 <_printf_float+0x3b8>
 8006edc:	07db      	lsls	r3, r3, #31
 8006ede:	d537      	bpl.n	8006f50 <_printf_float+0x428>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	4642      	mov	r2, r8
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b8      	blx	r7
 8006eea:	3001      	adds	r0, #1
 8006eec:	f43f ae77 	beq.w	8006bde <_printf_float+0xb6>
 8006ef0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ef4:	4631      	mov	r1, r6
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	47b8      	blx	r7
 8006efa:	3001      	adds	r0, #1
 8006efc:	f43f ae6f 	beq.w	8006bde <_printf_float+0xb6>
 8006f00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f04:	2200      	movs	r2, #0
 8006f06:	2300      	movs	r3, #0
 8006f08:	f7f9 fd58 	bl	80009bc <__aeabi_dcmpeq>
 8006f0c:	b9d8      	cbnz	r0, 8006f46 <_printf_float+0x41e>
 8006f0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f10:	f108 0201 	add.w	r2, r8, #1
 8006f14:	3b01      	subs	r3, #1
 8006f16:	4631      	mov	r1, r6
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b8      	blx	r7
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d10e      	bne.n	8006f3e <_printf_float+0x416>
 8006f20:	e65d      	b.n	8006bde <_printf_float+0xb6>
 8006f22:	2301      	movs	r3, #1
 8006f24:	464a      	mov	r2, r9
 8006f26:	4631      	mov	r1, r6
 8006f28:	4628      	mov	r0, r5
 8006f2a:	47b8      	blx	r7
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	f43f ae56 	beq.w	8006bde <_printf_float+0xb6>
 8006f32:	f108 0801 	add.w	r8, r8, #1
 8006f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	4543      	cmp	r3, r8
 8006f3c:	dcf1      	bgt.n	8006f22 <_printf_float+0x3fa>
 8006f3e:	4653      	mov	r3, sl
 8006f40:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f44:	e6e0      	b.n	8006d08 <_printf_float+0x1e0>
 8006f46:	f04f 0800 	mov.w	r8, #0
 8006f4a:	f104 091a 	add.w	r9, r4, #26
 8006f4e:	e7f2      	b.n	8006f36 <_printf_float+0x40e>
 8006f50:	2301      	movs	r3, #1
 8006f52:	4642      	mov	r2, r8
 8006f54:	e7df      	b.n	8006f16 <_printf_float+0x3ee>
 8006f56:	2301      	movs	r3, #1
 8006f58:	464a      	mov	r2, r9
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	47b8      	blx	r7
 8006f60:	3001      	adds	r0, #1
 8006f62:	f43f ae3c 	beq.w	8006bde <_printf_float+0xb6>
 8006f66:	f108 0801 	add.w	r8, r8, #1
 8006f6a:	68e3      	ldr	r3, [r4, #12]
 8006f6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006f6e:	1a5b      	subs	r3, r3, r1
 8006f70:	4543      	cmp	r3, r8
 8006f72:	dcf0      	bgt.n	8006f56 <_printf_float+0x42e>
 8006f74:	e6fd      	b.n	8006d72 <_printf_float+0x24a>
 8006f76:	f04f 0800 	mov.w	r8, #0
 8006f7a:	f104 0919 	add.w	r9, r4, #25
 8006f7e:	e7f4      	b.n	8006f6a <_printf_float+0x442>

08006f80 <_printf_common>:
 8006f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f84:	4616      	mov	r6, r2
 8006f86:	4699      	mov	r9, r3
 8006f88:	688a      	ldr	r2, [r1, #8]
 8006f8a:	690b      	ldr	r3, [r1, #16]
 8006f8c:	4607      	mov	r7, r0
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	bfb8      	it	lt
 8006f92:	4613      	movlt	r3, r2
 8006f94:	6033      	str	r3, [r6, #0]
 8006f96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f9a:	460c      	mov	r4, r1
 8006f9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fa0:	b10a      	cbz	r2, 8006fa6 <_printf_common+0x26>
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	6033      	str	r3, [r6, #0]
 8006fa6:	6823      	ldr	r3, [r4, #0]
 8006fa8:	0699      	lsls	r1, r3, #26
 8006faa:	bf42      	ittt	mi
 8006fac:	6833      	ldrmi	r3, [r6, #0]
 8006fae:	3302      	addmi	r3, #2
 8006fb0:	6033      	strmi	r3, [r6, #0]
 8006fb2:	6825      	ldr	r5, [r4, #0]
 8006fb4:	f015 0506 	ands.w	r5, r5, #6
 8006fb8:	d106      	bne.n	8006fc8 <_printf_common+0x48>
 8006fba:	f104 0a19 	add.w	sl, r4, #25
 8006fbe:	68e3      	ldr	r3, [r4, #12]
 8006fc0:	6832      	ldr	r2, [r6, #0]
 8006fc2:	1a9b      	subs	r3, r3, r2
 8006fc4:	42ab      	cmp	r3, r5
 8006fc6:	dc28      	bgt.n	800701a <_printf_common+0x9a>
 8006fc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fcc:	1e13      	subs	r3, r2, #0
 8006fce:	6822      	ldr	r2, [r4, #0]
 8006fd0:	bf18      	it	ne
 8006fd2:	2301      	movne	r3, #1
 8006fd4:	0692      	lsls	r2, r2, #26
 8006fd6:	d42d      	bmi.n	8007034 <_printf_common+0xb4>
 8006fd8:	4649      	mov	r1, r9
 8006fda:	4638      	mov	r0, r7
 8006fdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fe0:	47c0      	blx	r8
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	d020      	beq.n	8007028 <_printf_common+0xa8>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	68e5      	ldr	r5, [r4, #12]
 8006fea:	f003 0306 	and.w	r3, r3, #6
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	bf18      	it	ne
 8006ff2:	2500      	movne	r5, #0
 8006ff4:	6832      	ldr	r2, [r6, #0]
 8006ff6:	f04f 0600 	mov.w	r6, #0
 8006ffa:	68a3      	ldr	r3, [r4, #8]
 8006ffc:	bf08      	it	eq
 8006ffe:	1aad      	subeq	r5, r5, r2
 8007000:	6922      	ldr	r2, [r4, #16]
 8007002:	bf08      	it	eq
 8007004:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007008:	4293      	cmp	r3, r2
 800700a:	bfc4      	itt	gt
 800700c:	1a9b      	subgt	r3, r3, r2
 800700e:	18ed      	addgt	r5, r5, r3
 8007010:	341a      	adds	r4, #26
 8007012:	42b5      	cmp	r5, r6
 8007014:	d11a      	bne.n	800704c <_printf_common+0xcc>
 8007016:	2000      	movs	r0, #0
 8007018:	e008      	b.n	800702c <_printf_common+0xac>
 800701a:	2301      	movs	r3, #1
 800701c:	4652      	mov	r2, sl
 800701e:	4649      	mov	r1, r9
 8007020:	4638      	mov	r0, r7
 8007022:	47c0      	blx	r8
 8007024:	3001      	adds	r0, #1
 8007026:	d103      	bne.n	8007030 <_printf_common+0xb0>
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007030:	3501      	adds	r5, #1
 8007032:	e7c4      	b.n	8006fbe <_printf_common+0x3e>
 8007034:	2030      	movs	r0, #48	; 0x30
 8007036:	18e1      	adds	r1, r4, r3
 8007038:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007042:	4422      	add	r2, r4
 8007044:	3302      	adds	r3, #2
 8007046:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800704a:	e7c5      	b.n	8006fd8 <_printf_common+0x58>
 800704c:	2301      	movs	r3, #1
 800704e:	4622      	mov	r2, r4
 8007050:	4649      	mov	r1, r9
 8007052:	4638      	mov	r0, r7
 8007054:	47c0      	blx	r8
 8007056:	3001      	adds	r0, #1
 8007058:	d0e6      	beq.n	8007028 <_printf_common+0xa8>
 800705a:	3601      	adds	r6, #1
 800705c:	e7d9      	b.n	8007012 <_printf_common+0x92>
	...

08007060 <_printf_i>:
 8007060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007064:	7e0f      	ldrb	r7, [r1, #24]
 8007066:	4691      	mov	r9, r2
 8007068:	2f78      	cmp	r7, #120	; 0x78
 800706a:	4680      	mov	r8, r0
 800706c:	460c      	mov	r4, r1
 800706e:	469a      	mov	sl, r3
 8007070:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007072:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007076:	d807      	bhi.n	8007088 <_printf_i+0x28>
 8007078:	2f62      	cmp	r7, #98	; 0x62
 800707a:	d80a      	bhi.n	8007092 <_printf_i+0x32>
 800707c:	2f00      	cmp	r7, #0
 800707e:	f000 80d9 	beq.w	8007234 <_printf_i+0x1d4>
 8007082:	2f58      	cmp	r7, #88	; 0x58
 8007084:	f000 80a4 	beq.w	80071d0 <_printf_i+0x170>
 8007088:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800708c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007090:	e03a      	b.n	8007108 <_printf_i+0xa8>
 8007092:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007096:	2b15      	cmp	r3, #21
 8007098:	d8f6      	bhi.n	8007088 <_printf_i+0x28>
 800709a:	a101      	add	r1, pc, #4	; (adr r1, 80070a0 <_printf_i+0x40>)
 800709c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070a0:	080070f9 	.word	0x080070f9
 80070a4:	0800710d 	.word	0x0800710d
 80070a8:	08007089 	.word	0x08007089
 80070ac:	08007089 	.word	0x08007089
 80070b0:	08007089 	.word	0x08007089
 80070b4:	08007089 	.word	0x08007089
 80070b8:	0800710d 	.word	0x0800710d
 80070bc:	08007089 	.word	0x08007089
 80070c0:	08007089 	.word	0x08007089
 80070c4:	08007089 	.word	0x08007089
 80070c8:	08007089 	.word	0x08007089
 80070cc:	0800721b 	.word	0x0800721b
 80070d0:	0800713d 	.word	0x0800713d
 80070d4:	080071fd 	.word	0x080071fd
 80070d8:	08007089 	.word	0x08007089
 80070dc:	08007089 	.word	0x08007089
 80070e0:	0800723d 	.word	0x0800723d
 80070e4:	08007089 	.word	0x08007089
 80070e8:	0800713d 	.word	0x0800713d
 80070ec:	08007089 	.word	0x08007089
 80070f0:	08007089 	.word	0x08007089
 80070f4:	08007205 	.word	0x08007205
 80070f8:	682b      	ldr	r3, [r5, #0]
 80070fa:	1d1a      	adds	r2, r3, #4
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	602a      	str	r2, [r5, #0]
 8007100:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007104:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007108:	2301      	movs	r3, #1
 800710a:	e0a4      	b.n	8007256 <_printf_i+0x1f6>
 800710c:	6820      	ldr	r0, [r4, #0]
 800710e:	6829      	ldr	r1, [r5, #0]
 8007110:	0606      	lsls	r6, r0, #24
 8007112:	f101 0304 	add.w	r3, r1, #4
 8007116:	d50a      	bpl.n	800712e <_printf_i+0xce>
 8007118:	680e      	ldr	r6, [r1, #0]
 800711a:	602b      	str	r3, [r5, #0]
 800711c:	2e00      	cmp	r6, #0
 800711e:	da03      	bge.n	8007128 <_printf_i+0xc8>
 8007120:	232d      	movs	r3, #45	; 0x2d
 8007122:	4276      	negs	r6, r6
 8007124:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007128:	230a      	movs	r3, #10
 800712a:	485e      	ldr	r0, [pc, #376]	; (80072a4 <_printf_i+0x244>)
 800712c:	e019      	b.n	8007162 <_printf_i+0x102>
 800712e:	680e      	ldr	r6, [r1, #0]
 8007130:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007134:	602b      	str	r3, [r5, #0]
 8007136:	bf18      	it	ne
 8007138:	b236      	sxthne	r6, r6
 800713a:	e7ef      	b.n	800711c <_printf_i+0xbc>
 800713c:	682b      	ldr	r3, [r5, #0]
 800713e:	6820      	ldr	r0, [r4, #0]
 8007140:	1d19      	adds	r1, r3, #4
 8007142:	6029      	str	r1, [r5, #0]
 8007144:	0601      	lsls	r1, r0, #24
 8007146:	d501      	bpl.n	800714c <_printf_i+0xec>
 8007148:	681e      	ldr	r6, [r3, #0]
 800714a:	e002      	b.n	8007152 <_printf_i+0xf2>
 800714c:	0646      	lsls	r6, r0, #25
 800714e:	d5fb      	bpl.n	8007148 <_printf_i+0xe8>
 8007150:	881e      	ldrh	r6, [r3, #0]
 8007152:	2f6f      	cmp	r7, #111	; 0x6f
 8007154:	bf0c      	ite	eq
 8007156:	2308      	moveq	r3, #8
 8007158:	230a      	movne	r3, #10
 800715a:	4852      	ldr	r0, [pc, #328]	; (80072a4 <_printf_i+0x244>)
 800715c:	2100      	movs	r1, #0
 800715e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007162:	6865      	ldr	r5, [r4, #4]
 8007164:	2d00      	cmp	r5, #0
 8007166:	bfa8      	it	ge
 8007168:	6821      	ldrge	r1, [r4, #0]
 800716a:	60a5      	str	r5, [r4, #8]
 800716c:	bfa4      	itt	ge
 800716e:	f021 0104 	bicge.w	r1, r1, #4
 8007172:	6021      	strge	r1, [r4, #0]
 8007174:	b90e      	cbnz	r6, 800717a <_printf_i+0x11a>
 8007176:	2d00      	cmp	r5, #0
 8007178:	d04d      	beq.n	8007216 <_printf_i+0x1b6>
 800717a:	4615      	mov	r5, r2
 800717c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007180:	fb03 6711 	mls	r7, r3, r1, r6
 8007184:	5dc7      	ldrb	r7, [r0, r7]
 8007186:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800718a:	4637      	mov	r7, r6
 800718c:	42bb      	cmp	r3, r7
 800718e:	460e      	mov	r6, r1
 8007190:	d9f4      	bls.n	800717c <_printf_i+0x11c>
 8007192:	2b08      	cmp	r3, #8
 8007194:	d10b      	bne.n	80071ae <_printf_i+0x14e>
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	07de      	lsls	r6, r3, #31
 800719a:	d508      	bpl.n	80071ae <_printf_i+0x14e>
 800719c:	6923      	ldr	r3, [r4, #16]
 800719e:	6861      	ldr	r1, [r4, #4]
 80071a0:	4299      	cmp	r1, r3
 80071a2:	bfde      	ittt	le
 80071a4:	2330      	movle	r3, #48	; 0x30
 80071a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071ae:	1b52      	subs	r2, r2, r5
 80071b0:	6122      	str	r2, [r4, #16]
 80071b2:	464b      	mov	r3, r9
 80071b4:	4621      	mov	r1, r4
 80071b6:	4640      	mov	r0, r8
 80071b8:	f8cd a000 	str.w	sl, [sp]
 80071bc:	aa03      	add	r2, sp, #12
 80071be:	f7ff fedf 	bl	8006f80 <_printf_common>
 80071c2:	3001      	adds	r0, #1
 80071c4:	d14c      	bne.n	8007260 <_printf_i+0x200>
 80071c6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ca:	b004      	add	sp, #16
 80071cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d0:	4834      	ldr	r0, [pc, #208]	; (80072a4 <_printf_i+0x244>)
 80071d2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071d6:	6829      	ldr	r1, [r5, #0]
 80071d8:	6823      	ldr	r3, [r4, #0]
 80071da:	f851 6b04 	ldr.w	r6, [r1], #4
 80071de:	6029      	str	r1, [r5, #0]
 80071e0:	061d      	lsls	r5, r3, #24
 80071e2:	d514      	bpl.n	800720e <_printf_i+0x1ae>
 80071e4:	07df      	lsls	r7, r3, #31
 80071e6:	bf44      	itt	mi
 80071e8:	f043 0320 	orrmi.w	r3, r3, #32
 80071ec:	6023      	strmi	r3, [r4, #0]
 80071ee:	b91e      	cbnz	r6, 80071f8 <_printf_i+0x198>
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	f023 0320 	bic.w	r3, r3, #32
 80071f6:	6023      	str	r3, [r4, #0]
 80071f8:	2310      	movs	r3, #16
 80071fa:	e7af      	b.n	800715c <_printf_i+0xfc>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	f043 0320 	orr.w	r3, r3, #32
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	2378      	movs	r3, #120	; 0x78
 8007206:	4828      	ldr	r0, [pc, #160]	; (80072a8 <_printf_i+0x248>)
 8007208:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800720c:	e7e3      	b.n	80071d6 <_printf_i+0x176>
 800720e:	0659      	lsls	r1, r3, #25
 8007210:	bf48      	it	mi
 8007212:	b2b6      	uxthmi	r6, r6
 8007214:	e7e6      	b.n	80071e4 <_printf_i+0x184>
 8007216:	4615      	mov	r5, r2
 8007218:	e7bb      	b.n	8007192 <_printf_i+0x132>
 800721a:	682b      	ldr	r3, [r5, #0]
 800721c:	6826      	ldr	r6, [r4, #0]
 800721e:	1d18      	adds	r0, r3, #4
 8007220:	6961      	ldr	r1, [r4, #20]
 8007222:	6028      	str	r0, [r5, #0]
 8007224:	0635      	lsls	r5, r6, #24
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	d501      	bpl.n	800722e <_printf_i+0x1ce>
 800722a:	6019      	str	r1, [r3, #0]
 800722c:	e002      	b.n	8007234 <_printf_i+0x1d4>
 800722e:	0670      	lsls	r0, r6, #25
 8007230:	d5fb      	bpl.n	800722a <_printf_i+0x1ca>
 8007232:	8019      	strh	r1, [r3, #0]
 8007234:	2300      	movs	r3, #0
 8007236:	4615      	mov	r5, r2
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	e7ba      	b.n	80071b2 <_printf_i+0x152>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	2100      	movs	r1, #0
 8007240:	1d1a      	adds	r2, r3, #4
 8007242:	602a      	str	r2, [r5, #0]
 8007244:	681d      	ldr	r5, [r3, #0]
 8007246:	6862      	ldr	r2, [r4, #4]
 8007248:	4628      	mov	r0, r5
 800724a:	f002 f8d1 	bl	80093f0 <memchr>
 800724e:	b108      	cbz	r0, 8007254 <_printf_i+0x1f4>
 8007250:	1b40      	subs	r0, r0, r5
 8007252:	6060      	str	r0, [r4, #4]
 8007254:	6863      	ldr	r3, [r4, #4]
 8007256:	6123      	str	r3, [r4, #16]
 8007258:	2300      	movs	r3, #0
 800725a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800725e:	e7a8      	b.n	80071b2 <_printf_i+0x152>
 8007260:	462a      	mov	r2, r5
 8007262:	4649      	mov	r1, r9
 8007264:	4640      	mov	r0, r8
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	47d0      	blx	sl
 800726a:	3001      	adds	r0, #1
 800726c:	d0ab      	beq.n	80071c6 <_printf_i+0x166>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	079b      	lsls	r3, r3, #30
 8007272:	d413      	bmi.n	800729c <_printf_i+0x23c>
 8007274:	68e0      	ldr	r0, [r4, #12]
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	4298      	cmp	r0, r3
 800727a:	bfb8      	it	lt
 800727c:	4618      	movlt	r0, r3
 800727e:	e7a4      	b.n	80071ca <_printf_i+0x16a>
 8007280:	2301      	movs	r3, #1
 8007282:	4632      	mov	r2, r6
 8007284:	4649      	mov	r1, r9
 8007286:	4640      	mov	r0, r8
 8007288:	47d0      	blx	sl
 800728a:	3001      	adds	r0, #1
 800728c:	d09b      	beq.n	80071c6 <_printf_i+0x166>
 800728e:	3501      	adds	r5, #1
 8007290:	68e3      	ldr	r3, [r4, #12]
 8007292:	9903      	ldr	r1, [sp, #12]
 8007294:	1a5b      	subs	r3, r3, r1
 8007296:	42ab      	cmp	r3, r5
 8007298:	dcf2      	bgt.n	8007280 <_printf_i+0x220>
 800729a:	e7eb      	b.n	8007274 <_printf_i+0x214>
 800729c:	2500      	movs	r5, #0
 800729e:	f104 0619 	add.w	r6, r4, #25
 80072a2:	e7f5      	b.n	8007290 <_printf_i+0x230>
 80072a4:	0800ab4a 	.word	0x0800ab4a
 80072a8:	0800ab5b 	.word	0x0800ab5b

080072ac <sulp>:
 80072ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b0:	460f      	mov	r7, r1
 80072b2:	4690      	mov	r8, r2
 80072b4:	f002 fc28 	bl	8009b08 <__ulp>
 80072b8:	4604      	mov	r4, r0
 80072ba:	460d      	mov	r5, r1
 80072bc:	f1b8 0f00 	cmp.w	r8, #0
 80072c0:	d011      	beq.n	80072e6 <sulp+0x3a>
 80072c2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80072c6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	dd0b      	ble.n	80072e6 <sulp+0x3a>
 80072ce:	2400      	movs	r4, #0
 80072d0:	051b      	lsls	r3, r3, #20
 80072d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80072d6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80072da:	4622      	mov	r2, r4
 80072dc:	462b      	mov	r3, r5
 80072de:	f7f9 f905 	bl	80004ec <__aeabi_dmul>
 80072e2:	4604      	mov	r4, r0
 80072e4:	460d      	mov	r5, r1
 80072e6:	4620      	mov	r0, r4
 80072e8:	4629      	mov	r1, r5
 80072ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080072f0 <_strtod_l>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	469b      	mov	fp, r3
 80072f6:	2300      	movs	r3, #0
 80072f8:	b09f      	sub	sp, #124	; 0x7c
 80072fa:	931a      	str	r3, [sp, #104]	; 0x68
 80072fc:	4b9e      	ldr	r3, [pc, #632]	; (8007578 <_strtod_l+0x288>)
 80072fe:	4682      	mov	sl, r0
 8007300:	681f      	ldr	r7, [r3, #0]
 8007302:	460e      	mov	r6, r1
 8007304:	4638      	mov	r0, r7
 8007306:	9215      	str	r2, [sp, #84]	; 0x54
 8007308:	f7f8 ff2c 	bl	8000164 <strlen>
 800730c:	f04f 0800 	mov.w	r8, #0
 8007310:	4604      	mov	r4, r0
 8007312:	f04f 0900 	mov.w	r9, #0
 8007316:	9619      	str	r6, [sp, #100]	; 0x64
 8007318:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800731a:	781a      	ldrb	r2, [r3, #0]
 800731c:	2a2b      	cmp	r2, #43	; 0x2b
 800731e:	d04c      	beq.n	80073ba <_strtod_l+0xca>
 8007320:	d83a      	bhi.n	8007398 <_strtod_l+0xa8>
 8007322:	2a0d      	cmp	r2, #13
 8007324:	d833      	bhi.n	800738e <_strtod_l+0x9e>
 8007326:	2a08      	cmp	r2, #8
 8007328:	d833      	bhi.n	8007392 <_strtod_l+0xa2>
 800732a:	2a00      	cmp	r2, #0
 800732c:	d03d      	beq.n	80073aa <_strtod_l+0xba>
 800732e:	2300      	movs	r3, #0
 8007330:	930a      	str	r3, [sp, #40]	; 0x28
 8007332:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007334:	782b      	ldrb	r3, [r5, #0]
 8007336:	2b30      	cmp	r3, #48	; 0x30
 8007338:	f040 80aa 	bne.w	8007490 <_strtod_l+0x1a0>
 800733c:	786b      	ldrb	r3, [r5, #1]
 800733e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007342:	2b58      	cmp	r3, #88	; 0x58
 8007344:	d166      	bne.n	8007414 <_strtod_l+0x124>
 8007346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007348:	4650      	mov	r0, sl
 800734a:	9301      	str	r3, [sp, #4]
 800734c:	ab1a      	add	r3, sp, #104	; 0x68
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	4a8a      	ldr	r2, [pc, #552]	; (800757c <_strtod_l+0x28c>)
 8007352:	f8cd b008 	str.w	fp, [sp, #8]
 8007356:	ab1b      	add	r3, sp, #108	; 0x6c
 8007358:	a919      	add	r1, sp, #100	; 0x64
 800735a:	f001 fd2d 	bl	8008db8 <__gethex>
 800735e:	f010 0607 	ands.w	r6, r0, #7
 8007362:	4604      	mov	r4, r0
 8007364:	d005      	beq.n	8007372 <_strtod_l+0x82>
 8007366:	2e06      	cmp	r6, #6
 8007368:	d129      	bne.n	80073be <_strtod_l+0xce>
 800736a:	2300      	movs	r3, #0
 800736c:	3501      	adds	r5, #1
 800736e:	9519      	str	r5, [sp, #100]	; 0x64
 8007370:	930a      	str	r3, [sp, #40]	; 0x28
 8007372:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007374:	2b00      	cmp	r3, #0
 8007376:	f040 858a 	bne.w	8007e8e <_strtod_l+0xb9e>
 800737a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800737c:	b1d3      	cbz	r3, 80073b4 <_strtod_l+0xc4>
 800737e:	4642      	mov	r2, r8
 8007380:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007384:	4610      	mov	r0, r2
 8007386:	4619      	mov	r1, r3
 8007388:	b01f      	add	sp, #124	; 0x7c
 800738a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800738e:	2a20      	cmp	r2, #32
 8007390:	d1cd      	bne.n	800732e <_strtod_l+0x3e>
 8007392:	3301      	adds	r3, #1
 8007394:	9319      	str	r3, [sp, #100]	; 0x64
 8007396:	e7bf      	b.n	8007318 <_strtod_l+0x28>
 8007398:	2a2d      	cmp	r2, #45	; 0x2d
 800739a:	d1c8      	bne.n	800732e <_strtod_l+0x3e>
 800739c:	2201      	movs	r2, #1
 800739e:	920a      	str	r2, [sp, #40]	; 0x28
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	9219      	str	r2, [sp, #100]	; 0x64
 80073a4:	785b      	ldrb	r3, [r3, #1]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1c3      	bne.n	8007332 <_strtod_l+0x42>
 80073aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073ac:	9619      	str	r6, [sp, #100]	; 0x64
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f040 856b 	bne.w	8007e8a <_strtod_l+0xb9a>
 80073b4:	4642      	mov	r2, r8
 80073b6:	464b      	mov	r3, r9
 80073b8:	e7e4      	b.n	8007384 <_strtod_l+0x94>
 80073ba:	2200      	movs	r2, #0
 80073bc:	e7ef      	b.n	800739e <_strtod_l+0xae>
 80073be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80073c0:	b13a      	cbz	r2, 80073d2 <_strtod_l+0xe2>
 80073c2:	2135      	movs	r1, #53	; 0x35
 80073c4:	a81c      	add	r0, sp, #112	; 0x70
 80073c6:	f002 fca3 	bl	8009d10 <__copybits>
 80073ca:	4650      	mov	r0, sl
 80073cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80073ce:	f002 f86b 	bl	80094a8 <_Bfree>
 80073d2:	3e01      	subs	r6, #1
 80073d4:	2e04      	cmp	r6, #4
 80073d6:	d806      	bhi.n	80073e6 <_strtod_l+0xf6>
 80073d8:	e8df f006 	tbb	[pc, r6]
 80073dc:	1714030a 	.word	0x1714030a
 80073e0:	0a          	.byte	0x0a
 80073e1:	00          	.byte	0x00
 80073e2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80073e6:	0721      	lsls	r1, r4, #28
 80073e8:	d5c3      	bpl.n	8007372 <_strtod_l+0x82>
 80073ea:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80073ee:	e7c0      	b.n	8007372 <_strtod_l+0x82>
 80073f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80073f2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80073f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80073fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80073fe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007402:	e7f0      	b.n	80073e6 <_strtod_l+0xf6>
 8007404:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007580 <_strtod_l+0x290>
 8007408:	e7ed      	b.n	80073e6 <_strtod_l+0xf6>
 800740a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800740e:	f04f 38ff 	mov.w	r8, #4294967295
 8007412:	e7e8      	b.n	80073e6 <_strtod_l+0xf6>
 8007414:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007416:	1c5a      	adds	r2, r3, #1
 8007418:	9219      	str	r2, [sp, #100]	; 0x64
 800741a:	785b      	ldrb	r3, [r3, #1]
 800741c:	2b30      	cmp	r3, #48	; 0x30
 800741e:	d0f9      	beq.n	8007414 <_strtod_l+0x124>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0a6      	beq.n	8007372 <_strtod_l+0x82>
 8007424:	2301      	movs	r3, #1
 8007426:	9307      	str	r3, [sp, #28]
 8007428:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800742a:	220a      	movs	r2, #10
 800742c:	9308      	str	r3, [sp, #32]
 800742e:	2300      	movs	r3, #0
 8007430:	469b      	mov	fp, r3
 8007432:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007436:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007438:	7805      	ldrb	r5, [r0, #0]
 800743a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800743e:	b2d9      	uxtb	r1, r3
 8007440:	2909      	cmp	r1, #9
 8007442:	d927      	bls.n	8007494 <_strtod_l+0x1a4>
 8007444:	4622      	mov	r2, r4
 8007446:	4639      	mov	r1, r7
 8007448:	f002 ff04 	bl	800a254 <strncmp>
 800744c:	2800      	cmp	r0, #0
 800744e:	d033      	beq.n	80074b8 <_strtod_l+0x1c8>
 8007450:	2000      	movs	r0, #0
 8007452:	462a      	mov	r2, r5
 8007454:	465c      	mov	r4, fp
 8007456:	4603      	mov	r3, r0
 8007458:	9004      	str	r0, [sp, #16]
 800745a:	2a65      	cmp	r2, #101	; 0x65
 800745c:	d001      	beq.n	8007462 <_strtod_l+0x172>
 800745e:	2a45      	cmp	r2, #69	; 0x45
 8007460:	d114      	bne.n	800748c <_strtod_l+0x19c>
 8007462:	b91c      	cbnz	r4, 800746c <_strtod_l+0x17c>
 8007464:	9a07      	ldr	r2, [sp, #28]
 8007466:	4302      	orrs	r2, r0
 8007468:	d09f      	beq.n	80073aa <_strtod_l+0xba>
 800746a:	2400      	movs	r4, #0
 800746c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800746e:	1c72      	adds	r2, r6, #1
 8007470:	9219      	str	r2, [sp, #100]	; 0x64
 8007472:	7872      	ldrb	r2, [r6, #1]
 8007474:	2a2b      	cmp	r2, #43	; 0x2b
 8007476:	d079      	beq.n	800756c <_strtod_l+0x27c>
 8007478:	2a2d      	cmp	r2, #45	; 0x2d
 800747a:	f000 8083 	beq.w	8007584 <_strtod_l+0x294>
 800747e:	2700      	movs	r7, #0
 8007480:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007484:	2909      	cmp	r1, #9
 8007486:	f240 8083 	bls.w	8007590 <_strtod_l+0x2a0>
 800748a:	9619      	str	r6, [sp, #100]	; 0x64
 800748c:	2500      	movs	r5, #0
 800748e:	e09f      	b.n	80075d0 <_strtod_l+0x2e0>
 8007490:	2300      	movs	r3, #0
 8007492:	e7c8      	b.n	8007426 <_strtod_l+0x136>
 8007494:	f1bb 0f08 	cmp.w	fp, #8
 8007498:	bfd5      	itete	le
 800749a:	9906      	ldrle	r1, [sp, #24]
 800749c:	9905      	ldrgt	r1, [sp, #20]
 800749e:	fb02 3301 	mlale	r3, r2, r1, r3
 80074a2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80074a6:	f100 0001 	add.w	r0, r0, #1
 80074aa:	bfd4      	ite	le
 80074ac:	9306      	strle	r3, [sp, #24]
 80074ae:	9305      	strgt	r3, [sp, #20]
 80074b0:	f10b 0b01 	add.w	fp, fp, #1
 80074b4:	9019      	str	r0, [sp, #100]	; 0x64
 80074b6:	e7be      	b.n	8007436 <_strtod_l+0x146>
 80074b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074ba:	191a      	adds	r2, r3, r4
 80074bc:	9219      	str	r2, [sp, #100]	; 0x64
 80074be:	5d1a      	ldrb	r2, [r3, r4]
 80074c0:	f1bb 0f00 	cmp.w	fp, #0
 80074c4:	d036      	beq.n	8007534 <_strtod_l+0x244>
 80074c6:	465c      	mov	r4, fp
 80074c8:	9004      	str	r0, [sp, #16]
 80074ca:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80074ce:	2b09      	cmp	r3, #9
 80074d0:	d912      	bls.n	80074f8 <_strtod_l+0x208>
 80074d2:	2301      	movs	r3, #1
 80074d4:	e7c1      	b.n	800745a <_strtod_l+0x16a>
 80074d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074d8:	3001      	adds	r0, #1
 80074da:	1c5a      	adds	r2, r3, #1
 80074dc:	9219      	str	r2, [sp, #100]	; 0x64
 80074de:	785a      	ldrb	r2, [r3, #1]
 80074e0:	2a30      	cmp	r2, #48	; 0x30
 80074e2:	d0f8      	beq.n	80074d6 <_strtod_l+0x1e6>
 80074e4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80074e8:	2b08      	cmp	r3, #8
 80074ea:	f200 84d5 	bhi.w	8007e98 <_strtod_l+0xba8>
 80074ee:	9004      	str	r0, [sp, #16]
 80074f0:	2000      	movs	r0, #0
 80074f2:	4604      	mov	r4, r0
 80074f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074f6:	9308      	str	r3, [sp, #32]
 80074f8:	3a30      	subs	r2, #48	; 0x30
 80074fa:	f100 0301 	add.w	r3, r0, #1
 80074fe:	d013      	beq.n	8007528 <_strtod_l+0x238>
 8007500:	9904      	ldr	r1, [sp, #16]
 8007502:	1905      	adds	r5, r0, r4
 8007504:	4419      	add	r1, r3
 8007506:	9104      	str	r1, [sp, #16]
 8007508:	4623      	mov	r3, r4
 800750a:	210a      	movs	r1, #10
 800750c:	42ab      	cmp	r3, r5
 800750e:	d113      	bne.n	8007538 <_strtod_l+0x248>
 8007510:	1823      	adds	r3, r4, r0
 8007512:	2b08      	cmp	r3, #8
 8007514:	f104 0401 	add.w	r4, r4, #1
 8007518:	4404      	add	r4, r0
 800751a:	dc1b      	bgt.n	8007554 <_strtod_l+0x264>
 800751c:	230a      	movs	r3, #10
 800751e:	9906      	ldr	r1, [sp, #24]
 8007520:	fb03 2301 	mla	r3, r3, r1, r2
 8007524:	9306      	str	r3, [sp, #24]
 8007526:	2300      	movs	r3, #0
 8007528:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800752a:	4618      	mov	r0, r3
 800752c:	1c51      	adds	r1, r2, #1
 800752e:	9119      	str	r1, [sp, #100]	; 0x64
 8007530:	7852      	ldrb	r2, [r2, #1]
 8007532:	e7ca      	b.n	80074ca <_strtod_l+0x1da>
 8007534:	4658      	mov	r0, fp
 8007536:	e7d3      	b.n	80074e0 <_strtod_l+0x1f0>
 8007538:	2b08      	cmp	r3, #8
 800753a:	dc04      	bgt.n	8007546 <_strtod_l+0x256>
 800753c:	9f06      	ldr	r7, [sp, #24]
 800753e:	434f      	muls	r7, r1
 8007540:	9706      	str	r7, [sp, #24]
 8007542:	3301      	adds	r3, #1
 8007544:	e7e2      	b.n	800750c <_strtod_l+0x21c>
 8007546:	1c5f      	adds	r7, r3, #1
 8007548:	2f10      	cmp	r7, #16
 800754a:	bfde      	ittt	le
 800754c:	9f05      	ldrle	r7, [sp, #20]
 800754e:	434f      	mulle	r7, r1
 8007550:	9705      	strle	r7, [sp, #20]
 8007552:	e7f6      	b.n	8007542 <_strtod_l+0x252>
 8007554:	2c10      	cmp	r4, #16
 8007556:	bfdf      	itttt	le
 8007558:	230a      	movle	r3, #10
 800755a:	9905      	ldrle	r1, [sp, #20]
 800755c:	fb03 2301 	mlale	r3, r3, r1, r2
 8007560:	9305      	strle	r3, [sp, #20]
 8007562:	e7e0      	b.n	8007526 <_strtod_l+0x236>
 8007564:	2300      	movs	r3, #0
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	2301      	movs	r3, #1
 800756a:	e77b      	b.n	8007464 <_strtod_l+0x174>
 800756c:	2700      	movs	r7, #0
 800756e:	1cb2      	adds	r2, r6, #2
 8007570:	9219      	str	r2, [sp, #100]	; 0x64
 8007572:	78b2      	ldrb	r2, [r6, #2]
 8007574:	e784      	b.n	8007480 <_strtod_l+0x190>
 8007576:	bf00      	nop
 8007578:	0800ad50 	.word	0x0800ad50
 800757c:	0800ab6c 	.word	0x0800ab6c
 8007580:	7ff00000 	.word	0x7ff00000
 8007584:	2701      	movs	r7, #1
 8007586:	e7f2      	b.n	800756e <_strtod_l+0x27e>
 8007588:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800758a:	1c51      	adds	r1, r2, #1
 800758c:	9119      	str	r1, [sp, #100]	; 0x64
 800758e:	7852      	ldrb	r2, [r2, #1]
 8007590:	2a30      	cmp	r2, #48	; 0x30
 8007592:	d0f9      	beq.n	8007588 <_strtod_l+0x298>
 8007594:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007598:	2908      	cmp	r1, #8
 800759a:	f63f af77 	bhi.w	800748c <_strtod_l+0x19c>
 800759e:	f04f 0e0a 	mov.w	lr, #10
 80075a2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80075a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075a8:	9209      	str	r2, [sp, #36]	; 0x24
 80075aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075ac:	1c51      	adds	r1, r2, #1
 80075ae:	9119      	str	r1, [sp, #100]	; 0x64
 80075b0:	7852      	ldrb	r2, [r2, #1]
 80075b2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80075b6:	2d09      	cmp	r5, #9
 80075b8:	d935      	bls.n	8007626 <_strtod_l+0x336>
 80075ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80075bc:	1b49      	subs	r1, r1, r5
 80075be:	2908      	cmp	r1, #8
 80075c0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80075c4:	dc02      	bgt.n	80075cc <_strtod_l+0x2dc>
 80075c6:	4565      	cmp	r5, ip
 80075c8:	bfa8      	it	ge
 80075ca:	4665      	movge	r5, ip
 80075cc:	b107      	cbz	r7, 80075d0 <_strtod_l+0x2e0>
 80075ce:	426d      	negs	r5, r5
 80075d0:	2c00      	cmp	r4, #0
 80075d2:	d14c      	bne.n	800766e <_strtod_l+0x37e>
 80075d4:	9907      	ldr	r1, [sp, #28]
 80075d6:	4301      	orrs	r1, r0
 80075d8:	f47f aecb 	bne.w	8007372 <_strtod_l+0x82>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f47f aee4 	bne.w	80073aa <_strtod_l+0xba>
 80075e2:	2a69      	cmp	r2, #105	; 0x69
 80075e4:	d026      	beq.n	8007634 <_strtod_l+0x344>
 80075e6:	dc23      	bgt.n	8007630 <_strtod_l+0x340>
 80075e8:	2a49      	cmp	r2, #73	; 0x49
 80075ea:	d023      	beq.n	8007634 <_strtod_l+0x344>
 80075ec:	2a4e      	cmp	r2, #78	; 0x4e
 80075ee:	f47f aedc 	bne.w	80073aa <_strtod_l+0xba>
 80075f2:	499d      	ldr	r1, [pc, #628]	; (8007868 <_strtod_l+0x578>)
 80075f4:	a819      	add	r0, sp, #100	; 0x64
 80075f6:	f001 fe2d 	bl	8009254 <__match>
 80075fa:	2800      	cmp	r0, #0
 80075fc:	f43f aed5 	beq.w	80073aa <_strtod_l+0xba>
 8007600:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	2b28      	cmp	r3, #40	; 0x28
 8007606:	d12c      	bne.n	8007662 <_strtod_l+0x372>
 8007608:	4998      	ldr	r1, [pc, #608]	; (800786c <_strtod_l+0x57c>)
 800760a:	aa1c      	add	r2, sp, #112	; 0x70
 800760c:	a819      	add	r0, sp, #100	; 0x64
 800760e:	f001 fe35 	bl	800927c <__hexnan>
 8007612:	2805      	cmp	r0, #5
 8007614:	d125      	bne.n	8007662 <_strtod_l+0x372>
 8007616:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007618:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800761c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007620:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007624:	e6a5      	b.n	8007372 <_strtod_l+0x82>
 8007626:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800762a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800762e:	e7bc      	b.n	80075aa <_strtod_l+0x2ba>
 8007630:	2a6e      	cmp	r2, #110	; 0x6e
 8007632:	e7dc      	b.n	80075ee <_strtod_l+0x2fe>
 8007634:	498e      	ldr	r1, [pc, #568]	; (8007870 <_strtod_l+0x580>)
 8007636:	a819      	add	r0, sp, #100	; 0x64
 8007638:	f001 fe0c 	bl	8009254 <__match>
 800763c:	2800      	cmp	r0, #0
 800763e:	f43f aeb4 	beq.w	80073aa <_strtod_l+0xba>
 8007642:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007644:	498b      	ldr	r1, [pc, #556]	; (8007874 <_strtod_l+0x584>)
 8007646:	3b01      	subs	r3, #1
 8007648:	a819      	add	r0, sp, #100	; 0x64
 800764a:	9319      	str	r3, [sp, #100]	; 0x64
 800764c:	f001 fe02 	bl	8009254 <__match>
 8007650:	b910      	cbnz	r0, 8007658 <_strtod_l+0x368>
 8007652:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007654:	3301      	adds	r3, #1
 8007656:	9319      	str	r3, [sp, #100]	; 0x64
 8007658:	f04f 0800 	mov.w	r8, #0
 800765c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007878 <_strtod_l+0x588>
 8007660:	e687      	b.n	8007372 <_strtod_l+0x82>
 8007662:	4886      	ldr	r0, [pc, #536]	; (800787c <_strtod_l+0x58c>)
 8007664:	f002 fde0 	bl	800a228 <nan>
 8007668:	4680      	mov	r8, r0
 800766a:	4689      	mov	r9, r1
 800766c:	e681      	b.n	8007372 <_strtod_l+0x82>
 800766e:	9b04      	ldr	r3, [sp, #16]
 8007670:	f1bb 0f00 	cmp.w	fp, #0
 8007674:	bf08      	it	eq
 8007676:	46a3      	moveq	fp, r4
 8007678:	1aeb      	subs	r3, r5, r3
 800767a:	2c10      	cmp	r4, #16
 800767c:	9806      	ldr	r0, [sp, #24]
 800767e:	4626      	mov	r6, r4
 8007680:	9307      	str	r3, [sp, #28]
 8007682:	bfa8      	it	ge
 8007684:	2610      	movge	r6, #16
 8007686:	f7f8 feb7 	bl	80003f8 <__aeabi_ui2d>
 800768a:	2c09      	cmp	r4, #9
 800768c:	4680      	mov	r8, r0
 800768e:	4689      	mov	r9, r1
 8007690:	dd13      	ble.n	80076ba <_strtod_l+0x3ca>
 8007692:	4b7b      	ldr	r3, [pc, #492]	; (8007880 <_strtod_l+0x590>)
 8007694:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007698:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800769c:	f7f8 ff26 	bl	80004ec <__aeabi_dmul>
 80076a0:	4680      	mov	r8, r0
 80076a2:	9805      	ldr	r0, [sp, #20]
 80076a4:	4689      	mov	r9, r1
 80076a6:	f7f8 fea7 	bl	80003f8 <__aeabi_ui2d>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4640      	mov	r0, r8
 80076b0:	4649      	mov	r1, r9
 80076b2:	f7f8 fd65 	bl	8000180 <__adddf3>
 80076b6:	4680      	mov	r8, r0
 80076b8:	4689      	mov	r9, r1
 80076ba:	2c0f      	cmp	r4, #15
 80076bc:	dc36      	bgt.n	800772c <_strtod_l+0x43c>
 80076be:	9b07      	ldr	r3, [sp, #28]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f43f ae56 	beq.w	8007372 <_strtod_l+0x82>
 80076c6:	dd22      	ble.n	800770e <_strtod_l+0x41e>
 80076c8:	2b16      	cmp	r3, #22
 80076ca:	dc09      	bgt.n	80076e0 <_strtod_l+0x3f0>
 80076cc:	496c      	ldr	r1, [pc, #432]	; (8007880 <_strtod_l+0x590>)
 80076ce:	4642      	mov	r2, r8
 80076d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80076d4:	464b      	mov	r3, r9
 80076d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076da:	f7f8 ff07 	bl	80004ec <__aeabi_dmul>
 80076de:	e7c3      	b.n	8007668 <_strtod_l+0x378>
 80076e0:	9a07      	ldr	r2, [sp, #28]
 80076e2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80076e6:	4293      	cmp	r3, r2
 80076e8:	db20      	blt.n	800772c <_strtod_l+0x43c>
 80076ea:	4d65      	ldr	r5, [pc, #404]	; (8007880 <_strtod_l+0x590>)
 80076ec:	f1c4 040f 	rsb	r4, r4, #15
 80076f0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80076f4:	4642      	mov	r2, r8
 80076f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076fa:	464b      	mov	r3, r9
 80076fc:	f7f8 fef6 	bl	80004ec <__aeabi_dmul>
 8007700:	9b07      	ldr	r3, [sp, #28]
 8007702:	1b1c      	subs	r4, r3, r4
 8007704:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007708:	e9d5 2300 	ldrd	r2, r3, [r5]
 800770c:	e7e5      	b.n	80076da <_strtod_l+0x3ea>
 800770e:	9b07      	ldr	r3, [sp, #28]
 8007710:	3316      	adds	r3, #22
 8007712:	db0b      	blt.n	800772c <_strtod_l+0x43c>
 8007714:	9b04      	ldr	r3, [sp, #16]
 8007716:	4640      	mov	r0, r8
 8007718:	1b5d      	subs	r5, r3, r5
 800771a:	4b59      	ldr	r3, [pc, #356]	; (8007880 <_strtod_l+0x590>)
 800771c:	4649      	mov	r1, r9
 800771e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007722:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007726:	f7f9 f80b 	bl	8000740 <__aeabi_ddiv>
 800772a:	e79d      	b.n	8007668 <_strtod_l+0x378>
 800772c:	9b07      	ldr	r3, [sp, #28]
 800772e:	1ba6      	subs	r6, r4, r6
 8007730:	441e      	add	r6, r3
 8007732:	2e00      	cmp	r6, #0
 8007734:	dd74      	ble.n	8007820 <_strtod_l+0x530>
 8007736:	f016 030f 	ands.w	r3, r6, #15
 800773a:	d00a      	beq.n	8007752 <_strtod_l+0x462>
 800773c:	4950      	ldr	r1, [pc, #320]	; (8007880 <_strtod_l+0x590>)
 800773e:	4642      	mov	r2, r8
 8007740:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007748:	464b      	mov	r3, r9
 800774a:	f7f8 fecf 	bl	80004ec <__aeabi_dmul>
 800774e:	4680      	mov	r8, r0
 8007750:	4689      	mov	r9, r1
 8007752:	f036 060f 	bics.w	r6, r6, #15
 8007756:	d052      	beq.n	80077fe <_strtod_l+0x50e>
 8007758:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800775c:	dd27      	ble.n	80077ae <_strtod_l+0x4be>
 800775e:	f04f 0b00 	mov.w	fp, #0
 8007762:	f8cd b010 	str.w	fp, [sp, #16]
 8007766:	f8cd b020 	str.w	fp, [sp, #32]
 800776a:	f8cd b018 	str.w	fp, [sp, #24]
 800776e:	2322      	movs	r3, #34	; 0x22
 8007770:	f04f 0800 	mov.w	r8, #0
 8007774:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007878 <_strtod_l+0x588>
 8007778:	f8ca 3000 	str.w	r3, [sl]
 800777c:	9b08      	ldr	r3, [sp, #32]
 800777e:	2b00      	cmp	r3, #0
 8007780:	f43f adf7 	beq.w	8007372 <_strtod_l+0x82>
 8007784:	4650      	mov	r0, sl
 8007786:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007788:	f001 fe8e 	bl	80094a8 <_Bfree>
 800778c:	4650      	mov	r0, sl
 800778e:	9906      	ldr	r1, [sp, #24]
 8007790:	f001 fe8a 	bl	80094a8 <_Bfree>
 8007794:	4650      	mov	r0, sl
 8007796:	9904      	ldr	r1, [sp, #16]
 8007798:	f001 fe86 	bl	80094a8 <_Bfree>
 800779c:	4650      	mov	r0, sl
 800779e:	9908      	ldr	r1, [sp, #32]
 80077a0:	f001 fe82 	bl	80094a8 <_Bfree>
 80077a4:	4659      	mov	r1, fp
 80077a6:	4650      	mov	r0, sl
 80077a8:	f001 fe7e 	bl	80094a8 <_Bfree>
 80077ac:	e5e1      	b.n	8007372 <_strtod_l+0x82>
 80077ae:	4b35      	ldr	r3, [pc, #212]	; (8007884 <_strtod_l+0x594>)
 80077b0:	4640      	mov	r0, r8
 80077b2:	9305      	str	r3, [sp, #20]
 80077b4:	2300      	movs	r3, #0
 80077b6:	4649      	mov	r1, r9
 80077b8:	461f      	mov	r7, r3
 80077ba:	1136      	asrs	r6, r6, #4
 80077bc:	2e01      	cmp	r6, #1
 80077be:	dc21      	bgt.n	8007804 <_strtod_l+0x514>
 80077c0:	b10b      	cbz	r3, 80077c6 <_strtod_l+0x4d6>
 80077c2:	4680      	mov	r8, r0
 80077c4:	4689      	mov	r9, r1
 80077c6:	4b2f      	ldr	r3, [pc, #188]	; (8007884 <_strtod_l+0x594>)
 80077c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80077cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80077d0:	4642      	mov	r2, r8
 80077d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077d6:	464b      	mov	r3, r9
 80077d8:	f7f8 fe88 	bl	80004ec <__aeabi_dmul>
 80077dc:	4b26      	ldr	r3, [pc, #152]	; (8007878 <_strtod_l+0x588>)
 80077de:	460a      	mov	r2, r1
 80077e0:	400b      	ands	r3, r1
 80077e2:	4929      	ldr	r1, [pc, #164]	; (8007888 <_strtod_l+0x598>)
 80077e4:	4680      	mov	r8, r0
 80077e6:	428b      	cmp	r3, r1
 80077e8:	d8b9      	bhi.n	800775e <_strtod_l+0x46e>
 80077ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80077ee:	428b      	cmp	r3, r1
 80077f0:	bf86      	itte	hi
 80077f2:	f04f 38ff 	movhi.w	r8, #4294967295
 80077f6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800788c <_strtod_l+0x59c>
 80077fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80077fe:	2300      	movs	r3, #0
 8007800:	9305      	str	r3, [sp, #20]
 8007802:	e07f      	b.n	8007904 <_strtod_l+0x614>
 8007804:	07f2      	lsls	r2, r6, #31
 8007806:	d505      	bpl.n	8007814 <_strtod_l+0x524>
 8007808:	9b05      	ldr	r3, [sp, #20]
 800780a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780e:	f7f8 fe6d 	bl	80004ec <__aeabi_dmul>
 8007812:	2301      	movs	r3, #1
 8007814:	9a05      	ldr	r2, [sp, #20]
 8007816:	3701      	adds	r7, #1
 8007818:	3208      	adds	r2, #8
 800781a:	1076      	asrs	r6, r6, #1
 800781c:	9205      	str	r2, [sp, #20]
 800781e:	e7cd      	b.n	80077bc <_strtod_l+0x4cc>
 8007820:	d0ed      	beq.n	80077fe <_strtod_l+0x50e>
 8007822:	4276      	negs	r6, r6
 8007824:	f016 020f 	ands.w	r2, r6, #15
 8007828:	d00a      	beq.n	8007840 <_strtod_l+0x550>
 800782a:	4b15      	ldr	r3, [pc, #84]	; (8007880 <_strtod_l+0x590>)
 800782c:	4640      	mov	r0, r8
 800782e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007832:	4649      	mov	r1, r9
 8007834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007838:	f7f8 ff82 	bl	8000740 <__aeabi_ddiv>
 800783c:	4680      	mov	r8, r0
 800783e:	4689      	mov	r9, r1
 8007840:	1136      	asrs	r6, r6, #4
 8007842:	d0dc      	beq.n	80077fe <_strtod_l+0x50e>
 8007844:	2e1f      	cmp	r6, #31
 8007846:	dd23      	ble.n	8007890 <_strtod_l+0x5a0>
 8007848:	f04f 0b00 	mov.w	fp, #0
 800784c:	f8cd b010 	str.w	fp, [sp, #16]
 8007850:	f8cd b020 	str.w	fp, [sp, #32]
 8007854:	f8cd b018 	str.w	fp, [sp, #24]
 8007858:	2322      	movs	r3, #34	; 0x22
 800785a:	f04f 0800 	mov.w	r8, #0
 800785e:	f04f 0900 	mov.w	r9, #0
 8007862:	f8ca 3000 	str.w	r3, [sl]
 8007866:	e789      	b.n	800777c <_strtod_l+0x48c>
 8007868:	0800ab45 	.word	0x0800ab45
 800786c:	0800ab80 	.word	0x0800ab80
 8007870:	0800ab3d 	.word	0x0800ab3d
 8007874:	0800ac73 	.word	0x0800ac73
 8007878:	7ff00000 	.word	0x7ff00000
 800787c:	0800ac6f 	.word	0x0800ac6f
 8007880:	0800ade8 	.word	0x0800ade8
 8007884:	0800adc0 	.word	0x0800adc0
 8007888:	7ca00000 	.word	0x7ca00000
 800788c:	7fefffff 	.word	0x7fefffff
 8007890:	f016 0310 	ands.w	r3, r6, #16
 8007894:	bf18      	it	ne
 8007896:	236a      	movne	r3, #106	; 0x6a
 8007898:	4640      	mov	r0, r8
 800789a:	9305      	str	r3, [sp, #20]
 800789c:	4649      	mov	r1, r9
 800789e:	2300      	movs	r3, #0
 80078a0:	4fb0      	ldr	r7, [pc, #704]	; (8007b64 <_strtod_l+0x874>)
 80078a2:	07f2      	lsls	r2, r6, #31
 80078a4:	d504      	bpl.n	80078b0 <_strtod_l+0x5c0>
 80078a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078aa:	f7f8 fe1f 	bl	80004ec <__aeabi_dmul>
 80078ae:	2301      	movs	r3, #1
 80078b0:	1076      	asrs	r6, r6, #1
 80078b2:	f107 0708 	add.w	r7, r7, #8
 80078b6:	d1f4      	bne.n	80078a2 <_strtod_l+0x5b2>
 80078b8:	b10b      	cbz	r3, 80078be <_strtod_l+0x5ce>
 80078ba:	4680      	mov	r8, r0
 80078bc:	4689      	mov	r9, r1
 80078be:	9b05      	ldr	r3, [sp, #20]
 80078c0:	b1c3      	cbz	r3, 80078f4 <_strtod_l+0x604>
 80078c2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80078c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	4649      	mov	r1, r9
 80078ce:	dd11      	ble.n	80078f4 <_strtod_l+0x604>
 80078d0:	2b1f      	cmp	r3, #31
 80078d2:	f340 8127 	ble.w	8007b24 <_strtod_l+0x834>
 80078d6:	2b34      	cmp	r3, #52	; 0x34
 80078d8:	bfd8      	it	le
 80078da:	f04f 33ff 	movle.w	r3, #4294967295
 80078de:	f04f 0800 	mov.w	r8, #0
 80078e2:	bfcf      	iteee	gt
 80078e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80078e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80078ec:	fa03 f202 	lslle.w	r2, r3, r2
 80078f0:	ea02 0901 	andle.w	r9, r2, r1
 80078f4:	2200      	movs	r2, #0
 80078f6:	2300      	movs	r3, #0
 80078f8:	4640      	mov	r0, r8
 80078fa:	4649      	mov	r1, r9
 80078fc:	f7f9 f85e 	bl	80009bc <__aeabi_dcmpeq>
 8007900:	2800      	cmp	r0, #0
 8007902:	d1a1      	bne.n	8007848 <_strtod_l+0x558>
 8007904:	9b06      	ldr	r3, [sp, #24]
 8007906:	465a      	mov	r2, fp
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	4650      	mov	r0, sl
 800790c:	4623      	mov	r3, r4
 800790e:	9908      	ldr	r1, [sp, #32]
 8007910:	f001 fe32 	bl	8009578 <__s2b>
 8007914:	9008      	str	r0, [sp, #32]
 8007916:	2800      	cmp	r0, #0
 8007918:	f43f af21 	beq.w	800775e <_strtod_l+0x46e>
 800791c:	9b04      	ldr	r3, [sp, #16]
 800791e:	f04f 0b00 	mov.w	fp, #0
 8007922:	1b5d      	subs	r5, r3, r5
 8007924:	9b07      	ldr	r3, [sp, #28]
 8007926:	f8cd b010 	str.w	fp, [sp, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	bfb4      	ite	lt
 800792e:	462b      	movlt	r3, r5
 8007930:	2300      	movge	r3, #0
 8007932:	930e      	str	r3, [sp, #56]	; 0x38
 8007934:	9b07      	ldr	r3, [sp, #28]
 8007936:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800793a:	9314      	str	r3, [sp, #80]	; 0x50
 800793c:	9b08      	ldr	r3, [sp, #32]
 800793e:	4650      	mov	r0, sl
 8007940:	6859      	ldr	r1, [r3, #4]
 8007942:	f001 fd71 	bl	8009428 <_Balloc>
 8007946:	9006      	str	r0, [sp, #24]
 8007948:	2800      	cmp	r0, #0
 800794a:	f43f af10 	beq.w	800776e <_strtod_l+0x47e>
 800794e:	9b08      	ldr	r3, [sp, #32]
 8007950:	300c      	adds	r0, #12
 8007952:	691a      	ldr	r2, [r3, #16]
 8007954:	f103 010c 	add.w	r1, r3, #12
 8007958:	3202      	adds	r2, #2
 800795a:	0092      	lsls	r2, r2, #2
 800795c:	f001 fd56 	bl	800940c <memcpy>
 8007960:	ab1c      	add	r3, sp, #112	; 0x70
 8007962:	9301      	str	r3, [sp, #4]
 8007964:	ab1b      	add	r3, sp, #108	; 0x6c
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	4642      	mov	r2, r8
 800796a:	464b      	mov	r3, r9
 800796c:	4650      	mov	r0, sl
 800796e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007972:	f002 f943 	bl	8009bfc <__d2b>
 8007976:	901a      	str	r0, [sp, #104]	; 0x68
 8007978:	2800      	cmp	r0, #0
 800797a:	f43f aef8 	beq.w	800776e <_strtod_l+0x47e>
 800797e:	2101      	movs	r1, #1
 8007980:	4650      	mov	r0, sl
 8007982:	f001 fe91 	bl	80096a8 <__i2b>
 8007986:	4603      	mov	r3, r0
 8007988:	9004      	str	r0, [sp, #16]
 800798a:	2800      	cmp	r0, #0
 800798c:	f43f aeef 	beq.w	800776e <_strtod_l+0x47e>
 8007990:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007992:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007994:	2d00      	cmp	r5, #0
 8007996:	bfab      	itete	ge
 8007998:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800799a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800799c:	18ee      	addge	r6, r5, r3
 800799e:	1b5c      	sublt	r4, r3, r5
 80079a0:	9b05      	ldr	r3, [sp, #20]
 80079a2:	bfa8      	it	ge
 80079a4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80079a6:	eba5 0503 	sub.w	r5, r5, r3
 80079aa:	4415      	add	r5, r2
 80079ac:	4b6e      	ldr	r3, [pc, #440]	; (8007b68 <_strtod_l+0x878>)
 80079ae:	f105 35ff 	add.w	r5, r5, #4294967295
 80079b2:	bfb8      	it	lt
 80079b4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80079b6:	429d      	cmp	r5, r3
 80079b8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80079bc:	f280 80c4 	bge.w	8007b48 <_strtod_l+0x858>
 80079c0:	1b5b      	subs	r3, r3, r5
 80079c2:	2b1f      	cmp	r3, #31
 80079c4:	f04f 0701 	mov.w	r7, #1
 80079c8:	eba2 0203 	sub.w	r2, r2, r3
 80079cc:	f300 80b1 	bgt.w	8007b32 <_strtod_l+0x842>
 80079d0:	2500      	movs	r5, #0
 80079d2:	fa07 f303 	lsl.w	r3, r7, r3
 80079d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80079d8:	18b7      	adds	r7, r6, r2
 80079da:	9b05      	ldr	r3, [sp, #20]
 80079dc:	42be      	cmp	r6, r7
 80079de:	4414      	add	r4, r2
 80079e0:	441c      	add	r4, r3
 80079e2:	4633      	mov	r3, r6
 80079e4:	bfa8      	it	ge
 80079e6:	463b      	movge	r3, r7
 80079e8:	42a3      	cmp	r3, r4
 80079ea:	bfa8      	it	ge
 80079ec:	4623      	movge	r3, r4
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	bfc2      	ittt	gt
 80079f2:	1aff      	subgt	r7, r7, r3
 80079f4:	1ae4      	subgt	r4, r4, r3
 80079f6:	1af6      	subgt	r6, r6, r3
 80079f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	dd17      	ble.n	8007a2e <_strtod_l+0x73e>
 80079fe:	461a      	mov	r2, r3
 8007a00:	4650      	mov	r0, sl
 8007a02:	9904      	ldr	r1, [sp, #16]
 8007a04:	f001 ff0e 	bl	8009824 <__pow5mult>
 8007a08:	9004      	str	r0, [sp, #16]
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f43f aeaf 	beq.w	800776e <_strtod_l+0x47e>
 8007a10:	4601      	mov	r1, r0
 8007a12:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a14:	4650      	mov	r0, sl
 8007a16:	f001 fe5d 	bl	80096d4 <__multiply>
 8007a1a:	9009      	str	r0, [sp, #36]	; 0x24
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	f43f aea6 	beq.w	800776e <_strtod_l+0x47e>
 8007a22:	4650      	mov	r0, sl
 8007a24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a26:	f001 fd3f 	bl	80094a8 <_Bfree>
 8007a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8007a2e:	2f00      	cmp	r7, #0
 8007a30:	f300 808e 	bgt.w	8007b50 <_strtod_l+0x860>
 8007a34:	9b07      	ldr	r3, [sp, #28]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	dd08      	ble.n	8007a4c <_strtod_l+0x75c>
 8007a3a:	4650      	mov	r0, sl
 8007a3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007a3e:	9906      	ldr	r1, [sp, #24]
 8007a40:	f001 fef0 	bl	8009824 <__pow5mult>
 8007a44:	9006      	str	r0, [sp, #24]
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f43f ae91 	beq.w	800776e <_strtod_l+0x47e>
 8007a4c:	2c00      	cmp	r4, #0
 8007a4e:	dd08      	ble.n	8007a62 <_strtod_l+0x772>
 8007a50:	4622      	mov	r2, r4
 8007a52:	4650      	mov	r0, sl
 8007a54:	9906      	ldr	r1, [sp, #24]
 8007a56:	f001 ff3f 	bl	80098d8 <__lshift>
 8007a5a:	9006      	str	r0, [sp, #24]
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	f43f ae86 	beq.w	800776e <_strtod_l+0x47e>
 8007a62:	2e00      	cmp	r6, #0
 8007a64:	dd08      	ble.n	8007a78 <_strtod_l+0x788>
 8007a66:	4632      	mov	r2, r6
 8007a68:	4650      	mov	r0, sl
 8007a6a:	9904      	ldr	r1, [sp, #16]
 8007a6c:	f001 ff34 	bl	80098d8 <__lshift>
 8007a70:	9004      	str	r0, [sp, #16]
 8007a72:	2800      	cmp	r0, #0
 8007a74:	f43f ae7b 	beq.w	800776e <_strtod_l+0x47e>
 8007a78:	4650      	mov	r0, sl
 8007a7a:	9a06      	ldr	r2, [sp, #24]
 8007a7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a7e:	f001 ffb7 	bl	80099f0 <__mdiff>
 8007a82:	4683      	mov	fp, r0
 8007a84:	2800      	cmp	r0, #0
 8007a86:	f43f ae72 	beq.w	800776e <_strtod_l+0x47e>
 8007a8a:	2400      	movs	r4, #0
 8007a8c:	68c3      	ldr	r3, [r0, #12]
 8007a8e:	9904      	ldr	r1, [sp, #16]
 8007a90:	60c4      	str	r4, [r0, #12]
 8007a92:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a94:	f001 ff90 	bl	80099b8 <__mcmp>
 8007a98:	42a0      	cmp	r0, r4
 8007a9a:	da6b      	bge.n	8007b74 <_strtod_l+0x884>
 8007a9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a9e:	ea53 0308 	orrs.w	r3, r3, r8
 8007aa2:	f040 8091 	bne.w	8007bc8 <_strtod_l+0x8d8>
 8007aa6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f040 808c 	bne.w	8007bc8 <_strtod_l+0x8d8>
 8007ab0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ab4:	0d1b      	lsrs	r3, r3, #20
 8007ab6:	051b      	lsls	r3, r3, #20
 8007ab8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007abc:	f240 8084 	bls.w	8007bc8 <_strtod_l+0x8d8>
 8007ac0:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007ac4:	b91b      	cbnz	r3, 8007ace <_strtod_l+0x7de>
 8007ac6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	dd7c      	ble.n	8007bc8 <_strtod_l+0x8d8>
 8007ace:	4659      	mov	r1, fp
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	4650      	mov	r0, sl
 8007ad4:	f001 ff00 	bl	80098d8 <__lshift>
 8007ad8:	9904      	ldr	r1, [sp, #16]
 8007ada:	4683      	mov	fp, r0
 8007adc:	f001 ff6c 	bl	80099b8 <__mcmp>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	dd71      	ble.n	8007bc8 <_strtod_l+0x8d8>
 8007ae4:	9905      	ldr	r1, [sp, #20]
 8007ae6:	464b      	mov	r3, r9
 8007ae8:	4a20      	ldr	r2, [pc, #128]	; (8007b6c <_strtod_l+0x87c>)
 8007aea:	2900      	cmp	r1, #0
 8007aec:	f000 808c 	beq.w	8007c08 <_strtod_l+0x918>
 8007af0:	ea02 0109 	and.w	r1, r2, r9
 8007af4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007af8:	f300 8086 	bgt.w	8007c08 <_strtod_l+0x918>
 8007afc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b00:	f77f aeaa 	ble.w	8007858 <_strtod_l+0x568>
 8007b04:	4640      	mov	r0, r8
 8007b06:	4649      	mov	r1, r9
 8007b08:	4b19      	ldr	r3, [pc, #100]	; (8007b70 <_strtod_l+0x880>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f7f8 fcee 	bl	80004ec <__aeabi_dmul>
 8007b10:	460b      	mov	r3, r1
 8007b12:	4303      	orrs	r3, r0
 8007b14:	bf08      	it	eq
 8007b16:	2322      	moveq	r3, #34	; 0x22
 8007b18:	4680      	mov	r8, r0
 8007b1a:	4689      	mov	r9, r1
 8007b1c:	bf08      	it	eq
 8007b1e:	f8ca 3000 	streq.w	r3, [sl]
 8007b22:	e62f      	b.n	8007784 <_strtod_l+0x494>
 8007b24:	f04f 32ff 	mov.w	r2, #4294967295
 8007b28:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2c:	ea03 0808 	and.w	r8, r3, r8
 8007b30:	e6e0      	b.n	80078f4 <_strtod_l+0x604>
 8007b32:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007b36:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007b3a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007b3e:	35e2      	adds	r5, #226	; 0xe2
 8007b40:	fa07 f505 	lsl.w	r5, r7, r5
 8007b44:	970f      	str	r7, [sp, #60]	; 0x3c
 8007b46:	e747      	b.n	80079d8 <_strtod_l+0x6e8>
 8007b48:	2301      	movs	r3, #1
 8007b4a:	2500      	movs	r5, #0
 8007b4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b4e:	e743      	b.n	80079d8 <_strtod_l+0x6e8>
 8007b50:	463a      	mov	r2, r7
 8007b52:	4650      	mov	r0, sl
 8007b54:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007b56:	f001 febf 	bl	80098d8 <__lshift>
 8007b5a:	901a      	str	r0, [sp, #104]	; 0x68
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	f47f af69 	bne.w	8007a34 <_strtod_l+0x744>
 8007b62:	e604      	b.n	800776e <_strtod_l+0x47e>
 8007b64:	0800ab98 	.word	0x0800ab98
 8007b68:	fffffc02 	.word	0xfffffc02
 8007b6c:	7ff00000 	.word	0x7ff00000
 8007b70:	39500000 	.word	0x39500000
 8007b74:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007b78:	d165      	bne.n	8007c46 <_strtod_l+0x956>
 8007b7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b80:	b35a      	cbz	r2, 8007bda <_strtod_l+0x8ea>
 8007b82:	4a99      	ldr	r2, [pc, #612]	; (8007de8 <_strtod_l+0xaf8>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d12b      	bne.n	8007be0 <_strtod_l+0x8f0>
 8007b88:	9b05      	ldr	r3, [sp, #20]
 8007b8a:	4641      	mov	r1, r8
 8007b8c:	b303      	cbz	r3, 8007bd0 <_strtod_l+0x8e0>
 8007b8e:	464a      	mov	r2, r9
 8007b90:	4b96      	ldr	r3, [pc, #600]	; (8007dec <_strtod_l+0xafc>)
 8007b92:	4013      	ands	r3, r2
 8007b94:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007b98:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9c:	d81b      	bhi.n	8007bd6 <_strtod_l+0x8e6>
 8007b9e:	0d1b      	lsrs	r3, r3, #20
 8007ba0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba8:	4299      	cmp	r1, r3
 8007baa:	d119      	bne.n	8007be0 <_strtod_l+0x8f0>
 8007bac:	4b90      	ldr	r3, [pc, #576]	; (8007df0 <_strtod_l+0xb00>)
 8007bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d102      	bne.n	8007bba <_strtod_l+0x8ca>
 8007bb4:	3101      	adds	r1, #1
 8007bb6:	f43f adda 	beq.w	800776e <_strtod_l+0x47e>
 8007bba:	f04f 0800 	mov.w	r8, #0
 8007bbe:	4b8b      	ldr	r3, [pc, #556]	; (8007dec <_strtod_l+0xafc>)
 8007bc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc2:	401a      	ands	r2, r3
 8007bc4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007bc8:	9b05      	ldr	r3, [sp, #20]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d19a      	bne.n	8007b04 <_strtod_l+0x814>
 8007bce:	e5d9      	b.n	8007784 <_strtod_l+0x494>
 8007bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bd4:	e7e8      	b.n	8007ba8 <_strtod_l+0x8b8>
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	e7e6      	b.n	8007ba8 <_strtod_l+0x8b8>
 8007bda:	ea53 0308 	orrs.w	r3, r3, r8
 8007bde:	d081      	beq.n	8007ae4 <_strtod_l+0x7f4>
 8007be0:	b1e5      	cbz	r5, 8007c1c <_strtod_l+0x92c>
 8007be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be4:	421d      	tst	r5, r3
 8007be6:	d0ef      	beq.n	8007bc8 <_strtod_l+0x8d8>
 8007be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bea:	4640      	mov	r0, r8
 8007bec:	4649      	mov	r1, r9
 8007bee:	9a05      	ldr	r2, [sp, #20]
 8007bf0:	b1c3      	cbz	r3, 8007c24 <_strtod_l+0x934>
 8007bf2:	f7ff fb5b 	bl	80072ac <sulp>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007bfe:	f7f8 fabf 	bl	8000180 <__adddf3>
 8007c02:	4680      	mov	r8, r0
 8007c04:	4689      	mov	r9, r1
 8007c06:	e7df      	b.n	8007bc8 <_strtod_l+0x8d8>
 8007c08:	4013      	ands	r3, r2
 8007c0a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c0e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007c12:	f04f 38ff 	mov.w	r8, #4294967295
 8007c16:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007c1a:	e7d5      	b.n	8007bc8 <_strtod_l+0x8d8>
 8007c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c1e:	ea13 0f08 	tst.w	r3, r8
 8007c22:	e7e0      	b.n	8007be6 <_strtod_l+0x8f6>
 8007c24:	f7ff fb42 	bl	80072ac <sulp>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c30:	f7f8 faa4 	bl	800017c <__aeabi_dsub>
 8007c34:	2200      	movs	r2, #0
 8007c36:	2300      	movs	r3, #0
 8007c38:	4680      	mov	r8, r0
 8007c3a:	4689      	mov	r9, r1
 8007c3c:	f7f8 febe 	bl	80009bc <__aeabi_dcmpeq>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d0c1      	beq.n	8007bc8 <_strtod_l+0x8d8>
 8007c44:	e608      	b.n	8007858 <_strtod_l+0x568>
 8007c46:	4658      	mov	r0, fp
 8007c48:	9904      	ldr	r1, [sp, #16]
 8007c4a:	f002 f833 	bl	8009cb4 <__ratio>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c54:	4606      	mov	r6, r0
 8007c56:	460f      	mov	r7, r1
 8007c58:	f7f8 fec4 	bl	80009e4 <__aeabi_dcmple>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d070      	beq.n	8007d42 <_strtod_l+0xa52>
 8007c60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d042      	beq.n	8007cec <_strtod_l+0x9fc>
 8007c66:	2600      	movs	r6, #0
 8007c68:	4f62      	ldr	r7, [pc, #392]	; (8007df4 <_strtod_l+0xb04>)
 8007c6a:	4d62      	ldr	r5, [pc, #392]	; (8007df4 <_strtod_l+0xb04>)
 8007c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c72:	0d1b      	lsrs	r3, r3, #20
 8007c74:	051b      	lsls	r3, r3, #20
 8007c76:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c7a:	4b5f      	ldr	r3, [pc, #380]	; (8007df8 <_strtod_l+0xb08>)
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	f040 80c3 	bne.w	8007e08 <_strtod_l+0xb18>
 8007c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c84:	4640      	mov	r0, r8
 8007c86:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007c8a:	4649      	mov	r1, r9
 8007c8c:	f001 ff3c 	bl	8009b08 <__ulp>
 8007c90:	4602      	mov	r2, r0
 8007c92:	460b      	mov	r3, r1
 8007c94:	4630      	mov	r0, r6
 8007c96:	4639      	mov	r1, r7
 8007c98:	f7f8 fc28 	bl	80004ec <__aeabi_dmul>
 8007c9c:	4642      	mov	r2, r8
 8007c9e:	464b      	mov	r3, r9
 8007ca0:	f7f8 fa6e 	bl	8000180 <__adddf3>
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	4951      	ldr	r1, [pc, #324]	; (8007dec <_strtod_l+0xafc>)
 8007ca8:	4a54      	ldr	r2, [pc, #336]	; (8007dfc <_strtod_l+0xb0c>)
 8007caa:	4019      	ands	r1, r3
 8007cac:	4291      	cmp	r1, r2
 8007cae:	4680      	mov	r8, r0
 8007cb0:	d95d      	bls.n	8007d6e <_strtod_l+0xa7e>
 8007cb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007cb4:	4b4e      	ldr	r3, [pc, #312]	; (8007df0 <_strtod_l+0xb00>)
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d103      	bne.n	8007cc2 <_strtod_l+0x9d2>
 8007cba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	f43f ad56 	beq.w	800776e <_strtod_l+0x47e>
 8007cc2:	f04f 38ff 	mov.w	r8, #4294967295
 8007cc6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007df0 <_strtod_l+0xb00>
 8007cca:	4650      	mov	r0, sl
 8007ccc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007cce:	f001 fbeb 	bl	80094a8 <_Bfree>
 8007cd2:	4650      	mov	r0, sl
 8007cd4:	9906      	ldr	r1, [sp, #24]
 8007cd6:	f001 fbe7 	bl	80094a8 <_Bfree>
 8007cda:	4650      	mov	r0, sl
 8007cdc:	9904      	ldr	r1, [sp, #16]
 8007cde:	f001 fbe3 	bl	80094a8 <_Bfree>
 8007ce2:	4659      	mov	r1, fp
 8007ce4:	4650      	mov	r0, sl
 8007ce6:	f001 fbdf 	bl	80094a8 <_Bfree>
 8007cea:	e627      	b.n	800793c <_strtod_l+0x64c>
 8007cec:	f1b8 0f00 	cmp.w	r8, #0
 8007cf0:	d119      	bne.n	8007d26 <_strtod_l+0xa36>
 8007cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cf8:	b9e3      	cbnz	r3, 8007d34 <_strtod_l+0xa44>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	4639      	mov	r1, r7
 8007d00:	4b3c      	ldr	r3, [pc, #240]	; (8007df4 <_strtod_l+0xb04>)
 8007d02:	f7f8 fe65 	bl	80009d0 <__aeabi_dcmplt>
 8007d06:	b9c8      	cbnz	r0, 8007d3c <_strtod_l+0xa4c>
 8007d08:	2200      	movs	r2, #0
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	4639      	mov	r1, r7
 8007d0e:	4b3c      	ldr	r3, [pc, #240]	; (8007e00 <_strtod_l+0xb10>)
 8007d10:	f7f8 fbec 	bl	80004ec <__aeabi_dmul>
 8007d14:	4604      	mov	r4, r0
 8007d16:	460d      	mov	r5, r1
 8007d18:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007d1c:	9416      	str	r4, [sp, #88]	; 0x58
 8007d1e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d20:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8007d24:	e7a2      	b.n	8007c6c <_strtod_l+0x97c>
 8007d26:	f1b8 0f01 	cmp.w	r8, #1
 8007d2a:	d103      	bne.n	8007d34 <_strtod_l+0xa44>
 8007d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f43f ad92 	beq.w	8007858 <_strtod_l+0x568>
 8007d34:	2600      	movs	r6, #0
 8007d36:	2400      	movs	r4, #0
 8007d38:	4f32      	ldr	r7, [pc, #200]	; (8007e04 <_strtod_l+0xb14>)
 8007d3a:	e796      	b.n	8007c6a <_strtod_l+0x97a>
 8007d3c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007d3e:	4d30      	ldr	r5, [pc, #192]	; (8007e00 <_strtod_l+0xb10>)
 8007d40:	e7ea      	b.n	8007d18 <_strtod_l+0xa28>
 8007d42:	4b2f      	ldr	r3, [pc, #188]	; (8007e00 <_strtod_l+0xb10>)
 8007d44:	2200      	movs	r2, #0
 8007d46:	4630      	mov	r0, r6
 8007d48:	4639      	mov	r1, r7
 8007d4a:	f7f8 fbcf 	bl	80004ec <__aeabi_dmul>
 8007d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d50:	4604      	mov	r4, r0
 8007d52:	460d      	mov	r5, r1
 8007d54:	b933      	cbnz	r3, 8007d64 <_strtod_l+0xa74>
 8007d56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d5a:	9010      	str	r0, [sp, #64]	; 0x40
 8007d5c:	9311      	str	r3, [sp, #68]	; 0x44
 8007d5e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007d62:	e783      	b.n	8007c6c <_strtod_l+0x97c>
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007d6c:	e7f7      	b.n	8007d5e <_strtod_l+0xa6e>
 8007d6e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007d72:	9b05      	ldr	r3, [sp, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1a8      	bne.n	8007cca <_strtod_l+0x9da>
 8007d78:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d7e:	0d1b      	lsrs	r3, r3, #20
 8007d80:	051b      	lsls	r3, r3, #20
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d1a1      	bne.n	8007cca <_strtod_l+0x9da>
 8007d86:	4620      	mov	r0, r4
 8007d88:	4629      	mov	r1, r5
 8007d8a:	f7f9 f9f1 	bl	8001170 <__aeabi_d2lz>
 8007d8e:	f7f8 fb7f 	bl	8000490 <__aeabi_l2d>
 8007d92:	4602      	mov	r2, r0
 8007d94:	460b      	mov	r3, r1
 8007d96:	4620      	mov	r0, r4
 8007d98:	4629      	mov	r1, r5
 8007d9a:	f7f8 f9ef 	bl	800017c <__aeabi_dsub>
 8007d9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007da0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007da4:	ea43 0308 	orr.w	r3, r3, r8
 8007da8:	4313      	orrs	r3, r2
 8007daa:	4604      	mov	r4, r0
 8007dac:	460d      	mov	r5, r1
 8007dae:	d066      	beq.n	8007e7e <_strtod_l+0xb8e>
 8007db0:	a309      	add	r3, pc, #36	; (adr r3, 8007dd8 <_strtod_l+0xae8>)
 8007db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db6:	f7f8 fe0b 	bl	80009d0 <__aeabi_dcmplt>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	f47f ace2 	bne.w	8007784 <_strtod_l+0x494>
 8007dc0:	a307      	add	r3, pc, #28	; (adr r3, 8007de0 <_strtod_l+0xaf0>)
 8007dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4629      	mov	r1, r5
 8007dca:	f7f8 fe1f 	bl	8000a0c <__aeabi_dcmpgt>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	f43f af7b 	beq.w	8007cca <_strtod_l+0x9da>
 8007dd4:	e4d6      	b.n	8007784 <_strtod_l+0x494>
 8007dd6:	bf00      	nop
 8007dd8:	94a03595 	.word	0x94a03595
 8007ddc:	3fdfffff 	.word	0x3fdfffff
 8007de0:	35afe535 	.word	0x35afe535
 8007de4:	3fe00000 	.word	0x3fe00000
 8007de8:	000fffff 	.word	0x000fffff
 8007dec:	7ff00000 	.word	0x7ff00000
 8007df0:	7fefffff 	.word	0x7fefffff
 8007df4:	3ff00000 	.word	0x3ff00000
 8007df8:	7fe00000 	.word	0x7fe00000
 8007dfc:	7c9fffff 	.word	0x7c9fffff
 8007e00:	3fe00000 	.word	0x3fe00000
 8007e04:	bff00000 	.word	0xbff00000
 8007e08:	9b05      	ldr	r3, [sp, #20]
 8007e0a:	b313      	cbz	r3, 8007e52 <_strtod_l+0xb62>
 8007e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e12:	d81e      	bhi.n	8007e52 <_strtod_l+0xb62>
 8007e14:	a326      	add	r3, pc, #152	; (adr r3, 8007eb0 <_strtod_l+0xbc0>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	f7f8 fde1 	bl	80009e4 <__aeabi_dcmple>
 8007e22:	b190      	cbz	r0, 8007e4a <_strtod_l+0xb5a>
 8007e24:	4629      	mov	r1, r5
 8007e26:	4620      	mov	r0, r4
 8007e28:	f7f8 fe38 	bl	8000a9c <__aeabi_d2uiz>
 8007e2c:	2801      	cmp	r0, #1
 8007e2e:	bf38      	it	cc
 8007e30:	2001      	movcc	r0, #1
 8007e32:	f7f8 fae1 	bl	80003f8 <__aeabi_ui2d>
 8007e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e38:	4604      	mov	r4, r0
 8007e3a:	460d      	mov	r5, r1
 8007e3c:	b9d3      	cbnz	r3, 8007e74 <_strtod_l+0xb84>
 8007e3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e42:	9012      	str	r0, [sp, #72]	; 0x48
 8007e44:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e46:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007e4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e4c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007e50:	1a9f      	subs	r7, r3, r2
 8007e52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e56:	f001 fe57 	bl	8009b08 <__ulp>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	4630      	mov	r0, r6
 8007e60:	4639      	mov	r1, r7
 8007e62:	f7f8 fb43 	bl	80004ec <__aeabi_dmul>
 8007e66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e6a:	f7f8 f989 	bl	8000180 <__adddf3>
 8007e6e:	4680      	mov	r8, r0
 8007e70:	4689      	mov	r9, r1
 8007e72:	e77e      	b.n	8007d72 <_strtod_l+0xa82>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007e7c:	e7e3      	b.n	8007e46 <_strtod_l+0xb56>
 8007e7e:	a30e      	add	r3, pc, #56	; (adr r3, 8007eb8 <_strtod_l+0xbc8>)
 8007e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e84:	f7f8 fda4 	bl	80009d0 <__aeabi_dcmplt>
 8007e88:	e7a1      	b.n	8007dce <_strtod_l+0xade>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007e8e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e90:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007e92:	6013      	str	r3, [r2, #0]
 8007e94:	f7ff ba71 	b.w	800737a <_strtod_l+0x8a>
 8007e98:	2a65      	cmp	r2, #101	; 0x65
 8007e9a:	f43f ab63 	beq.w	8007564 <_strtod_l+0x274>
 8007e9e:	2a45      	cmp	r2, #69	; 0x45
 8007ea0:	f43f ab60 	beq.w	8007564 <_strtod_l+0x274>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	f7ff bb95 	b.w	80075d4 <_strtod_l+0x2e4>
 8007eaa:	bf00      	nop
 8007eac:	f3af 8000 	nop.w
 8007eb0:	ffc00000 	.word	0xffc00000
 8007eb4:	41dfffff 	.word	0x41dfffff
 8007eb8:	94a03595 	.word	0x94a03595
 8007ebc:	3fcfffff 	.word	0x3fcfffff

08007ec0 <strtod>:
 8007ec0:	460a      	mov	r2, r1
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	4802      	ldr	r0, [pc, #8]	; (8007ed0 <strtod+0x10>)
 8007ec6:	4b03      	ldr	r3, [pc, #12]	; (8007ed4 <strtod+0x14>)
 8007ec8:	6800      	ldr	r0, [r0, #0]
 8007eca:	f7ff ba11 	b.w	80072f0 <_strtod_l>
 8007ece:	bf00      	nop
 8007ed0:	20000018 	.word	0x20000018
 8007ed4:	20000080 	.word	0x20000080

08007ed8 <strtok>:
 8007ed8:	4b16      	ldr	r3, [pc, #88]	; (8007f34 <strtok+0x5c>)
 8007eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ede:	681f      	ldr	r7, [r3, #0]
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8007ee4:	460e      	mov	r6, r1
 8007ee6:	b9ec      	cbnz	r4, 8007f24 <strtok+0x4c>
 8007ee8:	2050      	movs	r0, #80	; 0x50
 8007eea:	f001 fa67 	bl	80093bc <malloc>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	65b8      	str	r0, [r7, #88]	; 0x58
 8007ef2:	b920      	cbnz	r0, 8007efe <strtok+0x26>
 8007ef4:	2157      	movs	r1, #87	; 0x57
 8007ef6:	4b10      	ldr	r3, [pc, #64]	; (8007f38 <strtok+0x60>)
 8007ef8:	4810      	ldr	r0, [pc, #64]	; (8007f3c <strtok+0x64>)
 8007efa:	f000 f849 	bl	8007f90 <__assert_func>
 8007efe:	e9c0 4400 	strd	r4, r4, [r0]
 8007f02:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007f06:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007f0a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007f0e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007f12:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007f16:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007f1a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007f1e:	6184      	str	r4, [r0, #24]
 8007f20:	7704      	strb	r4, [r0, #28]
 8007f22:	6244      	str	r4, [r0, #36]	; 0x24
 8007f24:	4631      	mov	r1, r6
 8007f26:	4628      	mov	r0, r5
 8007f28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f30:	f000 b806 	b.w	8007f40 <__strtok_r>
 8007f34:	20000018 	.word	0x20000018
 8007f38:	0800abc0 	.word	0x0800abc0
 8007f3c:	0800abd7 	.word	0x0800abd7

08007f40 <__strtok_r>:
 8007f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f42:	b908      	cbnz	r0, 8007f48 <__strtok_r+0x8>
 8007f44:	6810      	ldr	r0, [r2, #0]
 8007f46:	b188      	cbz	r0, 8007f6c <__strtok_r+0x2c>
 8007f48:	4604      	mov	r4, r0
 8007f4a:	460f      	mov	r7, r1
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007f52:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007f56:	b91e      	cbnz	r6, 8007f60 <__strtok_r+0x20>
 8007f58:	b965      	cbnz	r5, 8007f74 <__strtok_r+0x34>
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	6015      	str	r5, [r2, #0]
 8007f5e:	e005      	b.n	8007f6c <__strtok_r+0x2c>
 8007f60:	42b5      	cmp	r5, r6
 8007f62:	d1f6      	bne.n	8007f52 <__strtok_r+0x12>
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1f0      	bne.n	8007f4a <__strtok_r+0xa>
 8007f68:	6014      	str	r4, [r2, #0]
 8007f6a:	7003      	strb	r3, [r0, #0]
 8007f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f6e:	461c      	mov	r4, r3
 8007f70:	e00c      	b.n	8007f8c <__strtok_r+0x4c>
 8007f72:	b915      	cbnz	r5, 8007f7a <__strtok_r+0x3a>
 8007f74:	460e      	mov	r6, r1
 8007f76:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f7a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007f7e:	42ab      	cmp	r3, r5
 8007f80:	d1f7      	bne.n	8007f72 <__strtok_r+0x32>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0f3      	beq.n	8007f6e <__strtok_r+0x2e>
 8007f86:	2300      	movs	r3, #0
 8007f88:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007f8c:	6014      	str	r4, [r2, #0]
 8007f8e:	e7ed      	b.n	8007f6c <__strtok_r+0x2c>

08007f90 <__assert_func>:
 8007f90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f92:	4614      	mov	r4, r2
 8007f94:	461a      	mov	r2, r3
 8007f96:	4b09      	ldr	r3, [pc, #36]	; (8007fbc <__assert_func+0x2c>)
 8007f98:	4605      	mov	r5, r0
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68d8      	ldr	r0, [r3, #12]
 8007f9e:	b14c      	cbz	r4, 8007fb4 <__assert_func+0x24>
 8007fa0:	4b07      	ldr	r3, [pc, #28]	; (8007fc0 <__assert_func+0x30>)
 8007fa2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fa6:	9100      	str	r1, [sp, #0]
 8007fa8:	462b      	mov	r3, r5
 8007faa:	4906      	ldr	r1, [pc, #24]	; (8007fc4 <__assert_func+0x34>)
 8007fac:	f000 fe8a 	bl	8008cc4 <fiprintf>
 8007fb0:	f002 fa32 	bl	800a418 <abort>
 8007fb4:	4b04      	ldr	r3, [pc, #16]	; (8007fc8 <__assert_func+0x38>)
 8007fb6:	461c      	mov	r4, r3
 8007fb8:	e7f3      	b.n	8007fa2 <__assert_func+0x12>
 8007fba:	bf00      	nop
 8007fbc:	20000018 	.word	0x20000018
 8007fc0:	0800ac34 	.word	0x0800ac34
 8007fc4:	0800ac41 	.word	0x0800ac41
 8007fc8:	0800ac6f 	.word	0x0800ac6f

08007fcc <quorem>:
 8007fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd0:	6903      	ldr	r3, [r0, #16]
 8007fd2:	690c      	ldr	r4, [r1, #16]
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	42a3      	cmp	r3, r4
 8007fd8:	f2c0 8082 	blt.w	80080e0 <quorem+0x114>
 8007fdc:	3c01      	subs	r4, #1
 8007fde:	f100 0514 	add.w	r5, r0, #20
 8007fe2:	f101 0814 	add.w	r8, r1, #20
 8007fe6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fea:	9301      	str	r3, [sp, #4]
 8007fec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ff0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ffc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008000:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008004:	d331      	bcc.n	800806a <quorem+0x9e>
 8008006:	f04f 0e00 	mov.w	lr, #0
 800800a:	4640      	mov	r0, r8
 800800c:	46ac      	mov	ip, r5
 800800e:	46f2      	mov	sl, lr
 8008010:	f850 2b04 	ldr.w	r2, [r0], #4
 8008014:	b293      	uxth	r3, r2
 8008016:	fb06 e303 	mla	r3, r6, r3, lr
 800801a:	0c12      	lsrs	r2, r2, #16
 800801c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008020:	b29b      	uxth	r3, r3
 8008022:	fb06 e202 	mla	r2, r6, r2, lr
 8008026:	ebaa 0303 	sub.w	r3, sl, r3
 800802a:	f8dc a000 	ldr.w	sl, [ip]
 800802e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008032:	fa1f fa8a 	uxth.w	sl, sl
 8008036:	4453      	add	r3, sl
 8008038:	f8dc a000 	ldr.w	sl, [ip]
 800803c:	b292      	uxth	r2, r2
 800803e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008042:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008046:	b29b      	uxth	r3, r3
 8008048:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800804c:	4581      	cmp	r9, r0
 800804e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008052:	f84c 3b04 	str.w	r3, [ip], #4
 8008056:	d2db      	bcs.n	8008010 <quorem+0x44>
 8008058:	f855 300b 	ldr.w	r3, [r5, fp]
 800805c:	b92b      	cbnz	r3, 800806a <quorem+0x9e>
 800805e:	9b01      	ldr	r3, [sp, #4]
 8008060:	3b04      	subs	r3, #4
 8008062:	429d      	cmp	r5, r3
 8008064:	461a      	mov	r2, r3
 8008066:	d32f      	bcc.n	80080c8 <quorem+0xfc>
 8008068:	613c      	str	r4, [r7, #16]
 800806a:	4638      	mov	r0, r7
 800806c:	f001 fca4 	bl	80099b8 <__mcmp>
 8008070:	2800      	cmp	r0, #0
 8008072:	db25      	blt.n	80080c0 <quorem+0xf4>
 8008074:	4628      	mov	r0, r5
 8008076:	f04f 0c00 	mov.w	ip, #0
 800807a:	3601      	adds	r6, #1
 800807c:	f858 1b04 	ldr.w	r1, [r8], #4
 8008080:	f8d0 e000 	ldr.w	lr, [r0]
 8008084:	b28b      	uxth	r3, r1
 8008086:	ebac 0303 	sub.w	r3, ip, r3
 800808a:	fa1f f28e 	uxth.w	r2, lr
 800808e:	4413      	add	r3, r2
 8008090:	0c0a      	lsrs	r2, r1, #16
 8008092:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008096:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800809a:	b29b      	uxth	r3, r3
 800809c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080a0:	45c1      	cmp	r9, r8
 80080a2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80080a6:	f840 3b04 	str.w	r3, [r0], #4
 80080aa:	d2e7      	bcs.n	800807c <quorem+0xb0>
 80080ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080b4:	b922      	cbnz	r2, 80080c0 <quorem+0xf4>
 80080b6:	3b04      	subs	r3, #4
 80080b8:	429d      	cmp	r5, r3
 80080ba:	461a      	mov	r2, r3
 80080bc:	d30a      	bcc.n	80080d4 <quorem+0x108>
 80080be:	613c      	str	r4, [r7, #16]
 80080c0:	4630      	mov	r0, r6
 80080c2:	b003      	add	sp, #12
 80080c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	3b04      	subs	r3, #4
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	d1cb      	bne.n	8008068 <quorem+0x9c>
 80080d0:	3c01      	subs	r4, #1
 80080d2:	e7c6      	b.n	8008062 <quorem+0x96>
 80080d4:	6812      	ldr	r2, [r2, #0]
 80080d6:	3b04      	subs	r3, #4
 80080d8:	2a00      	cmp	r2, #0
 80080da:	d1f0      	bne.n	80080be <quorem+0xf2>
 80080dc:	3c01      	subs	r4, #1
 80080de:	e7eb      	b.n	80080b8 <quorem+0xec>
 80080e0:	2000      	movs	r0, #0
 80080e2:	e7ee      	b.n	80080c2 <quorem+0xf6>
 80080e4:	0000      	movs	r0, r0
	...

080080e8 <_dtoa_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	4616      	mov	r6, r2
 80080ee:	461f      	mov	r7, r3
 80080f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80080f2:	b099      	sub	sp, #100	; 0x64
 80080f4:	4605      	mov	r5, r0
 80080f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80080fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80080fe:	b974      	cbnz	r4, 800811e <_dtoa_r+0x36>
 8008100:	2010      	movs	r0, #16
 8008102:	f001 f95b 	bl	80093bc <malloc>
 8008106:	4602      	mov	r2, r0
 8008108:	6268      	str	r0, [r5, #36]	; 0x24
 800810a:	b920      	cbnz	r0, 8008116 <_dtoa_r+0x2e>
 800810c:	21ea      	movs	r1, #234	; 0xea
 800810e:	4ba8      	ldr	r3, [pc, #672]	; (80083b0 <_dtoa_r+0x2c8>)
 8008110:	48a8      	ldr	r0, [pc, #672]	; (80083b4 <_dtoa_r+0x2cc>)
 8008112:	f7ff ff3d 	bl	8007f90 <__assert_func>
 8008116:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800811a:	6004      	str	r4, [r0, #0]
 800811c:	60c4      	str	r4, [r0, #12]
 800811e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008120:	6819      	ldr	r1, [r3, #0]
 8008122:	b151      	cbz	r1, 800813a <_dtoa_r+0x52>
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	2301      	movs	r3, #1
 8008128:	4093      	lsls	r3, r2
 800812a:	604a      	str	r2, [r1, #4]
 800812c:	608b      	str	r3, [r1, #8]
 800812e:	4628      	mov	r0, r5
 8008130:	f001 f9ba 	bl	80094a8 <_Bfree>
 8008134:	2200      	movs	r2, #0
 8008136:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008138:	601a      	str	r2, [r3, #0]
 800813a:	1e3b      	subs	r3, r7, #0
 800813c:	bfaf      	iteee	ge
 800813e:	2300      	movge	r3, #0
 8008140:	2201      	movlt	r2, #1
 8008142:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008146:	9305      	strlt	r3, [sp, #20]
 8008148:	bfa8      	it	ge
 800814a:	f8c8 3000 	strge.w	r3, [r8]
 800814e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008152:	4b99      	ldr	r3, [pc, #612]	; (80083b8 <_dtoa_r+0x2d0>)
 8008154:	bfb8      	it	lt
 8008156:	f8c8 2000 	strlt.w	r2, [r8]
 800815a:	ea33 0309 	bics.w	r3, r3, r9
 800815e:	d119      	bne.n	8008194 <_dtoa_r+0xac>
 8008160:	f242 730f 	movw	r3, #9999	; 0x270f
 8008164:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008166:	6013      	str	r3, [r2, #0]
 8008168:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800816c:	4333      	orrs	r3, r6
 800816e:	f000 857f 	beq.w	8008c70 <_dtoa_r+0xb88>
 8008172:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008174:	b953      	cbnz	r3, 800818c <_dtoa_r+0xa4>
 8008176:	4b91      	ldr	r3, [pc, #580]	; (80083bc <_dtoa_r+0x2d4>)
 8008178:	e022      	b.n	80081c0 <_dtoa_r+0xd8>
 800817a:	4b91      	ldr	r3, [pc, #580]	; (80083c0 <_dtoa_r+0x2d8>)
 800817c:	9303      	str	r3, [sp, #12]
 800817e:	3308      	adds	r3, #8
 8008180:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008182:	6013      	str	r3, [r2, #0]
 8008184:	9803      	ldr	r0, [sp, #12]
 8008186:	b019      	add	sp, #100	; 0x64
 8008188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818c:	4b8b      	ldr	r3, [pc, #556]	; (80083bc <_dtoa_r+0x2d4>)
 800818e:	9303      	str	r3, [sp, #12]
 8008190:	3303      	adds	r3, #3
 8008192:	e7f5      	b.n	8008180 <_dtoa_r+0x98>
 8008194:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008198:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800819c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081a0:	2200      	movs	r2, #0
 80081a2:	2300      	movs	r3, #0
 80081a4:	f7f8 fc0a 	bl	80009bc <__aeabi_dcmpeq>
 80081a8:	4680      	mov	r8, r0
 80081aa:	b158      	cbz	r0, 80081c4 <_dtoa_r+0xdc>
 80081ac:	2301      	movs	r3, #1
 80081ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80081b0:	6013      	str	r3, [r2, #0]
 80081b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 8558 	beq.w	8008c6a <_dtoa_r+0xb82>
 80081ba:	4882      	ldr	r0, [pc, #520]	; (80083c4 <_dtoa_r+0x2dc>)
 80081bc:	6018      	str	r0, [r3, #0]
 80081be:	1e43      	subs	r3, r0, #1
 80081c0:	9303      	str	r3, [sp, #12]
 80081c2:	e7df      	b.n	8008184 <_dtoa_r+0x9c>
 80081c4:	ab16      	add	r3, sp, #88	; 0x58
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	ab17      	add	r3, sp, #92	; 0x5c
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	4628      	mov	r0, r5
 80081ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80081d2:	f001 fd13 	bl	8009bfc <__d2b>
 80081d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081da:	4683      	mov	fp, r0
 80081dc:	2c00      	cmp	r4, #0
 80081de:	d07f      	beq.n	80082e0 <_dtoa_r+0x1f8>
 80081e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081e6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80081ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081f2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081f6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80081fa:	2200      	movs	r2, #0
 80081fc:	4b72      	ldr	r3, [pc, #456]	; (80083c8 <_dtoa_r+0x2e0>)
 80081fe:	f7f7 ffbd 	bl	800017c <__aeabi_dsub>
 8008202:	a365      	add	r3, pc, #404	; (adr r3, 8008398 <_dtoa_r+0x2b0>)
 8008204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008208:	f7f8 f970 	bl	80004ec <__aeabi_dmul>
 800820c:	a364      	add	r3, pc, #400	; (adr r3, 80083a0 <_dtoa_r+0x2b8>)
 800820e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008212:	f7f7 ffb5 	bl	8000180 <__adddf3>
 8008216:	4606      	mov	r6, r0
 8008218:	4620      	mov	r0, r4
 800821a:	460f      	mov	r7, r1
 800821c:	f7f8 f8fc 	bl	8000418 <__aeabi_i2d>
 8008220:	a361      	add	r3, pc, #388	; (adr r3, 80083a8 <_dtoa_r+0x2c0>)
 8008222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008226:	f7f8 f961 	bl	80004ec <__aeabi_dmul>
 800822a:	4602      	mov	r2, r0
 800822c:	460b      	mov	r3, r1
 800822e:	4630      	mov	r0, r6
 8008230:	4639      	mov	r1, r7
 8008232:	f7f7 ffa5 	bl	8000180 <__adddf3>
 8008236:	4606      	mov	r6, r0
 8008238:	460f      	mov	r7, r1
 800823a:	f7f8 fc07 	bl	8000a4c <__aeabi_d2iz>
 800823e:	2200      	movs	r2, #0
 8008240:	4682      	mov	sl, r0
 8008242:	2300      	movs	r3, #0
 8008244:	4630      	mov	r0, r6
 8008246:	4639      	mov	r1, r7
 8008248:	f7f8 fbc2 	bl	80009d0 <__aeabi_dcmplt>
 800824c:	b148      	cbz	r0, 8008262 <_dtoa_r+0x17a>
 800824e:	4650      	mov	r0, sl
 8008250:	f7f8 f8e2 	bl	8000418 <__aeabi_i2d>
 8008254:	4632      	mov	r2, r6
 8008256:	463b      	mov	r3, r7
 8008258:	f7f8 fbb0 	bl	80009bc <__aeabi_dcmpeq>
 800825c:	b908      	cbnz	r0, 8008262 <_dtoa_r+0x17a>
 800825e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008262:	f1ba 0f16 	cmp.w	sl, #22
 8008266:	d858      	bhi.n	800831a <_dtoa_r+0x232>
 8008268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800826c:	4b57      	ldr	r3, [pc, #348]	; (80083cc <_dtoa_r+0x2e4>)
 800826e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f8 fbab 	bl	80009d0 <__aeabi_dcmplt>
 800827a:	2800      	cmp	r0, #0
 800827c:	d04f      	beq.n	800831e <_dtoa_r+0x236>
 800827e:	2300      	movs	r3, #0
 8008280:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008284:	930f      	str	r3, [sp, #60]	; 0x3c
 8008286:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008288:	1b1c      	subs	r4, r3, r4
 800828a:	1e63      	subs	r3, r4, #1
 800828c:	9309      	str	r3, [sp, #36]	; 0x24
 800828e:	bf49      	itett	mi
 8008290:	f1c4 0301 	rsbmi	r3, r4, #1
 8008294:	2300      	movpl	r3, #0
 8008296:	9306      	strmi	r3, [sp, #24]
 8008298:	2300      	movmi	r3, #0
 800829a:	bf54      	ite	pl
 800829c:	9306      	strpl	r3, [sp, #24]
 800829e:	9309      	strmi	r3, [sp, #36]	; 0x24
 80082a0:	f1ba 0f00 	cmp.w	sl, #0
 80082a4:	db3d      	blt.n	8008322 <_dtoa_r+0x23a>
 80082a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80082ac:	4453      	add	r3, sl
 80082ae:	9309      	str	r3, [sp, #36]	; 0x24
 80082b0:	2300      	movs	r3, #0
 80082b2:	930a      	str	r3, [sp, #40]	; 0x28
 80082b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082b6:	2b09      	cmp	r3, #9
 80082b8:	f200 808c 	bhi.w	80083d4 <_dtoa_r+0x2ec>
 80082bc:	2b05      	cmp	r3, #5
 80082be:	bfc4      	itt	gt
 80082c0:	3b04      	subgt	r3, #4
 80082c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80082c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082c6:	bfc8      	it	gt
 80082c8:	2400      	movgt	r4, #0
 80082ca:	f1a3 0302 	sub.w	r3, r3, #2
 80082ce:	bfd8      	it	le
 80082d0:	2401      	movle	r4, #1
 80082d2:	2b03      	cmp	r3, #3
 80082d4:	f200 808a 	bhi.w	80083ec <_dtoa_r+0x304>
 80082d8:	e8df f003 	tbb	[pc, r3]
 80082dc:	5b4d4f2d 	.word	0x5b4d4f2d
 80082e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80082e4:	441c      	add	r4, r3
 80082e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80082ea:	2b20      	cmp	r3, #32
 80082ec:	bfc3      	ittte	gt
 80082ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082f2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80082f6:	fa09 f303 	lslgt.w	r3, r9, r3
 80082fa:	f1c3 0320 	rsble	r3, r3, #32
 80082fe:	bfc6      	itte	gt
 8008300:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008304:	4318      	orrgt	r0, r3
 8008306:	fa06 f003 	lslle.w	r0, r6, r3
 800830a:	f7f8 f875 	bl	80003f8 <__aeabi_ui2d>
 800830e:	2301      	movs	r3, #1
 8008310:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008314:	3c01      	subs	r4, #1
 8008316:	9313      	str	r3, [sp, #76]	; 0x4c
 8008318:	e76f      	b.n	80081fa <_dtoa_r+0x112>
 800831a:	2301      	movs	r3, #1
 800831c:	e7b2      	b.n	8008284 <_dtoa_r+0x19c>
 800831e:	900f      	str	r0, [sp, #60]	; 0x3c
 8008320:	e7b1      	b.n	8008286 <_dtoa_r+0x19e>
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	eba3 030a 	sub.w	r3, r3, sl
 8008328:	9306      	str	r3, [sp, #24]
 800832a:	f1ca 0300 	rsb	r3, sl, #0
 800832e:	930a      	str	r3, [sp, #40]	; 0x28
 8008330:	2300      	movs	r3, #0
 8008332:	930e      	str	r3, [sp, #56]	; 0x38
 8008334:	e7be      	b.n	80082b4 <_dtoa_r+0x1cc>
 8008336:	2300      	movs	r3, #0
 8008338:	930b      	str	r3, [sp, #44]	; 0x2c
 800833a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800833c:	2b00      	cmp	r3, #0
 800833e:	dc58      	bgt.n	80083f2 <_dtoa_r+0x30a>
 8008340:	f04f 0901 	mov.w	r9, #1
 8008344:	464b      	mov	r3, r9
 8008346:	f8cd 9020 	str.w	r9, [sp, #32]
 800834a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800834e:	2200      	movs	r2, #0
 8008350:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008352:	6042      	str	r2, [r0, #4]
 8008354:	2204      	movs	r2, #4
 8008356:	f102 0614 	add.w	r6, r2, #20
 800835a:	429e      	cmp	r6, r3
 800835c:	6841      	ldr	r1, [r0, #4]
 800835e:	d94e      	bls.n	80083fe <_dtoa_r+0x316>
 8008360:	4628      	mov	r0, r5
 8008362:	f001 f861 	bl	8009428 <_Balloc>
 8008366:	9003      	str	r0, [sp, #12]
 8008368:	2800      	cmp	r0, #0
 800836a:	d14c      	bne.n	8008406 <_dtoa_r+0x31e>
 800836c:	4602      	mov	r2, r0
 800836e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008372:	4b17      	ldr	r3, [pc, #92]	; (80083d0 <_dtoa_r+0x2e8>)
 8008374:	e6cc      	b.n	8008110 <_dtoa_r+0x28>
 8008376:	2301      	movs	r3, #1
 8008378:	e7de      	b.n	8008338 <_dtoa_r+0x250>
 800837a:	2300      	movs	r3, #0
 800837c:	930b      	str	r3, [sp, #44]	; 0x2c
 800837e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008380:	eb0a 0903 	add.w	r9, sl, r3
 8008384:	f109 0301 	add.w	r3, r9, #1
 8008388:	2b01      	cmp	r3, #1
 800838a:	9308      	str	r3, [sp, #32]
 800838c:	bfb8      	it	lt
 800838e:	2301      	movlt	r3, #1
 8008390:	e7dd      	b.n	800834e <_dtoa_r+0x266>
 8008392:	2301      	movs	r3, #1
 8008394:	e7f2      	b.n	800837c <_dtoa_r+0x294>
 8008396:	bf00      	nop
 8008398:	636f4361 	.word	0x636f4361
 800839c:	3fd287a7 	.word	0x3fd287a7
 80083a0:	8b60c8b3 	.word	0x8b60c8b3
 80083a4:	3fc68a28 	.word	0x3fc68a28
 80083a8:	509f79fb 	.word	0x509f79fb
 80083ac:	3fd34413 	.word	0x3fd34413
 80083b0:	0800abc0 	.word	0x0800abc0
 80083b4:	0800ac7d 	.word	0x0800ac7d
 80083b8:	7ff00000 	.word	0x7ff00000
 80083bc:	0800ac79 	.word	0x0800ac79
 80083c0:	0800ac70 	.word	0x0800ac70
 80083c4:	0800ab49 	.word	0x0800ab49
 80083c8:	3ff80000 	.word	0x3ff80000
 80083cc:	0800ade8 	.word	0x0800ade8
 80083d0:	0800acd8 	.word	0x0800acd8
 80083d4:	2401      	movs	r4, #1
 80083d6:	2300      	movs	r3, #0
 80083d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80083da:	9322      	str	r3, [sp, #136]	; 0x88
 80083dc:	f04f 39ff 	mov.w	r9, #4294967295
 80083e0:	2200      	movs	r2, #0
 80083e2:	2312      	movs	r3, #18
 80083e4:	f8cd 9020 	str.w	r9, [sp, #32]
 80083e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80083ea:	e7b0      	b.n	800834e <_dtoa_r+0x266>
 80083ec:	2301      	movs	r3, #1
 80083ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80083f0:	e7f4      	b.n	80083dc <_dtoa_r+0x2f4>
 80083f2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80083f6:	464b      	mov	r3, r9
 80083f8:	f8cd 9020 	str.w	r9, [sp, #32]
 80083fc:	e7a7      	b.n	800834e <_dtoa_r+0x266>
 80083fe:	3101      	adds	r1, #1
 8008400:	6041      	str	r1, [r0, #4]
 8008402:	0052      	lsls	r2, r2, #1
 8008404:	e7a7      	b.n	8008356 <_dtoa_r+0x26e>
 8008406:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008408:	9a03      	ldr	r2, [sp, #12]
 800840a:	601a      	str	r2, [r3, #0]
 800840c:	9b08      	ldr	r3, [sp, #32]
 800840e:	2b0e      	cmp	r3, #14
 8008410:	f200 80a8 	bhi.w	8008564 <_dtoa_r+0x47c>
 8008414:	2c00      	cmp	r4, #0
 8008416:	f000 80a5 	beq.w	8008564 <_dtoa_r+0x47c>
 800841a:	f1ba 0f00 	cmp.w	sl, #0
 800841e:	dd34      	ble.n	800848a <_dtoa_r+0x3a2>
 8008420:	4a9a      	ldr	r2, [pc, #616]	; (800868c <_dtoa_r+0x5a4>)
 8008422:	f00a 030f 	and.w	r3, sl, #15
 8008426:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800842a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800842e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008432:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008436:	ea4f 142a 	mov.w	r4, sl, asr #4
 800843a:	d016      	beq.n	800846a <_dtoa_r+0x382>
 800843c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008440:	4b93      	ldr	r3, [pc, #588]	; (8008690 <_dtoa_r+0x5a8>)
 8008442:	2703      	movs	r7, #3
 8008444:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008448:	f7f8 f97a 	bl	8000740 <__aeabi_ddiv>
 800844c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008450:	f004 040f 	and.w	r4, r4, #15
 8008454:	4e8e      	ldr	r6, [pc, #568]	; (8008690 <_dtoa_r+0x5a8>)
 8008456:	b954      	cbnz	r4, 800846e <_dtoa_r+0x386>
 8008458:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800845c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008460:	f7f8 f96e 	bl	8000740 <__aeabi_ddiv>
 8008464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008468:	e029      	b.n	80084be <_dtoa_r+0x3d6>
 800846a:	2702      	movs	r7, #2
 800846c:	e7f2      	b.n	8008454 <_dtoa_r+0x36c>
 800846e:	07e1      	lsls	r1, r4, #31
 8008470:	d508      	bpl.n	8008484 <_dtoa_r+0x39c>
 8008472:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008476:	e9d6 2300 	ldrd	r2, r3, [r6]
 800847a:	f7f8 f837 	bl	80004ec <__aeabi_dmul>
 800847e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008482:	3701      	adds	r7, #1
 8008484:	1064      	asrs	r4, r4, #1
 8008486:	3608      	adds	r6, #8
 8008488:	e7e5      	b.n	8008456 <_dtoa_r+0x36e>
 800848a:	f000 80a5 	beq.w	80085d8 <_dtoa_r+0x4f0>
 800848e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008492:	f1ca 0400 	rsb	r4, sl, #0
 8008496:	4b7d      	ldr	r3, [pc, #500]	; (800868c <_dtoa_r+0x5a4>)
 8008498:	f004 020f 	and.w	r2, r4, #15
 800849c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a4:	f7f8 f822 	bl	80004ec <__aeabi_dmul>
 80084a8:	2702      	movs	r7, #2
 80084aa:	2300      	movs	r3, #0
 80084ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084b0:	4e77      	ldr	r6, [pc, #476]	; (8008690 <_dtoa_r+0x5a8>)
 80084b2:	1124      	asrs	r4, r4, #4
 80084b4:	2c00      	cmp	r4, #0
 80084b6:	f040 8084 	bne.w	80085c2 <_dtoa_r+0x4da>
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1d2      	bne.n	8008464 <_dtoa_r+0x37c>
 80084be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 808b 	beq.w	80085dc <_dtoa_r+0x4f4>
 80084c6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80084ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80084ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084d2:	2200      	movs	r2, #0
 80084d4:	4b6f      	ldr	r3, [pc, #444]	; (8008694 <_dtoa_r+0x5ac>)
 80084d6:	f7f8 fa7b 	bl	80009d0 <__aeabi_dcmplt>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d07e      	beq.n	80085dc <_dtoa_r+0x4f4>
 80084de:	9b08      	ldr	r3, [sp, #32]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d07b      	beq.n	80085dc <_dtoa_r+0x4f4>
 80084e4:	f1b9 0f00 	cmp.w	r9, #0
 80084e8:	dd38      	ble.n	800855c <_dtoa_r+0x474>
 80084ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084ee:	2200      	movs	r2, #0
 80084f0:	4b69      	ldr	r3, [pc, #420]	; (8008698 <_dtoa_r+0x5b0>)
 80084f2:	f7f7 fffb 	bl	80004ec <__aeabi_dmul>
 80084f6:	464c      	mov	r4, r9
 80084f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084fc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008500:	3701      	adds	r7, #1
 8008502:	4638      	mov	r0, r7
 8008504:	f7f7 ff88 	bl	8000418 <__aeabi_i2d>
 8008508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800850c:	f7f7 ffee 	bl	80004ec <__aeabi_dmul>
 8008510:	2200      	movs	r2, #0
 8008512:	4b62      	ldr	r3, [pc, #392]	; (800869c <_dtoa_r+0x5b4>)
 8008514:	f7f7 fe34 	bl	8000180 <__adddf3>
 8008518:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800851c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008520:	9611      	str	r6, [sp, #68]	; 0x44
 8008522:	2c00      	cmp	r4, #0
 8008524:	d15d      	bne.n	80085e2 <_dtoa_r+0x4fa>
 8008526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800852a:	2200      	movs	r2, #0
 800852c:	4b5c      	ldr	r3, [pc, #368]	; (80086a0 <_dtoa_r+0x5b8>)
 800852e:	f7f7 fe25 	bl	800017c <__aeabi_dsub>
 8008532:	4602      	mov	r2, r0
 8008534:	460b      	mov	r3, r1
 8008536:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800853a:	4633      	mov	r3, r6
 800853c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800853e:	f7f8 fa65 	bl	8000a0c <__aeabi_dcmpgt>
 8008542:	2800      	cmp	r0, #0
 8008544:	f040 829c 	bne.w	8008a80 <_dtoa_r+0x998>
 8008548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800854c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800854e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008552:	f7f8 fa3d 	bl	80009d0 <__aeabi_dcmplt>
 8008556:	2800      	cmp	r0, #0
 8008558:	f040 8290 	bne.w	8008a7c <_dtoa_r+0x994>
 800855c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008560:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008564:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008566:	2b00      	cmp	r3, #0
 8008568:	f2c0 8152 	blt.w	8008810 <_dtoa_r+0x728>
 800856c:	f1ba 0f0e 	cmp.w	sl, #14
 8008570:	f300 814e 	bgt.w	8008810 <_dtoa_r+0x728>
 8008574:	4b45      	ldr	r3, [pc, #276]	; (800868c <_dtoa_r+0x5a4>)
 8008576:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800857a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800857e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008582:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008584:	2b00      	cmp	r3, #0
 8008586:	f280 80db 	bge.w	8008740 <_dtoa_r+0x658>
 800858a:	9b08      	ldr	r3, [sp, #32]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f300 80d7 	bgt.w	8008740 <_dtoa_r+0x658>
 8008592:	f040 8272 	bne.w	8008a7a <_dtoa_r+0x992>
 8008596:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800859a:	2200      	movs	r2, #0
 800859c:	4b40      	ldr	r3, [pc, #256]	; (80086a0 <_dtoa_r+0x5b8>)
 800859e:	f7f7 ffa5 	bl	80004ec <__aeabi_dmul>
 80085a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085a6:	f7f8 fa27 	bl	80009f8 <__aeabi_dcmpge>
 80085aa:	9c08      	ldr	r4, [sp, #32]
 80085ac:	4626      	mov	r6, r4
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f040 8248 	bne.w	8008a44 <_dtoa_r+0x95c>
 80085b4:	2331      	movs	r3, #49	; 0x31
 80085b6:	9f03      	ldr	r7, [sp, #12]
 80085b8:	f10a 0a01 	add.w	sl, sl, #1
 80085bc:	f807 3b01 	strb.w	r3, [r7], #1
 80085c0:	e244      	b.n	8008a4c <_dtoa_r+0x964>
 80085c2:	07e2      	lsls	r2, r4, #31
 80085c4:	d505      	bpl.n	80085d2 <_dtoa_r+0x4ea>
 80085c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085ca:	f7f7 ff8f 	bl	80004ec <__aeabi_dmul>
 80085ce:	2301      	movs	r3, #1
 80085d0:	3701      	adds	r7, #1
 80085d2:	1064      	asrs	r4, r4, #1
 80085d4:	3608      	adds	r6, #8
 80085d6:	e76d      	b.n	80084b4 <_dtoa_r+0x3cc>
 80085d8:	2702      	movs	r7, #2
 80085da:	e770      	b.n	80084be <_dtoa_r+0x3d6>
 80085dc:	46d0      	mov	r8, sl
 80085de:	9c08      	ldr	r4, [sp, #32]
 80085e0:	e78f      	b.n	8008502 <_dtoa_r+0x41a>
 80085e2:	9903      	ldr	r1, [sp, #12]
 80085e4:	4b29      	ldr	r3, [pc, #164]	; (800868c <_dtoa_r+0x5a4>)
 80085e6:	4421      	add	r1, r4
 80085e8:	9112      	str	r1, [sp, #72]	; 0x48
 80085ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085f0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085f4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	d055      	beq.n	80086a8 <_dtoa_r+0x5c0>
 80085fc:	2000      	movs	r0, #0
 80085fe:	4929      	ldr	r1, [pc, #164]	; (80086a4 <_dtoa_r+0x5bc>)
 8008600:	f7f8 f89e 	bl	8000740 <__aeabi_ddiv>
 8008604:	463b      	mov	r3, r7
 8008606:	4632      	mov	r2, r6
 8008608:	f7f7 fdb8 	bl	800017c <__aeabi_dsub>
 800860c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008610:	9f03      	ldr	r7, [sp, #12]
 8008612:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008616:	f7f8 fa19 	bl	8000a4c <__aeabi_d2iz>
 800861a:	4604      	mov	r4, r0
 800861c:	f7f7 fefc 	bl	8000418 <__aeabi_i2d>
 8008620:	4602      	mov	r2, r0
 8008622:	460b      	mov	r3, r1
 8008624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008628:	f7f7 fda8 	bl	800017c <__aeabi_dsub>
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	3430      	adds	r4, #48	; 0x30
 8008632:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008636:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800863a:	f807 4b01 	strb.w	r4, [r7], #1
 800863e:	f7f8 f9c7 	bl	80009d0 <__aeabi_dcmplt>
 8008642:	2800      	cmp	r0, #0
 8008644:	d174      	bne.n	8008730 <_dtoa_r+0x648>
 8008646:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800864a:	2000      	movs	r0, #0
 800864c:	4911      	ldr	r1, [pc, #68]	; (8008694 <_dtoa_r+0x5ac>)
 800864e:	f7f7 fd95 	bl	800017c <__aeabi_dsub>
 8008652:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008656:	f7f8 f9bb 	bl	80009d0 <__aeabi_dcmplt>
 800865a:	2800      	cmp	r0, #0
 800865c:	f040 80b7 	bne.w	80087ce <_dtoa_r+0x6e6>
 8008660:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008662:	429f      	cmp	r7, r3
 8008664:	f43f af7a 	beq.w	800855c <_dtoa_r+0x474>
 8008668:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800866c:	2200      	movs	r2, #0
 800866e:	4b0a      	ldr	r3, [pc, #40]	; (8008698 <_dtoa_r+0x5b0>)
 8008670:	f7f7 ff3c 	bl	80004ec <__aeabi_dmul>
 8008674:	2200      	movs	r2, #0
 8008676:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800867a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800867e:	4b06      	ldr	r3, [pc, #24]	; (8008698 <_dtoa_r+0x5b0>)
 8008680:	f7f7 ff34 	bl	80004ec <__aeabi_dmul>
 8008684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008688:	e7c3      	b.n	8008612 <_dtoa_r+0x52a>
 800868a:	bf00      	nop
 800868c:	0800ade8 	.word	0x0800ade8
 8008690:	0800adc0 	.word	0x0800adc0
 8008694:	3ff00000 	.word	0x3ff00000
 8008698:	40240000 	.word	0x40240000
 800869c:	401c0000 	.word	0x401c0000
 80086a0:	40140000 	.word	0x40140000
 80086a4:	3fe00000 	.word	0x3fe00000
 80086a8:	4630      	mov	r0, r6
 80086aa:	4639      	mov	r1, r7
 80086ac:	f7f7 ff1e 	bl	80004ec <__aeabi_dmul>
 80086b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086b6:	9c03      	ldr	r4, [sp, #12]
 80086b8:	9314      	str	r3, [sp, #80]	; 0x50
 80086ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086be:	f7f8 f9c5 	bl	8000a4c <__aeabi_d2iz>
 80086c2:	9015      	str	r0, [sp, #84]	; 0x54
 80086c4:	f7f7 fea8 	bl	8000418 <__aeabi_i2d>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086d0:	f7f7 fd54 	bl	800017c <__aeabi_dsub>
 80086d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086d6:	4606      	mov	r6, r0
 80086d8:	3330      	adds	r3, #48	; 0x30
 80086da:	f804 3b01 	strb.w	r3, [r4], #1
 80086de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086e0:	460f      	mov	r7, r1
 80086e2:	429c      	cmp	r4, r3
 80086e4:	f04f 0200 	mov.w	r2, #0
 80086e8:	d124      	bne.n	8008734 <_dtoa_r+0x64c>
 80086ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086ee:	4bb0      	ldr	r3, [pc, #704]	; (80089b0 <_dtoa_r+0x8c8>)
 80086f0:	f7f7 fd46 	bl	8000180 <__adddf3>
 80086f4:	4602      	mov	r2, r0
 80086f6:	460b      	mov	r3, r1
 80086f8:	4630      	mov	r0, r6
 80086fa:	4639      	mov	r1, r7
 80086fc:	f7f8 f986 	bl	8000a0c <__aeabi_dcmpgt>
 8008700:	2800      	cmp	r0, #0
 8008702:	d163      	bne.n	80087cc <_dtoa_r+0x6e4>
 8008704:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008708:	2000      	movs	r0, #0
 800870a:	49a9      	ldr	r1, [pc, #676]	; (80089b0 <_dtoa_r+0x8c8>)
 800870c:	f7f7 fd36 	bl	800017c <__aeabi_dsub>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4630      	mov	r0, r6
 8008716:	4639      	mov	r1, r7
 8008718:	f7f8 f95a 	bl	80009d0 <__aeabi_dcmplt>
 800871c:	2800      	cmp	r0, #0
 800871e:	f43f af1d 	beq.w	800855c <_dtoa_r+0x474>
 8008722:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008724:	1e7b      	subs	r3, r7, #1
 8008726:	9314      	str	r3, [sp, #80]	; 0x50
 8008728:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800872c:	2b30      	cmp	r3, #48	; 0x30
 800872e:	d0f8      	beq.n	8008722 <_dtoa_r+0x63a>
 8008730:	46c2      	mov	sl, r8
 8008732:	e03b      	b.n	80087ac <_dtoa_r+0x6c4>
 8008734:	4b9f      	ldr	r3, [pc, #636]	; (80089b4 <_dtoa_r+0x8cc>)
 8008736:	f7f7 fed9 	bl	80004ec <__aeabi_dmul>
 800873a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800873e:	e7bc      	b.n	80086ba <_dtoa_r+0x5d2>
 8008740:	9f03      	ldr	r7, [sp, #12]
 8008742:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008746:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800874a:	4640      	mov	r0, r8
 800874c:	4649      	mov	r1, r9
 800874e:	f7f7 fff7 	bl	8000740 <__aeabi_ddiv>
 8008752:	f7f8 f97b 	bl	8000a4c <__aeabi_d2iz>
 8008756:	4604      	mov	r4, r0
 8008758:	f7f7 fe5e 	bl	8000418 <__aeabi_i2d>
 800875c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008760:	f7f7 fec4 	bl	80004ec <__aeabi_dmul>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	4640      	mov	r0, r8
 800876a:	4649      	mov	r1, r9
 800876c:	f7f7 fd06 	bl	800017c <__aeabi_dsub>
 8008770:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008774:	f807 6b01 	strb.w	r6, [r7], #1
 8008778:	9e03      	ldr	r6, [sp, #12]
 800877a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800877e:	1bbe      	subs	r6, r7, r6
 8008780:	45b4      	cmp	ip, r6
 8008782:	4602      	mov	r2, r0
 8008784:	460b      	mov	r3, r1
 8008786:	d136      	bne.n	80087f6 <_dtoa_r+0x70e>
 8008788:	f7f7 fcfa 	bl	8000180 <__adddf3>
 800878c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008790:	4680      	mov	r8, r0
 8008792:	4689      	mov	r9, r1
 8008794:	f7f8 f93a 	bl	8000a0c <__aeabi_dcmpgt>
 8008798:	bb58      	cbnz	r0, 80087f2 <_dtoa_r+0x70a>
 800879a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800879e:	4640      	mov	r0, r8
 80087a0:	4649      	mov	r1, r9
 80087a2:	f7f8 f90b 	bl	80009bc <__aeabi_dcmpeq>
 80087a6:	b108      	cbz	r0, 80087ac <_dtoa_r+0x6c4>
 80087a8:	07e1      	lsls	r1, r4, #31
 80087aa:	d422      	bmi.n	80087f2 <_dtoa_r+0x70a>
 80087ac:	4628      	mov	r0, r5
 80087ae:	4659      	mov	r1, fp
 80087b0:	f000 fe7a 	bl	80094a8 <_Bfree>
 80087b4:	2300      	movs	r3, #0
 80087b6:	703b      	strb	r3, [r7, #0]
 80087b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087ba:	f10a 0001 	add.w	r0, sl, #1
 80087be:	6018      	str	r0, [r3, #0]
 80087c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f43f acde 	beq.w	8008184 <_dtoa_r+0x9c>
 80087c8:	601f      	str	r7, [r3, #0]
 80087ca:	e4db      	b.n	8008184 <_dtoa_r+0x9c>
 80087cc:	4627      	mov	r7, r4
 80087ce:	463b      	mov	r3, r7
 80087d0:	461f      	mov	r7, r3
 80087d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087d6:	2a39      	cmp	r2, #57	; 0x39
 80087d8:	d107      	bne.n	80087ea <_dtoa_r+0x702>
 80087da:	9a03      	ldr	r2, [sp, #12]
 80087dc:	429a      	cmp	r2, r3
 80087de:	d1f7      	bne.n	80087d0 <_dtoa_r+0x6e8>
 80087e0:	2230      	movs	r2, #48	; 0x30
 80087e2:	9903      	ldr	r1, [sp, #12]
 80087e4:	f108 0801 	add.w	r8, r8, #1
 80087e8:	700a      	strb	r2, [r1, #0]
 80087ea:	781a      	ldrb	r2, [r3, #0]
 80087ec:	3201      	adds	r2, #1
 80087ee:	701a      	strb	r2, [r3, #0]
 80087f0:	e79e      	b.n	8008730 <_dtoa_r+0x648>
 80087f2:	46d0      	mov	r8, sl
 80087f4:	e7eb      	b.n	80087ce <_dtoa_r+0x6e6>
 80087f6:	2200      	movs	r2, #0
 80087f8:	4b6e      	ldr	r3, [pc, #440]	; (80089b4 <_dtoa_r+0x8cc>)
 80087fa:	f7f7 fe77 	bl	80004ec <__aeabi_dmul>
 80087fe:	2200      	movs	r2, #0
 8008800:	2300      	movs	r3, #0
 8008802:	4680      	mov	r8, r0
 8008804:	4689      	mov	r9, r1
 8008806:	f7f8 f8d9 	bl	80009bc <__aeabi_dcmpeq>
 800880a:	2800      	cmp	r0, #0
 800880c:	d09b      	beq.n	8008746 <_dtoa_r+0x65e>
 800880e:	e7cd      	b.n	80087ac <_dtoa_r+0x6c4>
 8008810:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008812:	2a00      	cmp	r2, #0
 8008814:	f000 80d0 	beq.w	80089b8 <_dtoa_r+0x8d0>
 8008818:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800881a:	2a01      	cmp	r2, #1
 800881c:	f300 80ae 	bgt.w	800897c <_dtoa_r+0x894>
 8008820:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008822:	2a00      	cmp	r2, #0
 8008824:	f000 80a6 	beq.w	8008974 <_dtoa_r+0x88c>
 8008828:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800882c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800882e:	9f06      	ldr	r7, [sp, #24]
 8008830:	9a06      	ldr	r2, [sp, #24]
 8008832:	2101      	movs	r1, #1
 8008834:	441a      	add	r2, r3
 8008836:	9206      	str	r2, [sp, #24]
 8008838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800883a:	4628      	mov	r0, r5
 800883c:	441a      	add	r2, r3
 800883e:	9209      	str	r2, [sp, #36]	; 0x24
 8008840:	f000 ff32 	bl	80096a8 <__i2b>
 8008844:	4606      	mov	r6, r0
 8008846:	2f00      	cmp	r7, #0
 8008848:	dd0c      	ble.n	8008864 <_dtoa_r+0x77c>
 800884a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884c:	2b00      	cmp	r3, #0
 800884e:	dd09      	ble.n	8008864 <_dtoa_r+0x77c>
 8008850:	42bb      	cmp	r3, r7
 8008852:	bfa8      	it	ge
 8008854:	463b      	movge	r3, r7
 8008856:	9a06      	ldr	r2, [sp, #24]
 8008858:	1aff      	subs	r7, r7, r3
 800885a:	1ad2      	subs	r2, r2, r3
 800885c:	9206      	str	r2, [sp, #24]
 800885e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008860:	1ad3      	subs	r3, r2, r3
 8008862:	9309      	str	r3, [sp, #36]	; 0x24
 8008864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008866:	b1f3      	cbz	r3, 80088a6 <_dtoa_r+0x7be>
 8008868:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 80a8 	beq.w	80089c0 <_dtoa_r+0x8d8>
 8008870:	2c00      	cmp	r4, #0
 8008872:	dd10      	ble.n	8008896 <_dtoa_r+0x7ae>
 8008874:	4631      	mov	r1, r6
 8008876:	4622      	mov	r2, r4
 8008878:	4628      	mov	r0, r5
 800887a:	f000 ffd3 	bl	8009824 <__pow5mult>
 800887e:	465a      	mov	r2, fp
 8008880:	4601      	mov	r1, r0
 8008882:	4606      	mov	r6, r0
 8008884:	4628      	mov	r0, r5
 8008886:	f000 ff25 	bl	80096d4 <__multiply>
 800888a:	4680      	mov	r8, r0
 800888c:	4659      	mov	r1, fp
 800888e:	4628      	mov	r0, r5
 8008890:	f000 fe0a 	bl	80094a8 <_Bfree>
 8008894:	46c3      	mov	fp, r8
 8008896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008898:	1b1a      	subs	r2, r3, r4
 800889a:	d004      	beq.n	80088a6 <_dtoa_r+0x7be>
 800889c:	4659      	mov	r1, fp
 800889e:	4628      	mov	r0, r5
 80088a0:	f000 ffc0 	bl	8009824 <__pow5mult>
 80088a4:	4683      	mov	fp, r0
 80088a6:	2101      	movs	r1, #1
 80088a8:	4628      	mov	r0, r5
 80088aa:	f000 fefd 	bl	80096a8 <__i2b>
 80088ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088b0:	4604      	mov	r4, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f340 8086 	ble.w	80089c4 <_dtoa_r+0x8dc>
 80088b8:	461a      	mov	r2, r3
 80088ba:	4601      	mov	r1, r0
 80088bc:	4628      	mov	r0, r5
 80088be:	f000 ffb1 	bl	8009824 <__pow5mult>
 80088c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088c4:	4604      	mov	r4, r0
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	dd7f      	ble.n	80089ca <_dtoa_r+0x8e2>
 80088ca:	f04f 0800 	mov.w	r8, #0
 80088ce:	6923      	ldr	r3, [r4, #16]
 80088d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088d4:	6918      	ldr	r0, [r3, #16]
 80088d6:	f000 fe99 	bl	800960c <__hi0bits>
 80088da:	f1c0 0020 	rsb	r0, r0, #32
 80088de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e0:	4418      	add	r0, r3
 80088e2:	f010 001f 	ands.w	r0, r0, #31
 80088e6:	f000 8092 	beq.w	8008a0e <_dtoa_r+0x926>
 80088ea:	f1c0 0320 	rsb	r3, r0, #32
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	f340 808a 	ble.w	8008a08 <_dtoa_r+0x920>
 80088f4:	f1c0 001c 	rsb	r0, r0, #28
 80088f8:	9b06      	ldr	r3, [sp, #24]
 80088fa:	4407      	add	r7, r0
 80088fc:	4403      	add	r3, r0
 80088fe:	9306      	str	r3, [sp, #24]
 8008900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008902:	4403      	add	r3, r0
 8008904:	9309      	str	r3, [sp, #36]	; 0x24
 8008906:	9b06      	ldr	r3, [sp, #24]
 8008908:	2b00      	cmp	r3, #0
 800890a:	dd05      	ble.n	8008918 <_dtoa_r+0x830>
 800890c:	4659      	mov	r1, fp
 800890e:	461a      	mov	r2, r3
 8008910:	4628      	mov	r0, r5
 8008912:	f000 ffe1 	bl	80098d8 <__lshift>
 8008916:	4683      	mov	fp, r0
 8008918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891a:	2b00      	cmp	r3, #0
 800891c:	dd05      	ble.n	800892a <_dtoa_r+0x842>
 800891e:	4621      	mov	r1, r4
 8008920:	461a      	mov	r2, r3
 8008922:	4628      	mov	r0, r5
 8008924:	f000 ffd8 	bl	80098d8 <__lshift>
 8008928:	4604      	mov	r4, r0
 800892a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800892c:	2b00      	cmp	r3, #0
 800892e:	d070      	beq.n	8008a12 <_dtoa_r+0x92a>
 8008930:	4621      	mov	r1, r4
 8008932:	4658      	mov	r0, fp
 8008934:	f001 f840 	bl	80099b8 <__mcmp>
 8008938:	2800      	cmp	r0, #0
 800893a:	da6a      	bge.n	8008a12 <_dtoa_r+0x92a>
 800893c:	2300      	movs	r3, #0
 800893e:	4659      	mov	r1, fp
 8008940:	220a      	movs	r2, #10
 8008942:	4628      	mov	r0, r5
 8008944:	f000 fdd2 	bl	80094ec <__multadd>
 8008948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800894a:	4683      	mov	fp, r0
 800894c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 8194 	beq.w	8008c7e <_dtoa_r+0xb96>
 8008956:	4631      	mov	r1, r6
 8008958:	2300      	movs	r3, #0
 800895a:	220a      	movs	r2, #10
 800895c:	4628      	mov	r0, r5
 800895e:	f000 fdc5 	bl	80094ec <__multadd>
 8008962:	f1b9 0f00 	cmp.w	r9, #0
 8008966:	4606      	mov	r6, r0
 8008968:	f300 8093 	bgt.w	8008a92 <_dtoa_r+0x9aa>
 800896c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800896e:	2b02      	cmp	r3, #2
 8008970:	dc57      	bgt.n	8008a22 <_dtoa_r+0x93a>
 8008972:	e08e      	b.n	8008a92 <_dtoa_r+0x9aa>
 8008974:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008976:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800897a:	e757      	b.n	800882c <_dtoa_r+0x744>
 800897c:	9b08      	ldr	r3, [sp, #32]
 800897e:	1e5c      	subs	r4, r3, #1
 8008980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008982:	42a3      	cmp	r3, r4
 8008984:	bfb7      	itett	lt
 8008986:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008988:	1b1c      	subge	r4, r3, r4
 800898a:	1ae2      	sublt	r2, r4, r3
 800898c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800898e:	bfbe      	ittt	lt
 8008990:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008992:	189b      	addlt	r3, r3, r2
 8008994:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008996:	9b08      	ldr	r3, [sp, #32]
 8008998:	bfb8      	it	lt
 800899a:	2400      	movlt	r4, #0
 800899c:	2b00      	cmp	r3, #0
 800899e:	bfbb      	ittet	lt
 80089a0:	9b06      	ldrlt	r3, [sp, #24]
 80089a2:	9a08      	ldrlt	r2, [sp, #32]
 80089a4:	9f06      	ldrge	r7, [sp, #24]
 80089a6:	1a9f      	sublt	r7, r3, r2
 80089a8:	bfac      	ite	ge
 80089aa:	9b08      	ldrge	r3, [sp, #32]
 80089ac:	2300      	movlt	r3, #0
 80089ae:	e73f      	b.n	8008830 <_dtoa_r+0x748>
 80089b0:	3fe00000 	.word	0x3fe00000
 80089b4:	40240000 	.word	0x40240000
 80089b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80089ba:	9f06      	ldr	r7, [sp, #24]
 80089bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80089be:	e742      	b.n	8008846 <_dtoa_r+0x75e>
 80089c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089c2:	e76b      	b.n	800889c <_dtoa_r+0x7b4>
 80089c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	dc19      	bgt.n	80089fe <_dtoa_r+0x916>
 80089ca:	9b04      	ldr	r3, [sp, #16]
 80089cc:	b9bb      	cbnz	r3, 80089fe <_dtoa_r+0x916>
 80089ce:	9b05      	ldr	r3, [sp, #20]
 80089d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089d4:	b99b      	cbnz	r3, 80089fe <_dtoa_r+0x916>
 80089d6:	9b05      	ldr	r3, [sp, #20]
 80089d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089dc:	0d1b      	lsrs	r3, r3, #20
 80089de:	051b      	lsls	r3, r3, #20
 80089e0:	b183      	cbz	r3, 8008a04 <_dtoa_r+0x91c>
 80089e2:	f04f 0801 	mov.w	r8, #1
 80089e6:	9b06      	ldr	r3, [sp, #24]
 80089e8:	3301      	adds	r3, #1
 80089ea:	9306      	str	r3, [sp, #24]
 80089ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ee:	3301      	adds	r3, #1
 80089f0:	9309      	str	r3, [sp, #36]	; 0x24
 80089f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f47f af6a 	bne.w	80088ce <_dtoa_r+0x7e6>
 80089fa:	2001      	movs	r0, #1
 80089fc:	e76f      	b.n	80088de <_dtoa_r+0x7f6>
 80089fe:	f04f 0800 	mov.w	r8, #0
 8008a02:	e7f6      	b.n	80089f2 <_dtoa_r+0x90a>
 8008a04:	4698      	mov	r8, r3
 8008a06:	e7f4      	b.n	80089f2 <_dtoa_r+0x90a>
 8008a08:	f43f af7d 	beq.w	8008906 <_dtoa_r+0x81e>
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	301c      	adds	r0, #28
 8008a10:	e772      	b.n	80088f8 <_dtoa_r+0x810>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	dc36      	bgt.n	8008a86 <_dtoa_r+0x99e>
 8008a18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	dd33      	ble.n	8008a86 <_dtoa_r+0x99e>
 8008a1e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a22:	f1b9 0f00 	cmp.w	r9, #0
 8008a26:	d10d      	bne.n	8008a44 <_dtoa_r+0x95c>
 8008a28:	4621      	mov	r1, r4
 8008a2a:	464b      	mov	r3, r9
 8008a2c:	2205      	movs	r2, #5
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f000 fd5c 	bl	80094ec <__multadd>
 8008a34:	4601      	mov	r1, r0
 8008a36:	4604      	mov	r4, r0
 8008a38:	4658      	mov	r0, fp
 8008a3a:	f000 ffbd 	bl	80099b8 <__mcmp>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f73f adb8 	bgt.w	80085b4 <_dtoa_r+0x4cc>
 8008a44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a46:	9f03      	ldr	r7, [sp, #12]
 8008a48:	ea6f 0a03 	mvn.w	sl, r3
 8008a4c:	f04f 0800 	mov.w	r8, #0
 8008a50:	4621      	mov	r1, r4
 8008a52:	4628      	mov	r0, r5
 8008a54:	f000 fd28 	bl	80094a8 <_Bfree>
 8008a58:	2e00      	cmp	r6, #0
 8008a5a:	f43f aea7 	beq.w	80087ac <_dtoa_r+0x6c4>
 8008a5e:	f1b8 0f00 	cmp.w	r8, #0
 8008a62:	d005      	beq.n	8008a70 <_dtoa_r+0x988>
 8008a64:	45b0      	cmp	r8, r6
 8008a66:	d003      	beq.n	8008a70 <_dtoa_r+0x988>
 8008a68:	4641      	mov	r1, r8
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f000 fd1c 	bl	80094a8 <_Bfree>
 8008a70:	4631      	mov	r1, r6
 8008a72:	4628      	mov	r0, r5
 8008a74:	f000 fd18 	bl	80094a8 <_Bfree>
 8008a78:	e698      	b.n	80087ac <_dtoa_r+0x6c4>
 8008a7a:	2400      	movs	r4, #0
 8008a7c:	4626      	mov	r6, r4
 8008a7e:	e7e1      	b.n	8008a44 <_dtoa_r+0x95c>
 8008a80:	46c2      	mov	sl, r8
 8008a82:	4626      	mov	r6, r4
 8008a84:	e596      	b.n	80085b4 <_dtoa_r+0x4cc>
 8008a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f000 80fd 	beq.w	8008c8c <_dtoa_r+0xba4>
 8008a92:	2f00      	cmp	r7, #0
 8008a94:	dd05      	ble.n	8008aa2 <_dtoa_r+0x9ba>
 8008a96:	4631      	mov	r1, r6
 8008a98:	463a      	mov	r2, r7
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f000 ff1c 	bl	80098d8 <__lshift>
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	f1b8 0f00 	cmp.w	r8, #0
 8008aa6:	d05c      	beq.n	8008b62 <_dtoa_r+0xa7a>
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	6871      	ldr	r1, [r6, #4]
 8008aac:	f000 fcbc 	bl	8009428 <_Balloc>
 8008ab0:	4607      	mov	r7, r0
 8008ab2:	b928      	cbnz	r0, 8008ac0 <_dtoa_r+0x9d8>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008aba:	4b7f      	ldr	r3, [pc, #508]	; (8008cb8 <_dtoa_r+0xbd0>)
 8008abc:	f7ff bb28 	b.w	8008110 <_dtoa_r+0x28>
 8008ac0:	6932      	ldr	r2, [r6, #16]
 8008ac2:	f106 010c 	add.w	r1, r6, #12
 8008ac6:	3202      	adds	r2, #2
 8008ac8:	0092      	lsls	r2, r2, #2
 8008aca:	300c      	adds	r0, #12
 8008acc:	f000 fc9e 	bl	800940c <memcpy>
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	4639      	mov	r1, r7
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	f000 feff 	bl	80098d8 <__lshift>
 8008ada:	46b0      	mov	r8, r6
 8008adc:	4606      	mov	r6, r0
 8008ade:	9b03      	ldr	r3, [sp, #12]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	9308      	str	r3, [sp, #32]
 8008ae4:	9b03      	ldr	r3, [sp, #12]
 8008ae6:	444b      	add	r3, r9
 8008ae8:	930a      	str	r3, [sp, #40]	; 0x28
 8008aea:	9b04      	ldr	r3, [sp, #16]
 8008aec:	f003 0301 	and.w	r3, r3, #1
 8008af0:	9309      	str	r3, [sp, #36]	; 0x24
 8008af2:	9b08      	ldr	r3, [sp, #32]
 8008af4:	4621      	mov	r1, r4
 8008af6:	3b01      	subs	r3, #1
 8008af8:	4658      	mov	r0, fp
 8008afa:	9304      	str	r3, [sp, #16]
 8008afc:	f7ff fa66 	bl	8007fcc <quorem>
 8008b00:	4603      	mov	r3, r0
 8008b02:	4641      	mov	r1, r8
 8008b04:	3330      	adds	r3, #48	; 0x30
 8008b06:	9006      	str	r0, [sp, #24]
 8008b08:	4658      	mov	r0, fp
 8008b0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b0c:	f000 ff54 	bl	80099b8 <__mcmp>
 8008b10:	4632      	mov	r2, r6
 8008b12:	4681      	mov	r9, r0
 8008b14:	4621      	mov	r1, r4
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 ff6a 	bl	80099f0 <__mdiff>
 8008b1c:	68c2      	ldr	r2, [r0, #12]
 8008b1e:	4607      	mov	r7, r0
 8008b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b22:	bb02      	cbnz	r2, 8008b66 <_dtoa_r+0xa7e>
 8008b24:	4601      	mov	r1, r0
 8008b26:	4658      	mov	r0, fp
 8008b28:	f000 ff46 	bl	80099b8 <__mcmp>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b30:	4639      	mov	r1, r7
 8008b32:	4628      	mov	r0, r5
 8008b34:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008b38:	f000 fcb6 	bl	80094a8 <_Bfree>
 8008b3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b40:	9f08      	ldr	r7, [sp, #32]
 8008b42:	ea43 0102 	orr.w	r1, r3, r2
 8008b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b48:	430b      	orrs	r3, r1
 8008b4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b4c:	d10d      	bne.n	8008b6a <_dtoa_r+0xa82>
 8008b4e:	2b39      	cmp	r3, #57	; 0x39
 8008b50:	d029      	beq.n	8008ba6 <_dtoa_r+0xabe>
 8008b52:	f1b9 0f00 	cmp.w	r9, #0
 8008b56:	dd01      	ble.n	8008b5c <_dtoa_r+0xa74>
 8008b58:	9b06      	ldr	r3, [sp, #24]
 8008b5a:	3331      	adds	r3, #49	; 0x31
 8008b5c:	9a04      	ldr	r2, [sp, #16]
 8008b5e:	7013      	strb	r3, [r2, #0]
 8008b60:	e776      	b.n	8008a50 <_dtoa_r+0x968>
 8008b62:	4630      	mov	r0, r6
 8008b64:	e7b9      	b.n	8008ada <_dtoa_r+0x9f2>
 8008b66:	2201      	movs	r2, #1
 8008b68:	e7e2      	b.n	8008b30 <_dtoa_r+0xa48>
 8008b6a:	f1b9 0f00 	cmp.w	r9, #0
 8008b6e:	db06      	blt.n	8008b7e <_dtoa_r+0xa96>
 8008b70:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008b72:	ea41 0909 	orr.w	r9, r1, r9
 8008b76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b78:	ea59 0101 	orrs.w	r1, r9, r1
 8008b7c:	d120      	bne.n	8008bc0 <_dtoa_r+0xad8>
 8008b7e:	2a00      	cmp	r2, #0
 8008b80:	ddec      	ble.n	8008b5c <_dtoa_r+0xa74>
 8008b82:	4659      	mov	r1, fp
 8008b84:	2201      	movs	r2, #1
 8008b86:	4628      	mov	r0, r5
 8008b88:	9308      	str	r3, [sp, #32]
 8008b8a:	f000 fea5 	bl	80098d8 <__lshift>
 8008b8e:	4621      	mov	r1, r4
 8008b90:	4683      	mov	fp, r0
 8008b92:	f000 ff11 	bl	80099b8 <__mcmp>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	9b08      	ldr	r3, [sp, #32]
 8008b9a:	dc02      	bgt.n	8008ba2 <_dtoa_r+0xaba>
 8008b9c:	d1de      	bne.n	8008b5c <_dtoa_r+0xa74>
 8008b9e:	07da      	lsls	r2, r3, #31
 8008ba0:	d5dc      	bpl.n	8008b5c <_dtoa_r+0xa74>
 8008ba2:	2b39      	cmp	r3, #57	; 0x39
 8008ba4:	d1d8      	bne.n	8008b58 <_dtoa_r+0xa70>
 8008ba6:	2339      	movs	r3, #57	; 0x39
 8008ba8:	9a04      	ldr	r2, [sp, #16]
 8008baa:	7013      	strb	r3, [r2, #0]
 8008bac:	463b      	mov	r3, r7
 8008bae:	461f      	mov	r7, r3
 8008bb0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008bb4:	3b01      	subs	r3, #1
 8008bb6:	2a39      	cmp	r2, #57	; 0x39
 8008bb8:	d050      	beq.n	8008c5c <_dtoa_r+0xb74>
 8008bba:	3201      	adds	r2, #1
 8008bbc:	701a      	strb	r2, [r3, #0]
 8008bbe:	e747      	b.n	8008a50 <_dtoa_r+0x968>
 8008bc0:	2a00      	cmp	r2, #0
 8008bc2:	dd03      	ble.n	8008bcc <_dtoa_r+0xae4>
 8008bc4:	2b39      	cmp	r3, #57	; 0x39
 8008bc6:	d0ee      	beq.n	8008ba6 <_dtoa_r+0xabe>
 8008bc8:	3301      	adds	r3, #1
 8008bca:	e7c7      	b.n	8008b5c <_dtoa_r+0xa74>
 8008bcc:	9a08      	ldr	r2, [sp, #32]
 8008bce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bd0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008bd4:	428a      	cmp	r2, r1
 8008bd6:	d02a      	beq.n	8008c2e <_dtoa_r+0xb46>
 8008bd8:	4659      	mov	r1, fp
 8008bda:	2300      	movs	r3, #0
 8008bdc:	220a      	movs	r2, #10
 8008bde:	4628      	mov	r0, r5
 8008be0:	f000 fc84 	bl	80094ec <__multadd>
 8008be4:	45b0      	cmp	r8, r6
 8008be6:	4683      	mov	fp, r0
 8008be8:	f04f 0300 	mov.w	r3, #0
 8008bec:	f04f 020a 	mov.w	r2, #10
 8008bf0:	4641      	mov	r1, r8
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	d107      	bne.n	8008c06 <_dtoa_r+0xb1e>
 8008bf6:	f000 fc79 	bl	80094ec <__multadd>
 8008bfa:	4680      	mov	r8, r0
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	9b08      	ldr	r3, [sp, #32]
 8008c00:	3301      	adds	r3, #1
 8008c02:	9308      	str	r3, [sp, #32]
 8008c04:	e775      	b.n	8008af2 <_dtoa_r+0xa0a>
 8008c06:	f000 fc71 	bl	80094ec <__multadd>
 8008c0a:	4631      	mov	r1, r6
 8008c0c:	4680      	mov	r8, r0
 8008c0e:	2300      	movs	r3, #0
 8008c10:	220a      	movs	r2, #10
 8008c12:	4628      	mov	r0, r5
 8008c14:	f000 fc6a 	bl	80094ec <__multadd>
 8008c18:	4606      	mov	r6, r0
 8008c1a:	e7f0      	b.n	8008bfe <_dtoa_r+0xb16>
 8008c1c:	f1b9 0f00 	cmp.w	r9, #0
 8008c20:	bfcc      	ite	gt
 8008c22:	464f      	movgt	r7, r9
 8008c24:	2701      	movle	r7, #1
 8008c26:	f04f 0800 	mov.w	r8, #0
 8008c2a:	9a03      	ldr	r2, [sp, #12]
 8008c2c:	4417      	add	r7, r2
 8008c2e:	4659      	mov	r1, fp
 8008c30:	2201      	movs	r2, #1
 8008c32:	4628      	mov	r0, r5
 8008c34:	9308      	str	r3, [sp, #32]
 8008c36:	f000 fe4f 	bl	80098d8 <__lshift>
 8008c3a:	4621      	mov	r1, r4
 8008c3c:	4683      	mov	fp, r0
 8008c3e:	f000 febb 	bl	80099b8 <__mcmp>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	dcb2      	bgt.n	8008bac <_dtoa_r+0xac4>
 8008c46:	d102      	bne.n	8008c4e <_dtoa_r+0xb66>
 8008c48:	9b08      	ldr	r3, [sp, #32]
 8008c4a:	07db      	lsls	r3, r3, #31
 8008c4c:	d4ae      	bmi.n	8008bac <_dtoa_r+0xac4>
 8008c4e:	463b      	mov	r3, r7
 8008c50:	461f      	mov	r7, r3
 8008c52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c56:	2a30      	cmp	r2, #48	; 0x30
 8008c58:	d0fa      	beq.n	8008c50 <_dtoa_r+0xb68>
 8008c5a:	e6f9      	b.n	8008a50 <_dtoa_r+0x968>
 8008c5c:	9a03      	ldr	r2, [sp, #12]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d1a5      	bne.n	8008bae <_dtoa_r+0xac6>
 8008c62:	2331      	movs	r3, #49	; 0x31
 8008c64:	f10a 0a01 	add.w	sl, sl, #1
 8008c68:	e779      	b.n	8008b5e <_dtoa_r+0xa76>
 8008c6a:	4b14      	ldr	r3, [pc, #80]	; (8008cbc <_dtoa_r+0xbd4>)
 8008c6c:	f7ff baa8 	b.w	80081c0 <_dtoa_r+0xd8>
 8008c70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f47f aa81 	bne.w	800817a <_dtoa_r+0x92>
 8008c78:	4b11      	ldr	r3, [pc, #68]	; (8008cc0 <_dtoa_r+0xbd8>)
 8008c7a:	f7ff baa1 	b.w	80081c0 <_dtoa_r+0xd8>
 8008c7e:	f1b9 0f00 	cmp.w	r9, #0
 8008c82:	dc03      	bgt.n	8008c8c <_dtoa_r+0xba4>
 8008c84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	f73f aecb 	bgt.w	8008a22 <_dtoa_r+0x93a>
 8008c8c:	9f03      	ldr	r7, [sp, #12]
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4658      	mov	r0, fp
 8008c92:	f7ff f99b 	bl	8007fcc <quorem>
 8008c96:	9a03      	ldr	r2, [sp, #12]
 8008c98:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c9c:	f807 3b01 	strb.w	r3, [r7], #1
 8008ca0:	1aba      	subs	r2, r7, r2
 8008ca2:	4591      	cmp	r9, r2
 8008ca4:	ddba      	ble.n	8008c1c <_dtoa_r+0xb34>
 8008ca6:	4659      	mov	r1, fp
 8008ca8:	2300      	movs	r3, #0
 8008caa:	220a      	movs	r2, #10
 8008cac:	4628      	mov	r0, r5
 8008cae:	f000 fc1d 	bl	80094ec <__multadd>
 8008cb2:	4683      	mov	fp, r0
 8008cb4:	e7eb      	b.n	8008c8e <_dtoa_r+0xba6>
 8008cb6:	bf00      	nop
 8008cb8:	0800acd8 	.word	0x0800acd8
 8008cbc:	0800ab48 	.word	0x0800ab48
 8008cc0:	0800ac70 	.word	0x0800ac70

08008cc4 <fiprintf>:
 8008cc4:	b40e      	push	{r1, r2, r3}
 8008cc6:	b503      	push	{r0, r1, lr}
 8008cc8:	4601      	mov	r1, r0
 8008cca:	ab03      	add	r3, sp, #12
 8008ccc:	4805      	ldr	r0, [pc, #20]	; (8008ce4 <fiprintf+0x20>)
 8008cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cd2:	6800      	ldr	r0, [r0, #0]
 8008cd4:	9301      	str	r3, [sp, #4]
 8008cd6:	f001 f977 	bl	8009fc8 <_vfiprintf_r>
 8008cda:	b002      	add	sp, #8
 8008cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ce0:	b003      	add	sp, #12
 8008ce2:	4770      	bx	lr
 8008ce4:	20000018 	.word	0x20000018

08008ce8 <rshift>:
 8008ce8:	6903      	ldr	r3, [r0, #16]
 8008cea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008cee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008cf2:	f100 0414 	add.w	r4, r0, #20
 8008cf6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008cfa:	dd46      	ble.n	8008d8a <rshift+0xa2>
 8008cfc:	f011 011f 	ands.w	r1, r1, #31
 8008d00:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008d04:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008d08:	d10c      	bne.n	8008d24 <rshift+0x3c>
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	f100 0710 	add.w	r7, r0, #16
 8008d10:	42b1      	cmp	r1, r6
 8008d12:	d335      	bcc.n	8008d80 <rshift+0x98>
 8008d14:	1a9b      	subs	r3, r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	1eea      	subs	r2, r5, #3
 8008d1a:	4296      	cmp	r6, r2
 8008d1c:	bf38      	it	cc
 8008d1e:	2300      	movcc	r3, #0
 8008d20:	4423      	add	r3, r4
 8008d22:	e015      	b.n	8008d50 <rshift+0x68>
 8008d24:	46a1      	mov	r9, r4
 8008d26:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008d2a:	f1c1 0820 	rsb	r8, r1, #32
 8008d2e:	40cf      	lsrs	r7, r1
 8008d30:	f105 0e04 	add.w	lr, r5, #4
 8008d34:	4576      	cmp	r6, lr
 8008d36:	46f4      	mov	ip, lr
 8008d38:	d816      	bhi.n	8008d68 <rshift+0x80>
 8008d3a:	1a9a      	subs	r2, r3, r2
 8008d3c:	0092      	lsls	r2, r2, #2
 8008d3e:	3a04      	subs	r2, #4
 8008d40:	3501      	adds	r5, #1
 8008d42:	42ae      	cmp	r6, r5
 8008d44:	bf38      	it	cc
 8008d46:	2200      	movcc	r2, #0
 8008d48:	18a3      	adds	r3, r4, r2
 8008d4a:	50a7      	str	r7, [r4, r2]
 8008d4c:	b107      	cbz	r7, 8008d50 <rshift+0x68>
 8008d4e:	3304      	adds	r3, #4
 8008d50:	42a3      	cmp	r3, r4
 8008d52:	eba3 0204 	sub.w	r2, r3, r4
 8008d56:	bf08      	it	eq
 8008d58:	2300      	moveq	r3, #0
 8008d5a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d5e:	6102      	str	r2, [r0, #16]
 8008d60:	bf08      	it	eq
 8008d62:	6143      	streq	r3, [r0, #20]
 8008d64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d68:	f8dc c000 	ldr.w	ip, [ip]
 8008d6c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d70:	ea4c 0707 	orr.w	r7, ip, r7
 8008d74:	f849 7b04 	str.w	r7, [r9], #4
 8008d78:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d7c:	40cf      	lsrs	r7, r1
 8008d7e:	e7d9      	b.n	8008d34 <rshift+0x4c>
 8008d80:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d84:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d88:	e7c2      	b.n	8008d10 <rshift+0x28>
 8008d8a:	4623      	mov	r3, r4
 8008d8c:	e7e0      	b.n	8008d50 <rshift+0x68>

08008d8e <__hexdig_fun>:
 8008d8e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008d92:	2b09      	cmp	r3, #9
 8008d94:	d802      	bhi.n	8008d9c <__hexdig_fun+0xe>
 8008d96:	3820      	subs	r0, #32
 8008d98:	b2c0      	uxtb	r0, r0
 8008d9a:	4770      	bx	lr
 8008d9c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008da0:	2b05      	cmp	r3, #5
 8008da2:	d801      	bhi.n	8008da8 <__hexdig_fun+0x1a>
 8008da4:	3847      	subs	r0, #71	; 0x47
 8008da6:	e7f7      	b.n	8008d98 <__hexdig_fun+0xa>
 8008da8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008dac:	2b05      	cmp	r3, #5
 8008dae:	d801      	bhi.n	8008db4 <__hexdig_fun+0x26>
 8008db0:	3827      	subs	r0, #39	; 0x27
 8008db2:	e7f1      	b.n	8008d98 <__hexdig_fun+0xa>
 8008db4:	2000      	movs	r0, #0
 8008db6:	4770      	bx	lr

08008db8 <__gethex>:
 8008db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	b08b      	sub	sp, #44	; 0x2c
 8008dbe:	9305      	str	r3, [sp, #20]
 8008dc0:	4bb2      	ldr	r3, [pc, #712]	; (800908c <__gethex+0x2d4>)
 8008dc2:	9002      	str	r0, [sp, #8]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	468b      	mov	fp, r1
 8008dc8:	4618      	mov	r0, r3
 8008dca:	4690      	mov	r8, r2
 8008dcc:	9303      	str	r3, [sp, #12]
 8008dce:	f7f7 f9c9 	bl	8000164 <strlen>
 8008dd2:	4682      	mov	sl, r0
 8008dd4:	9b03      	ldr	r3, [sp, #12]
 8008dd6:	f8db 2000 	ldr.w	r2, [fp]
 8008dda:	4403      	add	r3, r0
 8008ddc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008de0:	9306      	str	r3, [sp, #24]
 8008de2:	1c93      	adds	r3, r2, #2
 8008de4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008de8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008dec:	32fe      	adds	r2, #254	; 0xfe
 8008dee:	18d1      	adds	r1, r2, r3
 8008df0:	461f      	mov	r7, r3
 8008df2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008df6:	9101      	str	r1, [sp, #4]
 8008df8:	2830      	cmp	r0, #48	; 0x30
 8008dfa:	d0f8      	beq.n	8008dee <__gethex+0x36>
 8008dfc:	f7ff ffc7 	bl	8008d8e <__hexdig_fun>
 8008e00:	4604      	mov	r4, r0
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d13a      	bne.n	8008e7c <__gethex+0xc4>
 8008e06:	4652      	mov	r2, sl
 8008e08:	4638      	mov	r0, r7
 8008e0a:	9903      	ldr	r1, [sp, #12]
 8008e0c:	f001 fa22 	bl	800a254 <strncmp>
 8008e10:	4605      	mov	r5, r0
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d166      	bne.n	8008ee4 <__gethex+0x12c>
 8008e16:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008e1a:	eb07 060a 	add.w	r6, r7, sl
 8008e1e:	f7ff ffb6 	bl	8008d8e <__hexdig_fun>
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d060      	beq.n	8008ee8 <__gethex+0x130>
 8008e26:	4633      	mov	r3, r6
 8008e28:	7818      	ldrb	r0, [r3, #0]
 8008e2a:	461f      	mov	r7, r3
 8008e2c:	2830      	cmp	r0, #48	; 0x30
 8008e2e:	f103 0301 	add.w	r3, r3, #1
 8008e32:	d0f9      	beq.n	8008e28 <__gethex+0x70>
 8008e34:	f7ff ffab 	bl	8008d8e <__hexdig_fun>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	fab0 f480 	clz	r4, r0
 8008e3e:	4635      	mov	r5, r6
 8008e40:	0964      	lsrs	r4, r4, #5
 8008e42:	9301      	str	r3, [sp, #4]
 8008e44:	463a      	mov	r2, r7
 8008e46:	4616      	mov	r6, r2
 8008e48:	7830      	ldrb	r0, [r6, #0]
 8008e4a:	3201      	adds	r2, #1
 8008e4c:	f7ff ff9f 	bl	8008d8e <__hexdig_fun>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d1f8      	bne.n	8008e46 <__gethex+0x8e>
 8008e54:	4652      	mov	r2, sl
 8008e56:	4630      	mov	r0, r6
 8008e58:	9903      	ldr	r1, [sp, #12]
 8008e5a:	f001 f9fb 	bl	800a254 <strncmp>
 8008e5e:	b980      	cbnz	r0, 8008e82 <__gethex+0xca>
 8008e60:	b94d      	cbnz	r5, 8008e76 <__gethex+0xbe>
 8008e62:	eb06 050a 	add.w	r5, r6, sl
 8008e66:	462a      	mov	r2, r5
 8008e68:	4616      	mov	r6, r2
 8008e6a:	7830      	ldrb	r0, [r6, #0]
 8008e6c:	3201      	adds	r2, #1
 8008e6e:	f7ff ff8e 	bl	8008d8e <__hexdig_fun>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	d1f8      	bne.n	8008e68 <__gethex+0xb0>
 8008e76:	1bad      	subs	r5, r5, r6
 8008e78:	00ad      	lsls	r5, r5, #2
 8008e7a:	e004      	b.n	8008e86 <__gethex+0xce>
 8008e7c:	2400      	movs	r4, #0
 8008e7e:	4625      	mov	r5, r4
 8008e80:	e7e0      	b.n	8008e44 <__gethex+0x8c>
 8008e82:	2d00      	cmp	r5, #0
 8008e84:	d1f7      	bne.n	8008e76 <__gethex+0xbe>
 8008e86:	7833      	ldrb	r3, [r6, #0]
 8008e88:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e8c:	2b50      	cmp	r3, #80	; 0x50
 8008e8e:	d139      	bne.n	8008f04 <__gethex+0x14c>
 8008e90:	7873      	ldrb	r3, [r6, #1]
 8008e92:	2b2b      	cmp	r3, #43	; 0x2b
 8008e94:	d02a      	beq.n	8008eec <__gethex+0x134>
 8008e96:	2b2d      	cmp	r3, #45	; 0x2d
 8008e98:	d02c      	beq.n	8008ef4 <__gethex+0x13c>
 8008e9a:	f04f 0900 	mov.w	r9, #0
 8008e9e:	1c71      	adds	r1, r6, #1
 8008ea0:	7808      	ldrb	r0, [r1, #0]
 8008ea2:	f7ff ff74 	bl	8008d8e <__hexdig_fun>
 8008ea6:	1e43      	subs	r3, r0, #1
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b18      	cmp	r3, #24
 8008eac:	d82a      	bhi.n	8008f04 <__gethex+0x14c>
 8008eae:	f1a0 0210 	sub.w	r2, r0, #16
 8008eb2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008eb6:	f7ff ff6a 	bl	8008d8e <__hexdig_fun>
 8008eba:	1e43      	subs	r3, r0, #1
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b18      	cmp	r3, #24
 8008ec0:	d91b      	bls.n	8008efa <__gethex+0x142>
 8008ec2:	f1b9 0f00 	cmp.w	r9, #0
 8008ec6:	d000      	beq.n	8008eca <__gethex+0x112>
 8008ec8:	4252      	negs	r2, r2
 8008eca:	4415      	add	r5, r2
 8008ecc:	f8cb 1000 	str.w	r1, [fp]
 8008ed0:	b1d4      	cbz	r4, 8008f08 <__gethex+0x150>
 8008ed2:	9b01      	ldr	r3, [sp, #4]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	bf14      	ite	ne
 8008ed8:	2700      	movne	r7, #0
 8008eda:	2706      	moveq	r7, #6
 8008edc:	4638      	mov	r0, r7
 8008ede:	b00b      	add	sp, #44	; 0x2c
 8008ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee4:	463e      	mov	r6, r7
 8008ee6:	4625      	mov	r5, r4
 8008ee8:	2401      	movs	r4, #1
 8008eea:	e7cc      	b.n	8008e86 <__gethex+0xce>
 8008eec:	f04f 0900 	mov.w	r9, #0
 8008ef0:	1cb1      	adds	r1, r6, #2
 8008ef2:	e7d5      	b.n	8008ea0 <__gethex+0xe8>
 8008ef4:	f04f 0901 	mov.w	r9, #1
 8008ef8:	e7fa      	b.n	8008ef0 <__gethex+0x138>
 8008efa:	230a      	movs	r3, #10
 8008efc:	fb03 0202 	mla	r2, r3, r2, r0
 8008f00:	3a10      	subs	r2, #16
 8008f02:	e7d6      	b.n	8008eb2 <__gethex+0xfa>
 8008f04:	4631      	mov	r1, r6
 8008f06:	e7e1      	b.n	8008ecc <__gethex+0x114>
 8008f08:	4621      	mov	r1, r4
 8008f0a:	1bf3      	subs	r3, r6, r7
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	2b07      	cmp	r3, #7
 8008f10:	dc0a      	bgt.n	8008f28 <__gethex+0x170>
 8008f12:	9802      	ldr	r0, [sp, #8]
 8008f14:	f000 fa88 	bl	8009428 <_Balloc>
 8008f18:	4604      	mov	r4, r0
 8008f1a:	b940      	cbnz	r0, 8008f2e <__gethex+0x176>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	21de      	movs	r1, #222	; 0xde
 8008f20:	4b5b      	ldr	r3, [pc, #364]	; (8009090 <__gethex+0x2d8>)
 8008f22:	485c      	ldr	r0, [pc, #368]	; (8009094 <__gethex+0x2dc>)
 8008f24:	f7ff f834 	bl	8007f90 <__assert_func>
 8008f28:	3101      	adds	r1, #1
 8008f2a:	105b      	asrs	r3, r3, #1
 8008f2c:	e7ef      	b.n	8008f0e <__gethex+0x156>
 8008f2e:	f04f 0b00 	mov.w	fp, #0
 8008f32:	f100 0914 	add.w	r9, r0, #20
 8008f36:	f1ca 0301 	rsb	r3, sl, #1
 8008f3a:	f8cd 9010 	str.w	r9, [sp, #16]
 8008f3e:	f8cd b004 	str.w	fp, [sp, #4]
 8008f42:	9308      	str	r3, [sp, #32]
 8008f44:	42b7      	cmp	r7, r6
 8008f46:	d33f      	bcc.n	8008fc8 <__gethex+0x210>
 8008f48:	9f04      	ldr	r7, [sp, #16]
 8008f4a:	9b01      	ldr	r3, [sp, #4]
 8008f4c:	f847 3b04 	str.w	r3, [r7], #4
 8008f50:	eba7 0709 	sub.w	r7, r7, r9
 8008f54:	10bf      	asrs	r7, r7, #2
 8008f56:	6127      	str	r7, [r4, #16]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fb57 	bl	800960c <__hi0bits>
 8008f5e:	017f      	lsls	r7, r7, #5
 8008f60:	f8d8 6000 	ldr.w	r6, [r8]
 8008f64:	1a3f      	subs	r7, r7, r0
 8008f66:	42b7      	cmp	r7, r6
 8008f68:	dd62      	ble.n	8009030 <__gethex+0x278>
 8008f6a:	1bbf      	subs	r7, r7, r6
 8008f6c:	4639      	mov	r1, r7
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 fef1 	bl	8009d56 <__any_on>
 8008f74:	4682      	mov	sl, r0
 8008f76:	b1a8      	cbz	r0, 8008fa4 <__gethex+0x1ec>
 8008f78:	f04f 0a01 	mov.w	sl, #1
 8008f7c:	1e7b      	subs	r3, r7, #1
 8008f7e:	1159      	asrs	r1, r3, #5
 8008f80:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008f84:	f003 021f 	and.w	r2, r3, #31
 8008f88:	fa0a f202 	lsl.w	r2, sl, r2
 8008f8c:	420a      	tst	r2, r1
 8008f8e:	d009      	beq.n	8008fa4 <__gethex+0x1ec>
 8008f90:	4553      	cmp	r3, sl
 8008f92:	dd05      	ble.n	8008fa0 <__gethex+0x1e8>
 8008f94:	4620      	mov	r0, r4
 8008f96:	1eb9      	subs	r1, r7, #2
 8008f98:	f000 fedd 	bl	8009d56 <__any_on>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d144      	bne.n	800902a <__gethex+0x272>
 8008fa0:	f04f 0a02 	mov.w	sl, #2
 8008fa4:	4639      	mov	r1, r7
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f7ff fe9e 	bl	8008ce8 <rshift>
 8008fac:	443d      	add	r5, r7
 8008fae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fb2:	42ab      	cmp	r3, r5
 8008fb4:	da4a      	bge.n	800904c <__gethex+0x294>
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	9802      	ldr	r0, [sp, #8]
 8008fba:	f000 fa75 	bl	80094a8 <_Bfree>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008fc2:	27a3      	movs	r7, #163	; 0xa3
 8008fc4:	6013      	str	r3, [r2, #0]
 8008fc6:	e789      	b.n	8008edc <__gethex+0x124>
 8008fc8:	1e73      	subs	r3, r6, #1
 8008fca:	9a06      	ldr	r2, [sp, #24]
 8008fcc:	9307      	str	r3, [sp, #28]
 8008fce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d019      	beq.n	800900a <__gethex+0x252>
 8008fd6:	f1bb 0f20 	cmp.w	fp, #32
 8008fda:	d107      	bne.n	8008fec <__gethex+0x234>
 8008fdc:	9b04      	ldr	r3, [sp, #16]
 8008fde:	9a01      	ldr	r2, [sp, #4]
 8008fe0:	f843 2b04 	str.w	r2, [r3], #4
 8008fe4:	9304      	str	r3, [sp, #16]
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	469b      	mov	fp, r3
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008ff0:	f7ff fecd 	bl	8008d8e <__hexdig_fun>
 8008ff4:	9b01      	ldr	r3, [sp, #4]
 8008ff6:	f000 000f 	and.w	r0, r0, #15
 8008ffa:	fa00 f00b 	lsl.w	r0, r0, fp
 8008ffe:	4303      	orrs	r3, r0
 8009000:	9301      	str	r3, [sp, #4]
 8009002:	f10b 0b04 	add.w	fp, fp, #4
 8009006:	9b07      	ldr	r3, [sp, #28]
 8009008:	e00d      	b.n	8009026 <__gethex+0x26e>
 800900a:	9a08      	ldr	r2, [sp, #32]
 800900c:	1e73      	subs	r3, r6, #1
 800900e:	4413      	add	r3, r2
 8009010:	42bb      	cmp	r3, r7
 8009012:	d3e0      	bcc.n	8008fd6 <__gethex+0x21e>
 8009014:	4618      	mov	r0, r3
 8009016:	4652      	mov	r2, sl
 8009018:	9903      	ldr	r1, [sp, #12]
 800901a:	9309      	str	r3, [sp, #36]	; 0x24
 800901c:	f001 f91a 	bl	800a254 <strncmp>
 8009020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009022:	2800      	cmp	r0, #0
 8009024:	d1d7      	bne.n	8008fd6 <__gethex+0x21e>
 8009026:	461e      	mov	r6, r3
 8009028:	e78c      	b.n	8008f44 <__gethex+0x18c>
 800902a:	f04f 0a03 	mov.w	sl, #3
 800902e:	e7b9      	b.n	8008fa4 <__gethex+0x1ec>
 8009030:	da09      	bge.n	8009046 <__gethex+0x28e>
 8009032:	1bf7      	subs	r7, r6, r7
 8009034:	4621      	mov	r1, r4
 8009036:	463a      	mov	r2, r7
 8009038:	9802      	ldr	r0, [sp, #8]
 800903a:	f000 fc4d 	bl	80098d8 <__lshift>
 800903e:	4604      	mov	r4, r0
 8009040:	1bed      	subs	r5, r5, r7
 8009042:	f100 0914 	add.w	r9, r0, #20
 8009046:	f04f 0a00 	mov.w	sl, #0
 800904a:	e7b0      	b.n	8008fae <__gethex+0x1f6>
 800904c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009050:	42a8      	cmp	r0, r5
 8009052:	dd72      	ble.n	800913a <__gethex+0x382>
 8009054:	1b45      	subs	r5, r0, r5
 8009056:	42ae      	cmp	r6, r5
 8009058:	dc35      	bgt.n	80090c6 <__gethex+0x30e>
 800905a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800905e:	2b02      	cmp	r3, #2
 8009060:	d029      	beq.n	80090b6 <__gethex+0x2fe>
 8009062:	2b03      	cmp	r3, #3
 8009064:	d02b      	beq.n	80090be <__gethex+0x306>
 8009066:	2b01      	cmp	r3, #1
 8009068:	d11c      	bne.n	80090a4 <__gethex+0x2ec>
 800906a:	42ae      	cmp	r6, r5
 800906c:	d11a      	bne.n	80090a4 <__gethex+0x2ec>
 800906e:	2e01      	cmp	r6, #1
 8009070:	d112      	bne.n	8009098 <__gethex+0x2e0>
 8009072:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009076:	9a05      	ldr	r2, [sp, #20]
 8009078:	2762      	movs	r7, #98	; 0x62
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	2301      	movs	r3, #1
 800907e:	6123      	str	r3, [r4, #16]
 8009080:	f8c9 3000 	str.w	r3, [r9]
 8009084:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009086:	601c      	str	r4, [r3, #0]
 8009088:	e728      	b.n	8008edc <__gethex+0x124>
 800908a:	bf00      	nop
 800908c:	0800ad50 	.word	0x0800ad50
 8009090:	0800acd8 	.word	0x0800acd8
 8009094:	0800ace9 	.word	0x0800ace9
 8009098:	4620      	mov	r0, r4
 800909a:	1e71      	subs	r1, r6, #1
 800909c:	f000 fe5b 	bl	8009d56 <__any_on>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d1e6      	bne.n	8009072 <__gethex+0x2ba>
 80090a4:	4621      	mov	r1, r4
 80090a6:	9802      	ldr	r0, [sp, #8]
 80090a8:	f000 f9fe 	bl	80094a8 <_Bfree>
 80090ac:	2300      	movs	r3, #0
 80090ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80090b0:	2750      	movs	r7, #80	; 0x50
 80090b2:	6013      	str	r3, [r2, #0]
 80090b4:	e712      	b.n	8008edc <__gethex+0x124>
 80090b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1f3      	bne.n	80090a4 <__gethex+0x2ec>
 80090bc:	e7d9      	b.n	8009072 <__gethex+0x2ba>
 80090be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d1d6      	bne.n	8009072 <__gethex+0x2ba>
 80090c4:	e7ee      	b.n	80090a4 <__gethex+0x2ec>
 80090c6:	1e6f      	subs	r7, r5, #1
 80090c8:	f1ba 0f00 	cmp.w	sl, #0
 80090cc:	d132      	bne.n	8009134 <__gethex+0x37c>
 80090ce:	b127      	cbz	r7, 80090da <__gethex+0x322>
 80090d0:	4639      	mov	r1, r7
 80090d2:	4620      	mov	r0, r4
 80090d4:	f000 fe3f 	bl	8009d56 <__any_on>
 80090d8:	4682      	mov	sl, r0
 80090da:	2101      	movs	r1, #1
 80090dc:	117b      	asrs	r3, r7, #5
 80090de:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80090e2:	f007 071f 	and.w	r7, r7, #31
 80090e6:	fa01 f707 	lsl.w	r7, r1, r7
 80090ea:	421f      	tst	r7, r3
 80090ec:	f04f 0702 	mov.w	r7, #2
 80090f0:	4629      	mov	r1, r5
 80090f2:	4620      	mov	r0, r4
 80090f4:	bf18      	it	ne
 80090f6:	f04a 0a02 	orrne.w	sl, sl, #2
 80090fa:	1b76      	subs	r6, r6, r5
 80090fc:	f7ff fdf4 	bl	8008ce8 <rshift>
 8009100:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009104:	f1ba 0f00 	cmp.w	sl, #0
 8009108:	d048      	beq.n	800919c <__gethex+0x3e4>
 800910a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800910e:	2b02      	cmp	r3, #2
 8009110:	d015      	beq.n	800913e <__gethex+0x386>
 8009112:	2b03      	cmp	r3, #3
 8009114:	d017      	beq.n	8009146 <__gethex+0x38e>
 8009116:	2b01      	cmp	r3, #1
 8009118:	d109      	bne.n	800912e <__gethex+0x376>
 800911a:	f01a 0f02 	tst.w	sl, #2
 800911e:	d006      	beq.n	800912e <__gethex+0x376>
 8009120:	f8d9 0000 	ldr.w	r0, [r9]
 8009124:	ea4a 0a00 	orr.w	sl, sl, r0
 8009128:	f01a 0f01 	tst.w	sl, #1
 800912c:	d10e      	bne.n	800914c <__gethex+0x394>
 800912e:	f047 0710 	orr.w	r7, r7, #16
 8009132:	e033      	b.n	800919c <__gethex+0x3e4>
 8009134:	f04f 0a01 	mov.w	sl, #1
 8009138:	e7cf      	b.n	80090da <__gethex+0x322>
 800913a:	2701      	movs	r7, #1
 800913c:	e7e2      	b.n	8009104 <__gethex+0x34c>
 800913e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009140:	f1c3 0301 	rsb	r3, r3, #1
 8009144:	9315      	str	r3, [sp, #84]	; 0x54
 8009146:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009148:	2b00      	cmp	r3, #0
 800914a:	d0f0      	beq.n	800912e <__gethex+0x376>
 800914c:	f04f 0c00 	mov.w	ip, #0
 8009150:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009154:	f104 0314 	add.w	r3, r4, #20
 8009158:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800915c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009160:	4618      	mov	r0, r3
 8009162:	f853 2b04 	ldr.w	r2, [r3], #4
 8009166:	f1b2 3fff 	cmp.w	r2, #4294967295
 800916a:	d01c      	beq.n	80091a6 <__gethex+0x3ee>
 800916c:	3201      	adds	r2, #1
 800916e:	6002      	str	r2, [r0, #0]
 8009170:	2f02      	cmp	r7, #2
 8009172:	f104 0314 	add.w	r3, r4, #20
 8009176:	d13d      	bne.n	80091f4 <__gethex+0x43c>
 8009178:	f8d8 2000 	ldr.w	r2, [r8]
 800917c:	3a01      	subs	r2, #1
 800917e:	42b2      	cmp	r2, r6
 8009180:	d10a      	bne.n	8009198 <__gethex+0x3e0>
 8009182:	2201      	movs	r2, #1
 8009184:	1171      	asrs	r1, r6, #5
 8009186:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800918a:	f006 061f 	and.w	r6, r6, #31
 800918e:	fa02 f606 	lsl.w	r6, r2, r6
 8009192:	421e      	tst	r6, r3
 8009194:	bf18      	it	ne
 8009196:	4617      	movne	r7, r2
 8009198:	f047 0720 	orr.w	r7, r7, #32
 800919c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800919e:	601c      	str	r4, [r3, #0]
 80091a0:	9b05      	ldr	r3, [sp, #20]
 80091a2:	601d      	str	r5, [r3, #0]
 80091a4:	e69a      	b.n	8008edc <__gethex+0x124>
 80091a6:	4299      	cmp	r1, r3
 80091a8:	f843 cc04 	str.w	ip, [r3, #-4]
 80091ac:	d8d8      	bhi.n	8009160 <__gethex+0x3a8>
 80091ae:	68a3      	ldr	r3, [r4, #8]
 80091b0:	459b      	cmp	fp, r3
 80091b2:	db17      	blt.n	80091e4 <__gethex+0x42c>
 80091b4:	6861      	ldr	r1, [r4, #4]
 80091b6:	9802      	ldr	r0, [sp, #8]
 80091b8:	3101      	adds	r1, #1
 80091ba:	f000 f935 	bl	8009428 <_Balloc>
 80091be:	4681      	mov	r9, r0
 80091c0:	b918      	cbnz	r0, 80091ca <__gethex+0x412>
 80091c2:	4602      	mov	r2, r0
 80091c4:	2184      	movs	r1, #132	; 0x84
 80091c6:	4b19      	ldr	r3, [pc, #100]	; (800922c <__gethex+0x474>)
 80091c8:	e6ab      	b.n	8008f22 <__gethex+0x16a>
 80091ca:	6922      	ldr	r2, [r4, #16]
 80091cc:	f104 010c 	add.w	r1, r4, #12
 80091d0:	3202      	adds	r2, #2
 80091d2:	0092      	lsls	r2, r2, #2
 80091d4:	300c      	adds	r0, #12
 80091d6:	f000 f919 	bl	800940c <memcpy>
 80091da:	4621      	mov	r1, r4
 80091dc:	9802      	ldr	r0, [sp, #8]
 80091de:	f000 f963 	bl	80094a8 <_Bfree>
 80091e2:	464c      	mov	r4, r9
 80091e4:	6923      	ldr	r3, [r4, #16]
 80091e6:	1c5a      	adds	r2, r3, #1
 80091e8:	6122      	str	r2, [r4, #16]
 80091ea:	2201      	movs	r2, #1
 80091ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80091f0:	615a      	str	r2, [r3, #20]
 80091f2:	e7bd      	b.n	8009170 <__gethex+0x3b8>
 80091f4:	6922      	ldr	r2, [r4, #16]
 80091f6:	455a      	cmp	r2, fp
 80091f8:	dd0b      	ble.n	8009212 <__gethex+0x45a>
 80091fa:	2101      	movs	r1, #1
 80091fc:	4620      	mov	r0, r4
 80091fe:	f7ff fd73 	bl	8008ce8 <rshift>
 8009202:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009206:	3501      	adds	r5, #1
 8009208:	42ab      	cmp	r3, r5
 800920a:	f6ff aed4 	blt.w	8008fb6 <__gethex+0x1fe>
 800920e:	2701      	movs	r7, #1
 8009210:	e7c2      	b.n	8009198 <__gethex+0x3e0>
 8009212:	f016 061f 	ands.w	r6, r6, #31
 8009216:	d0fa      	beq.n	800920e <__gethex+0x456>
 8009218:	4453      	add	r3, sl
 800921a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800921e:	f000 f9f5 	bl	800960c <__hi0bits>
 8009222:	f1c6 0620 	rsb	r6, r6, #32
 8009226:	42b0      	cmp	r0, r6
 8009228:	dbe7      	blt.n	80091fa <__gethex+0x442>
 800922a:	e7f0      	b.n	800920e <__gethex+0x456>
 800922c:	0800acd8 	.word	0x0800acd8

08009230 <L_shift>:
 8009230:	f1c2 0208 	rsb	r2, r2, #8
 8009234:	0092      	lsls	r2, r2, #2
 8009236:	b570      	push	{r4, r5, r6, lr}
 8009238:	f1c2 0620 	rsb	r6, r2, #32
 800923c:	6843      	ldr	r3, [r0, #4]
 800923e:	6804      	ldr	r4, [r0, #0]
 8009240:	fa03 f506 	lsl.w	r5, r3, r6
 8009244:	432c      	orrs	r4, r5
 8009246:	40d3      	lsrs	r3, r2
 8009248:	6004      	str	r4, [r0, #0]
 800924a:	f840 3f04 	str.w	r3, [r0, #4]!
 800924e:	4288      	cmp	r0, r1
 8009250:	d3f4      	bcc.n	800923c <L_shift+0xc>
 8009252:	bd70      	pop	{r4, r5, r6, pc}

08009254 <__match>:
 8009254:	b530      	push	{r4, r5, lr}
 8009256:	6803      	ldr	r3, [r0, #0]
 8009258:	3301      	adds	r3, #1
 800925a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800925e:	b914      	cbnz	r4, 8009266 <__match+0x12>
 8009260:	6003      	str	r3, [r0, #0]
 8009262:	2001      	movs	r0, #1
 8009264:	bd30      	pop	{r4, r5, pc}
 8009266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800926a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800926e:	2d19      	cmp	r5, #25
 8009270:	bf98      	it	ls
 8009272:	3220      	addls	r2, #32
 8009274:	42a2      	cmp	r2, r4
 8009276:	d0f0      	beq.n	800925a <__match+0x6>
 8009278:	2000      	movs	r0, #0
 800927a:	e7f3      	b.n	8009264 <__match+0x10>

0800927c <__hexnan>:
 800927c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009280:	2500      	movs	r5, #0
 8009282:	680b      	ldr	r3, [r1, #0]
 8009284:	4682      	mov	sl, r0
 8009286:	115e      	asrs	r6, r3, #5
 8009288:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800928c:	f013 031f 	ands.w	r3, r3, #31
 8009290:	bf18      	it	ne
 8009292:	3604      	addne	r6, #4
 8009294:	1f37      	subs	r7, r6, #4
 8009296:	46b9      	mov	r9, r7
 8009298:	463c      	mov	r4, r7
 800929a:	46ab      	mov	fp, r5
 800929c:	b087      	sub	sp, #28
 800929e:	4690      	mov	r8, r2
 80092a0:	6802      	ldr	r2, [r0, #0]
 80092a2:	9301      	str	r3, [sp, #4]
 80092a4:	f846 5c04 	str.w	r5, [r6, #-4]
 80092a8:	9502      	str	r5, [sp, #8]
 80092aa:	7851      	ldrb	r1, [r2, #1]
 80092ac:	1c53      	adds	r3, r2, #1
 80092ae:	9303      	str	r3, [sp, #12]
 80092b0:	b341      	cbz	r1, 8009304 <__hexnan+0x88>
 80092b2:	4608      	mov	r0, r1
 80092b4:	9205      	str	r2, [sp, #20]
 80092b6:	9104      	str	r1, [sp, #16]
 80092b8:	f7ff fd69 	bl	8008d8e <__hexdig_fun>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d14f      	bne.n	8009360 <__hexnan+0xe4>
 80092c0:	9904      	ldr	r1, [sp, #16]
 80092c2:	9a05      	ldr	r2, [sp, #20]
 80092c4:	2920      	cmp	r1, #32
 80092c6:	d818      	bhi.n	80092fa <__hexnan+0x7e>
 80092c8:	9b02      	ldr	r3, [sp, #8]
 80092ca:	459b      	cmp	fp, r3
 80092cc:	dd13      	ble.n	80092f6 <__hexnan+0x7a>
 80092ce:	454c      	cmp	r4, r9
 80092d0:	d206      	bcs.n	80092e0 <__hexnan+0x64>
 80092d2:	2d07      	cmp	r5, #7
 80092d4:	dc04      	bgt.n	80092e0 <__hexnan+0x64>
 80092d6:	462a      	mov	r2, r5
 80092d8:	4649      	mov	r1, r9
 80092da:	4620      	mov	r0, r4
 80092dc:	f7ff ffa8 	bl	8009230 <L_shift>
 80092e0:	4544      	cmp	r4, r8
 80092e2:	d950      	bls.n	8009386 <__hexnan+0x10a>
 80092e4:	2300      	movs	r3, #0
 80092e6:	f1a4 0904 	sub.w	r9, r4, #4
 80092ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80092ee:	461d      	mov	r5, r3
 80092f0:	464c      	mov	r4, r9
 80092f2:	f8cd b008 	str.w	fp, [sp, #8]
 80092f6:	9a03      	ldr	r2, [sp, #12]
 80092f8:	e7d7      	b.n	80092aa <__hexnan+0x2e>
 80092fa:	2929      	cmp	r1, #41	; 0x29
 80092fc:	d156      	bne.n	80093ac <__hexnan+0x130>
 80092fe:	3202      	adds	r2, #2
 8009300:	f8ca 2000 	str.w	r2, [sl]
 8009304:	f1bb 0f00 	cmp.w	fp, #0
 8009308:	d050      	beq.n	80093ac <__hexnan+0x130>
 800930a:	454c      	cmp	r4, r9
 800930c:	d206      	bcs.n	800931c <__hexnan+0xa0>
 800930e:	2d07      	cmp	r5, #7
 8009310:	dc04      	bgt.n	800931c <__hexnan+0xa0>
 8009312:	462a      	mov	r2, r5
 8009314:	4649      	mov	r1, r9
 8009316:	4620      	mov	r0, r4
 8009318:	f7ff ff8a 	bl	8009230 <L_shift>
 800931c:	4544      	cmp	r4, r8
 800931e:	d934      	bls.n	800938a <__hexnan+0x10e>
 8009320:	4623      	mov	r3, r4
 8009322:	f1a8 0204 	sub.w	r2, r8, #4
 8009326:	f853 1b04 	ldr.w	r1, [r3], #4
 800932a:	429f      	cmp	r7, r3
 800932c:	f842 1f04 	str.w	r1, [r2, #4]!
 8009330:	d2f9      	bcs.n	8009326 <__hexnan+0xaa>
 8009332:	1b3b      	subs	r3, r7, r4
 8009334:	f023 0303 	bic.w	r3, r3, #3
 8009338:	3304      	adds	r3, #4
 800933a:	3401      	adds	r4, #1
 800933c:	3e03      	subs	r6, #3
 800933e:	42b4      	cmp	r4, r6
 8009340:	bf88      	it	hi
 8009342:	2304      	movhi	r3, #4
 8009344:	2200      	movs	r2, #0
 8009346:	4443      	add	r3, r8
 8009348:	f843 2b04 	str.w	r2, [r3], #4
 800934c:	429f      	cmp	r7, r3
 800934e:	d2fb      	bcs.n	8009348 <__hexnan+0xcc>
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	b91b      	cbnz	r3, 800935c <__hexnan+0xe0>
 8009354:	4547      	cmp	r7, r8
 8009356:	d127      	bne.n	80093a8 <__hexnan+0x12c>
 8009358:	2301      	movs	r3, #1
 800935a:	603b      	str	r3, [r7, #0]
 800935c:	2005      	movs	r0, #5
 800935e:	e026      	b.n	80093ae <__hexnan+0x132>
 8009360:	3501      	adds	r5, #1
 8009362:	2d08      	cmp	r5, #8
 8009364:	f10b 0b01 	add.w	fp, fp, #1
 8009368:	dd06      	ble.n	8009378 <__hexnan+0xfc>
 800936a:	4544      	cmp	r4, r8
 800936c:	d9c3      	bls.n	80092f6 <__hexnan+0x7a>
 800936e:	2300      	movs	r3, #0
 8009370:	2501      	movs	r5, #1
 8009372:	f844 3c04 	str.w	r3, [r4, #-4]
 8009376:	3c04      	subs	r4, #4
 8009378:	6822      	ldr	r2, [r4, #0]
 800937a:	f000 000f 	and.w	r0, r0, #15
 800937e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009382:	6022      	str	r2, [r4, #0]
 8009384:	e7b7      	b.n	80092f6 <__hexnan+0x7a>
 8009386:	2508      	movs	r5, #8
 8009388:	e7b5      	b.n	80092f6 <__hexnan+0x7a>
 800938a:	9b01      	ldr	r3, [sp, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d0df      	beq.n	8009350 <__hexnan+0xd4>
 8009390:	f04f 32ff 	mov.w	r2, #4294967295
 8009394:	f1c3 0320 	rsb	r3, r3, #32
 8009398:	fa22 f303 	lsr.w	r3, r2, r3
 800939c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80093a0:	401a      	ands	r2, r3
 80093a2:	f846 2c04 	str.w	r2, [r6, #-4]
 80093a6:	e7d3      	b.n	8009350 <__hexnan+0xd4>
 80093a8:	3f04      	subs	r7, #4
 80093aa:	e7d1      	b.n	8009350 <__hexnan+0xd4>
 80093ac:	2004      	movs	r0, #4
 80093ae:	b007      	add	sp, #28
 80093b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093b4 <_localeconv_r>:
 80093b4:	4800      	ldr	r0, [pc, #0]	; (80093b8 <_localeconv_r+0x4>)
 80093b6:	4770      	bx	lr
 80093b8:	20000170 	.word	0x20000170

080093bc <malloc>:
 80093bc:	4b02      	ldr	r3, [pc, #8]	; (80093c8 <malloc+0xc>)
 80093be:	4601      	mov	r1, r0
 80093c0:	6818      	ldr	r0, [r3, #0]
 80093c2:	f000 bd65 	b.w	8009e90 <_malloc_r>
 80093c6:	bf00      	nop
 80093c8:	20000018 	.word	0x20000018

080093cc <__ascii_mbtowc>:
 80093cc:	b082      	sub	sp, #8
 80093ce:	b901      	cbnz	r1, 80093d2 <__ascii_mbtowc+0x6>
 80093d0:	a901      	add	r1, sp, #4
 80093d2:	b142      	cbz	r2, 80093e6 <__ascii_mbtowc+0x1a>
 80093d4:	b14b      	cbz	r3, 80093ea <__ascii_mbtowc+0x1e>
 80093d6:	7813      	ldrb	r3, [r2, #0]
 80093d8:	600b      	str	r3, [r1, #0]
 80093da:	7812      	ldrb	r2, [r2, #0]
 80093dc:	1e10      	subs	r0, r2, #0
 80093de:	bf18      	it	ne
 80093e0:	2001      	movne	r0, #1
 80093e2:	b002      	add	sp, #8
 80093e4:	4770      	bx	lr
 80093e6:	4610      	mov	r0, r2
 80093e8:	e7fb      	b.n	80093e2 <__ascii_mbtowc+0x16>
 80093ea:	f06f 0001 	mvn.w	r0, #1
 80093ee:	e7f8      	b.n	80093e2 <__ascii_mbtowc+0x16>

080093f0 <memchr>:
 80093f0:	4603      	mov	r3, r0
 80093f2:	b510      	push	{r4, lr}
 80093f4:	b2c9      	uxtb	r1, r1
 80093f6:	4402      	add	r2, r0
 80093f8:	4293      	cmp	r3, r2
 80093fa:	4618      	mov	r0, r3
 80093fc:	d101      	bne.n	8009402 <memchr+0x12>
 80093fe:	2000      	movs	r0, #0
 8009400:	e003      	b.n	800940a <memchr+0x1a>
 8009402:	7804      	ldrb	r4, [r0, #0]
 8009404:	3301      	adds	r3, #1
 8009406:	428c      	cmp	r4, r1
 8009408:	d1f6      	bne.n	80093f8 <memchr+0x8>
 800940a:	bd10      	pop	{r4, pc}

0800940c <memcpy>:
 800940c:	440a      	add	r2, r1
 800940e:	4291      	cmp	r1, r2
 8009410:	f100 33ff 	add.w	r3, r0, #4294967295
 8009414:	d100      	bne.n	8009418 <memcpy+0xc>
 8009416:	4770      	bx	lr
 8009418:	b510      	push	{r4, lr}
 800941a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800941e:	4291      	cmp	r1, r2
 8009420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009424:	d1f9      	bne.n	800941a <memcpy+0xe>
 8009426:	bd10      	pop	{r4, pc}

08009428 <_Balloc>:
 8009428:	b570      	push	{r4, r5, r6, lr}
 800942a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800942c:	4604      	mov	r4, r0
 800942e:	460d      	mov	r5, r1
 8009430:	b976      	cbnz	r6, 8009450 <_Balloc+0x28>
 8009432:	2010      	movs	r0, #16
 8009434:	f7ff ffc2 	bl	80093bc <malloc>
 8009438:	4602      	mov	r2, r0
 800943a:	6260      	str	r0, [r4, #36]	; 0x24
 800943c:	b920      	cbnz	r0, 8009448 <_Balloc+0x20>
 800943e:	2166      	movs	r1, #102	; 0x66
 8009440:	4b17      	ldr	r3, [pc, #92]	; (80094a0 <_Balloc+0x78>)
 8009442:	4818      	ldr	r0, [pc, #96]	; (80094a4 <_Balloc+0x7c>)
 8009444:	f7fe fda4 	bl	8007f90 <__assert_func>
 8009448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800944c:	6006      	str	r6, [r0, #0]
 800944e:	60c6      	str	r6, [r0, #12]
 8009450:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009452:	68f3      	ldr	r3, [r6, #12]
 8009454:	b183      	cbz	r3, 8009478 <_Balloc+0x50>
 8009456:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800945e:	b9b8      	cbnz	r0, 8009490 <_Balloc+0x68>
 8009460:	2101      	movs	r1, #1
 8009462:	fa01 f605 	lsl.w	r6, r1, r5
 8009466:	1d72      	adds	r2, r6, #5
 8009468:	4620      	mov	r0, r4
 800946a:	0092      	lsls	r2, r2, #2
 800946c:	f000 fc94 	bl	8009d98 <_calloc_r>
 8009470:	b160      	cbz	r0, 800948c <_Balloc+0x64>
 8009472:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009476:	e00e      	b.n	8009496 <_Balloc+0x6e>
 8009478:	2221      	movs	r2, #33	; 0x21
 800947a:	2104      	movs	r1, #4
 800947c:	4620      	mov	r0, r4
 800947e:	f000 fc8b 	bl	8009d98 <_calloc_r>
 8009482:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009484:	60f0      	str	r0, [r6, #12]
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1e4      	bne.n	8009456 <_Balloc+0x2e>
 800948c:	2000      	movs	r0, #0
 800948e:	bd70      	pop	{r4, r5, r6, pc}
 8009490:	6802      	ldr	r2, [r0, #0]
 8009492:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009496:	2300      	movs	r3, #0
 8009498:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800949c:	e7f7      	b.n	800948e <_Balloc+0x66>
 800949e:	bf00      	nop
 80094a0:	0800abc0 	.word	0x0800abc0
 80094a4:	0800ad64 	.word	0x0800ad64

080094a8 <_Bfree>:
 80094a8:	b570      	push	{r4, r5, r6, lr}
 80094aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094ac:	4605      	mov	r5, r0
 80094ae:	460c      	mov	r4, r1
 80094b0:	b976      	cbnz	r6, 80094d0 <_Bfree+0x28>
 80094b2:	2010      	movs	r0, #16
 80094b4:	f7ff ff82 	bl	80093bc <malloc>
 80094b8:	4602      	mov	r2, r0
 80094ba:	6268      	str	r0, [r5, #36]	; 0x24
 80094bc:	b920      	cbnz	r0, 80094c8 <_Bfree+0x20>
 80094be:	218a      	movs	r1, #138	; 0x8a
 80094c0:	4b08      	ldr	r3, [pc, #32]	; (80094e4 <_Bfree+0x3c>)
 80094c2:	4809      	ldr	r0, [pc, #36]	; (80094e8 <_Bfree+0x40>)
 80094c4:	f7fe fd64 	bl	8007f90 <__assert_func>
 80094c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094cc:	6006      	str	r6, [r0, #0]
 80094ce:	60c6      	str	r6, [r0, #12]
 80094d0:	b13c      	cbz	r4, 80094e2 <_Bfree+0x3a>
 80094d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80094d4:	6862      	ldr	r2, [r4, #4]
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094dc:	6021      	str	r1, [r4, #0]
 80094de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094e2:	bd70      	pop	{r4, r5, r6, pc}
 80094e4:	0800abc0 	.word	0x0800abc0
 80094e8:	0800ad64 	.word	0x0800ad64

080094ec <__multadd>:
 80094ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f0:	4607      	mov	r7, r0
 80094f2:	460c      	mov	r4, r1
 80094f4:	461e      	mov	r6, r3
 80094f6:	2000      	movs	r0, #0
 80094f8:	690d      	ldr	r5, [r1, #16]
 80094fa:	f101 0c14 	add.w	ip, r1, #20
 80094fe:	f8dc 3000 	ldr.w	r3, [ip]
 8009502:	3001      	adds	r0, #1
 8009504:	b299      	uxth	r1, r3
 8009506:	fb02 6101 	mla	r1, r2, r1, r6
 800950a:	0c1e      	lsrs	r6, r3, #16
 800950c:	0c0b      	lsrs	r3, r1, #16
 800950e:	fb02 3306 	mla	r3, r2, r6, r3
 8009512:	b289      	uxth	r1, r1
 8009514:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009518:	4285      	cmp	r5, r0
 800951a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800951e:	f84c 1b04 	str.w	r1, [ip], #4
 8009522:	dcec      	bgt.n	80094fe <__multadd+0x12>
 8009524:	b30e      	cbz	r6, 800956a <__multadd+0x7e>
 8009526:	68a3      	ldr	r3, [r4, #8]
 8009528:	42ab      	cmp	r3, r5
 800952a:	dc19      	bgt.n	8009560 <__multadd+0x74>
 800952c:	6861      	ldr	r1, [r4, #4]
 800952e:	4638      	mov	r0, r7
 8009530:	3101      	adds	r1, #1
 8009532:	f7ff ff79 	bl	8009428 <_Balloc>
 8009536:	4680      	mov	r8, r0
 8009538:	b928      	cbnz	r0, 8009546 <__multadd+0x5a>
 800953a:	4602      	mov	r2, r0
 800953c:	21b5      	movs	r1, #181	; 0xb5
 800953e:	4b0c      	ldr	r3, [pc, #48]	; (8009570 <__multadd+0x84>)
 8009540:	480c      	ldr	r0, [pc, #48]	; (8009574 <__multadd+0x88>)
 8009542:	f7fe fd25 	bl	8007f90 <__assert_func>
 8009546:	6922      	ldr	r2, [r4, #16]
 8009548:	f104 010c 	add.w	r1, r4, #12
 800954c:	3202      	adds	r2, #2
 800954e:	0092      	lsls	r2, r2, #2
 8009550:	300c      	adds	r0, #12
 8009552:	f7ff ff5b 	bl	800940c <memcpy>
 8009556:	4621      	mov	r1, r4
 8009558:	4638      	mov	r0, r7
 800955a:	f7ff ffa5 	bl	80094a8 <_Bfree>
 800955e:	4644      	mov	r4, r8
 8009560:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009564:	3501      	adds	r5, #1
 8009566:	615e      	str	r6, [r3, #20]
 8009568:	6125      	str	r5, [r4, #16]
 800956a:	4620      	mov	r0, r4
 800956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009570:	0800acd8 	.word	0x0800acd8
 8009574:	0800ad64 	.word	0x0800ad64

08009578 <__s2b>:
 8009578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800957c:	4615      	mov	r5, r2
 800957e:	2209      	movs	r2, #9
 8009580:	461f      	mov	r7, r3
 8009582:	3308      	adds	r3, #8
 8009584:	460c      	mov	r4, r1
 8009586:	fb93 f3f2 	sdiv	r3, r3, r2
 800958a:	4606      	mov	r6, r0
 800958c:	2201      	movs	r2, #1
 800958e:	2100      	movs	r1, #0
 8009590:	429a      	cmp	r2, r3
 8009592:	db09      	blt.n	80095a8 <__s2b+0x30>
 8009594:	4630      	mov	r0, r6
 8009596:	f7ff ff47 	bl	8009428 <_Balloc>
 800959a:	b940      	cbnz	r0, 80095ae <__s2b+0x36>
 800959c:	4602      	mov	r2, r0
 800959e:	21ce      	movs	r1, #206	; 0xce
 80095a0:	4b18      	ldr	r3, [pc, #96]	; (8009604 <__s2b+0x8c>)
 80095a2:	4819      	ldr	r0, [pc, #100]	; (8009608 <__s2b+0x90>)
 80095a4:	f7fe fcf4 	bl	8007f90 <__assert_func>
 80095a8:	0052      	lsls	r2, r2, #1
 80095aa:	3101      	adds	r1, #1
 80095ac:	e7f0      	b.n	8009590 <__s2b+0x18>
 80095ae:	9b08      	ldr	r3, [sp, #32]
 80095b0:	2d09      	cmp	r5, #9
 80095b2:	6143      	str	r3, [r0, #20]
 80095b4:	f04f 0301 	mov.w	r3, #1
 80095b8:	6103      	str	r3, [r0, #16]
 80095ba:	dd16      	ble.n	80095ea <__s2b+0x72>
 80095bc:	f104 0909 	add.w	r9, r4, #9
 80095c0:	46c8      	mov	r8, r9
 80095c2:	442c      	add	r4, r5
 80095c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80095c8:	4601      	mov	r1, r0
 80095ca:	220a      	movs	r2, #10
 80095cc:	4630      	mov	r0, r6
 80095ce:	3b30      	subs	r3, #48	; 0x30
 80095d0:	f7ff ff8c 	bl	80094ec <__multadd>
 80095d4:	45a0      	cmp	r8, r4
 80095d6:	d1f5      	bne.n	80095c4 <__s2b+0x4c>
 80095d8:	f1a5 0408 	sub.w	r4, r5, #8
 80095dc:	444c      	add	r4, r9
 80095de:	1b2d      	subs	r5, r5, r4
 80095e0:	1963      	adds	r3, r4, r5
 80095e2:	42bb      	cmp	r3, r7
 80095e4:	db04      	blt.n	80095f0 <__s2b+0x78>
 80095e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095ea:	2509      	movs	r5, #9
 80095ec:	340a      	adds	r4, #10
 80095ee:	e7f6      	b.n	80095de <__s2b+0x66>
 80095f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095f4:	4601      	mov	r1, r0
 80095f6:	220a      	movs	r2, #10
 80095f8:	4630      	mov	r0, r6
 80095fa:	3b30      	subs	r3, #48	; 0x30
 80095fc:	f7ff ff76 	bl	80094ec <__multadd>
 8009600:	e7ee      	b.n	80095e0 <__s2b+0x68>
 8009602:	bf00      	nop
 8009604:	0800acd8 	.word	0x0800acd8
 8009608:	0800ad64 	.word	0x0800ad64

0800960c <__hi0bits>:
 800960c:	0c02      	lsrs	r2, r0, #16
 800960e:	0412      	lsls	r2, r2, #16
 8009610:	4603      	mov	r3, r0
 8009612:	b9ca      	cbnz	r2, 8009648 <__hi0bits+0x3c>
 8009614:	0403      	lsls	r3, r0, #16
 8009616:	2010      	movs	r0, #16
 8009618:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800961c:	bf04      	itt	eq
 800961e:	021b      	lsleq	r3, r3, #8
 8009620:	3008      	addeq	r0, #8
 8009622:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009626:	bf04      	itt	eq
 8009628:	011b      	lsleq	r3, r3, #4
 800962a:	3004      	addeq	r0, #4
 800962c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009630:	bf04      	itt	eq
 8009632:	009b      	lsleq	r3, r3, #2
 8009634:	3002      	addeq	r0, #2
 8009636:	2b00      	cmp	r3, #0
 8009638:	db05      	blt.n	8009646 <__hi0bits+0x3a>
 800963a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800963e:	f100 0001 	add.w	r0, r0, #1
 8009642:	bf08      	it	eq
 8009644:	2020      	moveq	r0, #32
 8009646:	4770      	bx	lr
 8009648:	2000      	movs	r0, #0
 800964a:	e7e5      	b.n	8009618 <__hi0bits+0xc>

0800964c <__lo0bits>:
 800964c:	6803      	ldr	r3, [r0, #0]
 800964e:	4602      	mov	r2, r0
 8009650:	f013 0007 	ands.w	r0, r3, #7
 8009654:	d00b      	beq.n	800966e <__lo0bits+0x22>
 8009656:	07d9      	lsls	r1, r3, #31
 8009658:	d421      	bmi.n	800969e <__lo0bits+0x52>
 800965a:	0798      	lsls	r0, r3, #30
 800965c:	bf49      	itett	mi
 800965e:	085b      	lsrmi	r3, r3, #1
 8009660:	089b      	lsrpl	r3, r3, #2
 8009662:	2001      	movmi	r0, #1
 8009664:	6013      	strmi	r3, [r2, #0]
 8009666:	bf5c      	itt	pl
 8009668:	2002      	movpl	r0, #2
 800966a:	6013      	strpl	r3, [r2, #0]
 800966c:	4770      	bx	lr
 800966e:	b299      	uxth	r1, r3
 8009670:	b909      	cbnz	r1, 8009676 <__lo0bits+0x2a>
 8009672:	2010      	movs	r0, #16
 8009674:	0c1b      	lsrs	r3, r3, #16
 8009676:	b2d9      	uxtb	r1, r3
 8009678:	b909      	cbnz	r1, 800967e <__lo0bits+0x32>
 800967a:	3008      	adds	r0, #8
 800967c:	0a1b      	lsrs	r3, r3, #8
 800967e:	0719      	lsls	r1, r3, #28
 8009680:	bf04      	itt	eq
 8009682:	091b      	lsreq	r3, r3, #4
 8009684:	3004      	addeq	r0, #4
 8009686:	0799      	lsls	r1, r3, #30
 8009688:	bf04      	itt	eq
 800968a:	089b      	lsreq	r3, r3, #2
 800968c:	3002      	addeq	r0, #2
 800968e:	07d9      	lsls	r1, r3, #31
 8009690:	d403      	bmi.n	800969a <__lo0bits+0x4e>
 8009692:	085b      	lsrs	r3, r3, #1
 8009694:	f100 0001 	add.w	r0, r0, #1
 8009698:	d003      	beq.n	80096a2 <__lo0bits+0x56>
 800969a:	6013      	str	r3, [r2, #0]
 800969c:	4770      	bx	lr
 800969e:	2000      	movs	r0, #0
 80096a0:	4770      	bx	lr
 80096a2:	2020      	movs	r0, #32
 80096a4:	4770      	bx	lr
	...

080096a8 <__i2b>:
 80096a8:	b510      	push	{r4, lr}
 80096aa:	460c      	mov	r4, r1
 80096ac:	2101      	movs	r1, #1
 80096ae:	f7ff febb 	bl	8009428 <_Balloc>
 80096b2:	4602      	mov	r2, r0
 80096b4:	b928      	cbnz	r0, 80096c2 <__i2b+0x1a>
 80096b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80096ba:	4b04      	ldr	r3, [pc, #16]	; (80096cc <__i2b+0x24>)
 80096bc:	4804      	ldr	r0, [pc, #16]	; (80096d0 <__i2b+0x28>)
 80096be:	f7fe fc67 	bl	8007f90 <__assert_func>
 80096c2:	2301      	movs	r3, #1
 80096c4:	6144      	str	r4, [r0, #20]
 80096c6:	6103      	str	r3, [r0, #16]
 80096c8:	bd10      	pop	{r4, pc}
 80096ca:	bf00      	nop
 80096cc:	0800acd8 	.word	0x0800acd8
 80096d0:	0800ad64 	.word	0x0800ad64

080096d4 <__multiply>:
 80096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	4691      	mov	r9, r2
 80096da:	690a      	ldr	r2, [r1, #16]
 80096dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80096e0:	460c      	mov	r4, r1
 80096e2:	429a      	cmp	r2, r3
 80096e4:	bfbe      	ittt	lt
 80096e6:	460b      	movlt	r3, r1
 80096e8:	464c      	movlt	r4, r9
 80096ea:	4699      	movlt	r9, r3
 80096ec:	6927      	ldr	r7, [r4, #16]
 80096ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80096f2:	68a3      	ldr	r3, [r4, #8]
 80096f4:	6861      	ldr	r1, [r4, #4]
 80096f6:	eb07 060a 	add.w	r6, r7, sl
 80096fa:	42b3      	cmp	r3, r6
 80096fc:	b085      	sub	sp, #20
 80096fe:	bfb8      	it	lt
 8009700:	3101      	addlt	r1, #1
 8009702:	f7ff fe91 	bl	8009428 <_Balloc>
 8009706:	b930      	cbnz	r0, 8009716 <__multiply+0x42>
 8009708:	4602      	mov	r2, r0
 800970a:	f240 115d 	movw	r1, #349	; 0x15d
 800970e:	4b43      	ldr	r3, [pc, #268]	; (800981c <__multiply+0x148>)
 8009710:	4843      	ldr	r0, [pc, #268]	; (8009820 <__multiply+0x14c>)
 8009712:	f7fe fc3d 	bl	8007f90 <__assert_func>
 8009716:	f100 0514 	add.w	r5, r0, #20
 800971a:	462b      	mov	r3, r5
 800971c:	2200      	movs	r2, #0
 800971e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009722:	4543      	cmp	r3, r8
 8009724:	d321      	bcc.n	800976a <__multiply+0x96>
 8009726:	f104 0314 	add.w	r3, r4, #20
 800972a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800972e:	f109 0314 	add.w	r3, r9, #20
 8009732:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009736:	9202      	str	r2, [sp, #8]
 8009738:	1b3a      	subs	r2, r7, r4
 800973a:	3a15      	subs	r2, #21
 800973c:	f022 0203 	bic.w	r2, r2, #3
 8009740:	3204      	adds	r2, #4
 8009742:	f104 0115 	add.w	r1, r4, #21
 8009746:	428f      	cmp	r7, r1
 8009748:	bf38      	it	cc
 800974a:	2204      	movcc	r2, #4
 800974c:	9201      	str	r2, [sp, #4]
 800974e:	9a02      	ldr	r2, [sp, #8]
 8009750:	9303      	str	r3, [sp, #12]
 8009752:	429a      	cmp	r2, r3
 8009754:	d80c      	bhi.n	8009770 <__multiply+0x9c>
 8009756:	2e00      	cmp	r6, #0
 8009758:	dd03      	ble.n	8009762 <__multiply+0x8e>
 800975a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800975e:	2b00      	cmp	r3, #0
 8009760:	d059      	beq.n	8009816 <__multiply+0x142>
 8009762:	6106      	str	r6, [r0, #16]
 8009764:	b005      	add	sp, #20
 8009766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976a:	f843 2b04 	str.w	r2, [r3], #4
 800976e:	e7d8      	b.n	8009722 <__multiply+0x4e>
 8009770:	f8b3 a000 	ldrh.w	sl, [r3]
 8009774:	f1ba 0f00 	cmp.w	sl, #0
 8009778:	d023      	beq.n	80097c2 <__multiply+0xee>
 800977a:	46a9      	mov	r9, r5
 800977c:	f04f 0c00 	mov.w	ip, #0
 8009780:	f104 0e14 	add.w	lr, r4, #20
 8009784:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009788:	f8d9 1000 	ldr.w	r1, [r9]
 800978c:	fa1f fb82 	uxth.w	fp, r2
 8009790:	b289      	uxth	r1, r1
 8009792:	fb0a 110b 	mla	r1, sl, fp, r1
 8009796:	4461      	add	r1, ip
 8009798:	f8d9 c000 	ldr.w	ip, [r9]
 800979c:	0c12      	lsrs	r2, r2, #16
 800979e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80097a2:	fb0a c202 	mla	r2, sl, r2, ip
 80097a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80097aa:	b289      	uxth	r1, r1
 80097ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80097b0:	4577      	cmp	r7, lr
 80097b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80097b6:	f849 1b04 	str.w	r1, [r9], #4
 80097ba:	d8e3      	bhi.n	8009784 <__multiply+0xb0>
 80097bc:	9a01      	ldr	r2, [sp, #4]
 80097be:	f845 c002 	str.w	ip, [r5, r2]
 80097c2:	9a03      	ldr	r2, [sp, #12]
 80097c4:	3304      	adds	r3, #4
 80097c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80097ca:	f1b9 0f00 	cmp.w	r9, #0
 80097ce:	d020      	beq.n	8009812 <__multiply+0x13e>
 80097d0:	46ae      	mov	lr, r5
 80097d2:	f04f 0a00 	mov.w	sl, #0
 80097d6:	6829      	ldr	r1, [r5, #0]
 80097d8:	f104 0c14 	add.w	ip, r4, #20
 80097dc:	f8bc b000 	ldrh.w	fp, [ip]
 80097e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80097e4:	b289      	uxth	r1, r1
 80097e6:	fb09 220b 	mla	r2, r9, fp, r2
 80097ea:	4492      	add	sl, r2
 80097ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80097f0:	f84e 1b04 	str.w	r1, [lr], #4
 80097f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80097f8:	f8be 1000 	ldrh.w	r1, [lr]
 80097fc:	0c12      	lsrs	r2, r2, #16
 80097fe:	fb09 1102 	mla	r1, r9, r2, r1
 8009802:	4567      	cmp	r7, ip
 8009804:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009808:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800980c:	d8e6      	bhi.n	80097dc <__multiply+0x108>
 800980e:	9a01      	ldr	r2, [sp, #4]
 8009810:	50a9      	str	r1, [r5, r2]
 8009812:	3504      	adds	r5, #4
 8009814:	e79b      	b.n	800974e <__multiply+0x7a>
 8009816:	3e01      	subs	r6, #1
 8009818:	e79d      	b.n	8009756 <__multiply+0x82>
 800981a:	bf00      	nop
 800981c:	0800acd8 	.word	0x0800acd8
 8009820:	0800ad64 	.word	0x0800ad64

08009824 <__pow5mult>:
 8009824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009828:	4615      	mov	r5, r2
 800982a:	f012 0203 	ands.w	r2, r2, #3
 800982e:	4606      	mov	r6, r0
 8009830:	460f      	mov	r7, r1
 8009832:	d007      	beq.n	8009844 <__pow5mult+0x20>
 8009834:	4c25      	ldr	r4, [pc, #148]	; (80098cc <__pow5mult+0xa8>)
 8009836:	3a01      	subs	r2, #1
 8009838:	2300      	movs	r3, #0
 800983a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800983e:	f7ff fe55 	bl	80094ec <__multadd>
 8009842:	4607      	mov	r7, r0
 8009844:	10ad      	asrs	r5, r5, #2
 8009846:	d03d      	beq.n	80098c4 <__pow5mult+0xa0>
 8009848:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800984a:	b97c      	cbnz	r4, 800986c <__pow5mult+0x48>
 800984c:	2010      	movs	r0, #16
 800984e:	f7ff fdb5 	bl	80093bc <malloc>
 8009852:	4602      	mov	r2, r0
 8009854:	6270      	str	r0, [r6, #36]	; 0x24
 8009856:	b928      	cbnz	r0, 8009864 <__pow5mult+0x40>
 8009858:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800985c:	4b1c      	ldr	r3, [pc, #112]	; (80098d0 <__pow5mult+0xac>)
 800985e:	481d      	ldr	r0, [pc, #116]	; (80098d4 <__pow5mult+0xb0>)
 8009860:	f7fe fb96 	bl	8007f90 <__assert_func>
 8009864:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009868:	6004      	str	r4, [r0, #0]
 800986a:	60c4      	str	r4, [r0, #12]
 800986c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009870:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009874:	b94c      	cbnz	r4, 800988a <__pow5mult+0x66>
 8009876:	f240 2171 	movw	r1, #625	; 0x271
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ff14 	bl	80096a8 <__i2b>
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	f8c8 0008 	str.w	r0, [r8, #8]
 8009888:	6003      	str	r3, [r0, #0]
 800988a:	f04f 0900 	mov.w	r9, #0
 800988e:	07eb      	lsls	r3, r5, #31
 8009890:	d50a      	bpl.n	80098a8 <__pow5mult+0x84>
 8009892:	4639      	mov	r1, r7
 8009894:	4622      	mov	r2, r4
 8009896:	4630      	mov	r0, r6
 8009898:	f7ff ff1c 	bl	80096d4 <__multiply>
 800989c:	4680      	mov	r8, r0
 800989e:	4639      	mov	r1, r7
 80098a0:	4630      	mov	r0, r6
 80098a2:	f7ff fe01 	bl	80094a8 <_Bfree>
 80098a6:	4647      	mov	r7, r8
 80098a8:	106d      	asrs	r5, r5, #1
 80098aa:	d00b      	beq.n	80098c4 <__pow5mult+0xa0>
 80098ac:	6820      	ldr	r0, [r4, #0]
 80098ae:	b938      	cbnz	r0, 80098c0 <__pow5mult+0x9c>
 80098b0:	4622      	mov	r2, r4
 80098b2:	4621      	mov	r1, r4
 80098b4:	4630      	mov	r0, r6
 80098b6:	f7ff ff0d 	bl	80096d4 <__multiply>
 80098ba:	6020      	str	r0, [r4, #0]
 80098bc:	f8c0 9000 	str.w	r9, [r0]
 80098c0:	4604      	mov	r4, r0
 80098c2:	e7e4      	b.n	800988e <__pow5mult+0x6a>
 80098c4:	4638      	mov	r0, r7
 80098c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ca:	bf00      	nop
 80098cc:	0800aeb0 	.word	0x0800aeb0
 80098d0:	0800abc0 	.word	0x0800abc0
 80098d4:	0800ad64 	.word	0x0800ad64

080098d8 <__lshift>:
 80098d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098dc:	460c      	mov	r4, r1
 80098de:	4607      	mov	r7, r0
 80098e0:	4691      	mov	r9, r2
 80098e2:	6923      	ldr	r3, [r4, #16]
 80098e4:	6849      	ldr	r1, [r1, #4]
 80098e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098ea:	68a3      	ldr	r3, [r4, #8]
 80098ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098f0:	f108 0601 	add.w	r6, r8, #1
 80098f4:	42b3      	cmp	r3, r6
 80098f6:	db0b      	blt.n	8009910 <__lshift+0x38>
 80098f8:	4638      	mov	r0, r7
 80098fa:	f7ff fd95 	bl	8009428 <_Balloc>
 80098fe:	4605      	mov	r5, r0
 8009900:	b948      	cbnz	r0, 8009916 <__lshift+0x3e>
 8009902:	4602      	mov	r2, r0
 8009904:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009908:	4b29      	ldr	r3, [pc, #164]	; (80099b0 <__lshift+0xd8>)
 800990a:	482a      	ldr	r0, [pc, #168]	; (80099b4 <__lshift+0xdc>)
 800990c:	f7fe fb40 	bl	8007f90 <__assert_func>
 8009910:	3101      	adds	r1, #1
 8009912:	005b      	lsls	r3, r3, #1
 8009914:	e7ee      	b.n	80098f4 <__lshift+0x1c>
 8009916:	2300      	movs	r3, #0
 8009918:	f100 0114 	add.w	r1, r0, #20
 800991c:	f100 0210 	add.w	r2, r0, #16
 8009920:	4618      	mov	r0, r3
 8009922:	4553      	cmp	r3, sl
 8009924:	db37      	blt.n	8009996 <__lshift+0xbe>
 8009926:	6920      	ldr	r0, [r4, #16]
 8009928:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800992c:	f104 0314 	add.w	r3, r4, #20
 8009930:	f019 091f 	ands.w	r9, r9, #31
 8009934:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009938:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800993c:	d02f      	beq.n	800999e <__lshift+0xc6>
 800993e:	468a      	mov	sl, r1
 8009940:	f04f 0c00 	mov.w	ip, #0
 8009944:	f1c9 0e20 	rsb	lr, r9, #32
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	fa02 f209 	lsl.w	r2, r2, r9
 800994e:	ea42 020c 	orr.w	r2, r2, ip
 8009952:	f84a 2b04 	str.w	r2, [sl], #4
 8009956:	f853 2b04 	ldr.w	r2, [r3], #4
 800995a:	4298      	cmp	r0, r3
 800995c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009960:	d8f2      	bhi.n	8009948 <__lshift+0x70>
 8009962:	1b03      	subs	r3, r0, r4
 8009964:	3b15      	subs	r3, #21
 8009966:	f023 0303 	bic.w	r3, r3, #3
 800996a:	3304      	adds	r3, #4
 800996c:	f104 0215 	add.w	r2, r4, #21
 8009970:	4290      	cmp	r0, r2
 8009972:	bf38      	it	cc
 8009974:	2304      	movcc	r3, #4
 8009976:	f841 c003 	str.w	ip, [r1, r3]
 800997a:	f1bc 0f00 	cmp.w	ip, #0
 800997e:	d001      	beq.n	8009984 <__lshift+0xac>
 8009980:	f108 0602 	add.w	r6, r8, #2
 8009984:	3e01      	subs	r6, #1
 8009986:	4638      	mov	r0, r7
 8009988:	4621      	mov	r1, r4
 800998a:	612e      	str	r6, [r5, #16]
 800998c:	f7ff fd8c 	bl	80094a8 <_Bfree>
 8009990:	4628      	mov	r0, r5
 8009992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009996:	f842 0f04 	str.w	r0, [r2, #4]!
 800999a:	3301      	adds	r3, #1
 800999c:	e7c1      	b.n	8009922 <__lshift+0x4a>
 800999e:	3904      	subs	r1, #4
 80099a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099a4:	4298      	cmp	r0, r3
 80099a6:	f841 2f04 	str.w	r2, [r1, #4]!
 80099aa:	d8f9      	bhi.n	80099a0 <__lshift+0xc8>
 80099ac:	e7ea      	b.n	8009984 <__lshift+0xac>
 80099ae:	bf00      	nop
 80099b0:	0800acd8 	.word	0x0800acd8
 80099b4:	0800ad64 	.word	0x0800ad64

080099b8 <__mcmp>:
 80099b8:	4603      	mov	r3, r0
 80099ba:	690a      	ldr	r2, [r1, #16]
 80099bc:	6900      	ldr	r0, [r0, #16]
 80099be:	b530      	push	{r4, r5, lr}
 80099c0:	1a80      	subs	r0, r0, r2
 80099c2:	d10d      	bne.n	80099e0 <__mcmp+0x28>
 80099c4:	3314      	adds	r3, #20
 80099c6:	3114      	adds	r1, #20
 80099c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80099cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80099d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099d8:	4295      	cmp	r5, r2
 80099da:	d002      	beq.n	80099e2 <__mcmp+0x2a>
 80099dc:	d304      	bcc.n	80099e8 <__mcmp+0x30>
 80099de:	2001      	movs	r0, #1
 80099e0:	bd30      	pop	{r4, r5, pc}
 80099e2:	42a3      	cmp	r3, r4
 80099e4:	d3f4      	bcc.n	80099d0 <__mcmp+0x18>
 80099e6:	e7fb      	b.n	80099e0 <__mcmp+0x28>
 80099e8:	f04f 30ff 	mov.w	r0, #4294967295
 80099ec:	e7f8      	b.n	80099e0 <__mcmp+0x28>
	...

080099f0 <__mdiff>:
 80099f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f4:	460d      	mov	r5, r1
 80099f6:	4607      	mov	r7, r0
 80099f8:	4611      	mov	r1, r2
 80099fa:	4628      	mov	r0, r5
 80099fc:	4614      	mov	r4, r2
 80099fe:	f7ff ffdb 	bl	80099b8 <__mcmp>
 8009a02:	1e06      	subs	r6, r0, #0
 8009a04:	d111      	bne.n	8009a2a <__mdiff+0x3a>
 8009a06:	4631      	mov	r1, r6
 8009a08:	4638      	mov	r0, r7
 8009a0a:	f7ff fd0d 	bl	8009428 <_Balloc>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	b928      	cbnz	r0, 8009a1e <__mdiff+0x2e>
 8009a12:	f240 2132 	movw	r1, #562	; 0x232
 8009a16:	4b3a      	ldr	r3, [pc, #232]	; (8009b00 <__mdiff+0x110>)
 8009a18:	483a      	ldr	r0, [pc, #232]	; (8009b04 <__mdiff+0x114>)
 8009a1a:	f7fe fab9 	bl	8007f90 <__assert_func>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009a24:	4610      	mov	r0, r2
 8009a26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a2a:	bfa4      	itt	ge
 8009a2c:	4623      	movge	r3, r4
 8009a2e:	462c      	movge	r4, r5
 8009a30:	4638      	mov	r0, r7
 8009a32:	6861      	ldr	r1, [r4, #4]
 8009a34:	bfa6      	itte	ge
 8009a36:	461d      	movge	r5, r3
 8009a38:	2600      	movge	r6, #0
 8009a3a:	2601      	movlt	r6, #1
 8009a3c:	f7ff fcf4 	bl	8009428 <_Balloc>
 8009a40:	4602      	mov	r2, r0
 8009a42:	b918      	cbnz	r0, 8009a4c <__mdiff+0x5c>
 8009a44:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009a48:	4b2d      	ldr	r3, [pc, #180]	; (8009b00 <__mdiff+0x110>)
 8009a4a:	e7e5      	b.n	8009a18 <__mdiff+0x28>
 8009a4c:	f102 0814 	add.w	r8, r2, #20
 8009a50:	46c2      	mov	sl, r8
 8009a52:	f04f 0c00 	mov.w	ip, #0
 8009a56:	6927      	ldr	r7, [r4, #16]
 8009a58:	60c6      	str	r6, [r0, #12]
 8009a5a:	692e      	ldr	r6, [r5, #16]
 8009a5c:	f104 0014 	add.w	r0, r4, #20
 8009a60:	f105 0914 	add.w	r9, r5, #20
 8009a64:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009a68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a6c:	3410      	adds	r4, #16
 8009a6e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009a72:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a76:	fa1f f18b 	uxth.w	r1, fp
 8009a7a:	448c      	add	ip, r1
 8009a7c:	b299      	uxth	r1, r3
 8009a7e:	0c1b      	lsrs	r3, r3, #16
 8009a80:	ebac 0101 	sub.w	r1, ip, r1
 8009a84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a88:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a8c:	b289      	uxth	r1, r1
 8009a8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009a92:	454e      	cmp	r6, r9
 8009a94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a98:	f84a 3b04 	str.w	r3, [sl], #4
 8009a9c:	d8e7      	bhi.n	8009a6e <__mdiff+0x7e>
 8009a9e:	1b73      	subs	r3, r6, r5
 8009aa0:	3b15      	subs	r3, #21
 8009aa2:	f023 0303 	bic.w	r3, r3, #3
 8009aa6:	3515      	adds	r5, #21
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	42ae      	cmp	r6, r5
 8009aac:	bf38      	it	cc
 8009aae:	2304      	movcc	r3, #4
 8009ab0:	4418      	add	r0, r3
 8009ab2:	4443      	add	r3, r8
 8009ab4:	461e      	mov	r6, r3
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	4575      	cmp	r5, lr
 8009aba:	d30e      	bcc.n	8009ada <__mdiff+0xea>
 8009abc:	f10e 0103 	add.w	r1, lr, #3
 8009ac0:	1a09      	subs	r1, r1, r0
 8009ac2:	f021 0103 	bic.w	r1, r1, #3
 8009ac6:	3803      	subs	r0, #3
 8009ac8:	4586      	cmp	lr, r0
 8009aca:	bf38      	it	cc
 8009acc:	2100      	movcc	r1, #0
 8009ace:	4419      	add	r1, r3
 8009ad0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009ad4:	b18b      	cbz	r3, 8009afa <__mdiff+0x10a>
 8009ad6:	6117      	str	r7, [r2, #16]
 8009ad8:	e7a4      	b.n	8009a24 <__mdiff+0x34>
 8009ada:	f855 8b04 	ldr.w	r8, [r5], #4
 8009ade:	fa1f f188 	uxth.w	r1, r8
 8009ae2:	4461      	add	r1, ip
 8009ae4:	140c      	asrs	r4, r1, #16
 8009ae6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009aea:	b289      	uxth	r1, r1
 8009aec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009af0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009af4:	f846 1b04 	str.w	r1, [r6], #4
 8009af8:	e7de      	b.n	8009ab8 <__mdiff+0xc8>
 8009afa:	3f01      	subs	r7, #1
 8009afc:	e7e8      	b.n	8009ad0 <__mdiff+0xe0>
 8009afe:	bf00      	nop
 8009b00:	0800acd8 	.word	0x0800acd8
 8009b04:	0800ad64 	.word	0x0800ad64

08009b08 <__ulp>:
 8009b08:	4b11      	ldr	r3, [pc, #68]	; (8009b50 <__ulp+0x48>)
 8009b0a:	400b      	ands	r3, r1
 8009b0c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	dd02      	ble.n	8009b1a <__ulp+0x12>
 8009b14:	2000      	movs	r0, #0
 8009b16:	4619      	mov	r1, r3
 8009b18:	4770      	bx	lr
 8009b1a:	425b      	negs	r3, r3
 8009b1c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009b20:	f04f 0000 	mov.w	r0, #0
 8009b24:	f04f 0100 	mov.w	r1, #0
 8009b28:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b2c:	da04      	bge.n	8009b38 <__ulp+0x30>
 8009b2e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009b32:	fa43 f102 	asr.w	r1, r3, r2
 8009b36:	4770      	bx	lr
 8009b38:	f1a2 0314 	sub.w	r3, r2, #20
 8009b3c:	2b1e      	cmp	r3, #30
 8009b3e:	bfd6      	itet	le
 8009b40:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009b44:	2301      	movgt	r3, #1
 8009b46:	fa22 f303 	lsrle.w	r3, r2, r3
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	7ff00000 	.word	0x7ff00000

08009b54 <__b2d>:
 8009b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b58:	6907      	ldr	r7, [r0, #16]
 8009b5a:	f100 0914 	add.w	r9, r0, #20
 8009b5e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009b62:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009b66:	f1a7 0804 	sub.w	r8, r7, #4
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	f7ff fd4e 	bl	800960c <__hi0bits>
 8009b70:	f1c0 0320 	rsb	r3, r0, #32
 8009b74:	280a      	cmp	r0, #10
 8009b76:	600b      	str	r3, [r1, #0]
 8009b78:	491f      	ldr	r1, [pc, #124]	; (8009bf8 <__b2d+0xa4>)
 8009b7a:	dc17      	bgt.n	8009bac <__b2d+0x58>
 8009b7c:	45c1      	cmp	r9, r8
 8009b7e:	bf28      	it	cs
 8009b80:	2200      	movcs	r2, #0
 8009b82:	f1c0 0c0b 	rsb	ip, r0, #11
 8009b86:	fa26 f30c 	lsr.w	r3, r6, ip
 8009b8a:	bf38      	it	cc
 8009b8c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009b90:	ea43 0501 	orr.w	r5, r3, r1
 8009b94:	f100 0315 	add.w	r3, r0, #21
 8009b98:	fa06 f303 	lsl.w	r3, r6, r3
 8009b9c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009ba0:	ea43 0402 	orr.w	r4, r3, r2
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	4629      	mov	r1, r5
 8009ba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bac:	45c1      	cmp	r9, r8
 8009bae:	bf2e      	itee	cs
 8009bb0:	2200      	movcs	r2, #0
 8009bb2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009bb6:	f1a7 0808 	subcc.w	r8, r7, #8
 8009bba:	f1b0 030b 	subs.w	r3, r0, #11
 8009bbe:	d016      	beq.n	8009bee <__b2d+0x9a>
 8009bc0:	f1c3 0720 	rsb	r7, r3, #32
 8009bc4:	fa22 f107 	lsr.w	r1, r2, r7
 8009bc8:	45c8      	cmp	r8, r9
 8009bca:	fa06 f603 	lsl.w	r6, r6, r3
 8009bce:	ea46 0601 	orr.w	r6, r6, r1
 8009bd2:	bf94      	ite	ls
 8009bd4:	2100      	movls	r1, #0
 8009bd6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009bda:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009bde:	fa02 f003 	lsl.w	r0, r2, r3
 8009be2:	40f9      	lsrs	r1, r7
 8009be4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009be8:	ea40 0401 	orr.w	r4, r0, r1
 8009bec:	e7da      	b.n	8009ba4 <__b2d+0x50>
 8009bee:	4614      	mov	r4, r2
 8009bf0:	ea46 0501 	orr.w	r5, r6, r1
 8009bf4:	e7d6      	b.n	8009ba4 <__b2d+0x50>
 8009bf6:	bf00      	nop
 8009bf8:	3ff00000 	.word	0x3ff00000

08009bfc <__d2b>:
 8009bfc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009c00:	2101      	movs	r1, #1
 8009c02:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009c06:	4690      	mov	r8, r2
 8009c08:	461d      	mov	r5, r3
 8009c0a:	f7ff fc0d 	bl	8009428 <_Balloc>
 8009c0e:	4604      	mov	r4, r0
 8009c10:	b930      	cbnz	r0, 8009c20 <__d2b+0x24>
 8009c12:	4602      	mov	r2, r0
 8009c14:	f240 310a 	movw	r1, #778	; 0x30a
 8009c18:	4b24      	ldr	r3, [pc, #144]	; (8009cac <__d2b+0xb0>)
 8009c1a:	4825      	ldr	r0, [pc, #148]	; (8009cb0 <__d2b+0xb4>)
 8009c1c:	f7fe f9b8 	bl	8007f90 <__assert_func>
 8009c20:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009c24:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009c28:	bb2d      	cbnz	r5, 8009c76 <__d2b+0x7a>
 8009c2a:	9301      	str	r3, [sp, #4]
 8009c2c:	f1b8 0300 	subs.w	r3, r8, #0
 8009c30:	d026      	beq.n	8009c80 <__d2b+0x84>
 8009c32:	4668      	mov	r0, sp
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	f7ff fd09 	bl	800964c <__lo0bits>
 8009c3a:	9900      	ldr	r1, [sp, #0]
 8009c3c:	b1f0      	cbz	r0, 8009c7c <__d2b+0x80>
 8009c3e:	9a01      	ldr	r2, [sp, #4]
 8009c40:	f1c0 0320 	rsb	r3, r0, #32
 8009c44:	fa02 f303 	lsl.w	r3, r2, r3
 8009c48:	430b      	orrs	r3, r1
 8009c4a:	40c2      	lsrs	r2, r0
 8009c4c:	6163      	str	r3, [r4, #20]
 8009c4e:	9201      	str	r2, [sp, #4]
 8009c50:	9b01      	ldr	r3, [sp, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	bf14      	ite	ne
 8009c56:	2102      	movne	r1, #2
 8009c58:	2101      	moveq	r1, #1
 8009c5a:	61a3      	str	r3, [r4, #24]
 8009c5c:	6121      	str	r1, [r4, #16]
 8009c5e:	b1c5      	cbz	r5, 8009c92 <__d2b+0x96>
 8009c60:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c64:	4405      	add	r5, r0
 8009c66:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c6a:	603d      	str	r5, [r7, #0]
 8009c6c:	6030      	str	r0, [r6, #0]
 8009c6e:	4620      	mov	r0, r4
 8009c70:	b002      	add	sp, #8
 8009c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c7a:	e7d6      	b.n	8009c2a <__d2b+0x2e>
 8009c7c:	6161      	str	r1, [r4, #20]
 8009c7e:	e7e7      	b.n	8009c50 <__d2b+0x54>
 8009c80:	a801      	add	r0, sp, #4
 8009c82:	f7ff fce3 	bl	800964c <__lo0bits>
 8009c86:	2101      	movs	r1, #1
 8009c88:	9b01      	ldr	r3, [sp, #4]
 8009c8a:	6121      	str	r1, [r4, #16]
 8009c8c:	6163      	str	r3, [r4, #20]
 8009c8e:	3020      	adds	r0, #32
 8009c90:	e7e5      	b.n	8009c5e <__d2b+0x62>
 8009c92:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009c96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c9a:	6038      	str	r0, [r7, #0]
 8009c9c:	6918      	ldr	r0, [r3, #16]
 8009c9e:	f7ff fcb5 	bl	800960c <__hi0bits>
 8009ca2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009ca6:	6031      	str	r1, [r6, #0]
 8009ca8:	e7e1      	b.n	8009c6e <__d2b+0x72>
 8009caa:	bf00      	nop
 8009cac:	0800acd8 	.word	0x0800acd8
 8009cb0:	0800ad64 	.word	0x0800ad64

08009cb4 <__ratio>:
 8009cb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb8:	4688      	mov	r8, r1
 8009cba:	4669      	mov	r1, sp
 8009cbc:	4681      	mov	r9, r0
 8009cbe:	f7ff ff49 	bl	8009b54 <__b2d>
 8009cc2:	460f      	mov	r7, r1
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	460d      	mov	r5, r1
 8009cc8:	4640      	mov	r0, r8
 8009cca:	a901      	add	r1, sp, #4
 8009ccc:	f7ff ff42 	bl	8009b54 <__b2d>
 8009cd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cd4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009cd8:	468b      	mov	fp, r1
 8009cda:	eba3 0c02 	sub.w	ip, r3, r2
 8009cde:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009ce2:	1a9b      	subs	r3, r3, r2
 8009ce4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	bfd5      	itete	le
 8009cec:	460a      	movle	r2, r1
 8009cee:	462a      	movgt	r2, r5
 8009cf0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009cf4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009cf8:	bfd8      	it	le
 8009cfa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009cfe:	465b      	mov	r3, fp
 8009d00:	4602      	mov	r2, r0
 8009d02:	4639      	mov	r1, r7
 8009d04:	4620      	mov	r0, r4
 8009d06:	f7f6 fd1b 	bl	8000740 <__aeabi_ddiv>
 8009d0a:	b003      	add	sp, #12
 8009d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d10 <__copybits>:
 8009d10:	3901      	subs	r1, #1
 8009d12:	b570      	push	{r4, r5, r6, lr}
 8009d14:	1149      	asrs	r1, r1, #5
 8009d16:	6914      	ldr	r4, [r2, #16]
 8009d18:	3101      	adds	r1, #1
 8009d1a:	f102 0314 	add.w	r3, r2, #20
 8009d1e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d22:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d26:	1f05      	subs	r5, r0, #4
 8009d28:	42a3      	cmp	r3, r4
 8009d2a:	d30c      	bcc.n	8009d46 <__copybits+0x36>
 8009d2c:	1aa3      	subs	r3, r4, r2
 8009d2e:	3b11      	subs	r3, #17
 8009d30:	f023 0303 	bic.w	r3, r3, #3
 8009d34:	3211      	adds	r2, #17
 8009d36:	42a2      	cmp	r2, r4
 8009d38:	bf88      	it	hi
 8009d3a:	2300      	movhi	r3, #0
 8009d3c:	4418      	add	r0, r3
 8009d3e:	2300      	movs	r3, #0
 8009d40:	4288      	cmp	r0, r1
 8009d42:	d305      	bcc.n	8009d50 <__copybits+0x40>
 8009d44:	bd70      	pop	{r4, r5, r6, pc}
 8009d46:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d4a:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d4e:	e7eb      	b.n	8009d28 <__copybits+0x18>
 8009d50:	f840 3b04 	str.w	r3, [r0], #4
 8009d54:	e7f4      	b.n	8009d40 <__copybits+0x30>

08009d56 <__any_on>:
 8009d56:	f100 0214 	add.w	r2, r0, #20
 8009d5a:	6900      	ldr	r0, [r0, #16]
 8009d5c:	114b      	asrs	r3, r1, #5
 8009d5e:	4298      	cmp	r0, r3
 8009d60:	b510      	push	{r4, lr}
 8009d62:	db11      	blt.n	8009d88 <__any_on+0x32>
 8009d64:	dd0a      	ble.n	8009d7c <__any_on+0x26>
 8009d66:	f011 011f 	ands.w	r1, r1, #31
 8009d6a:	d007      	beq.n	8009d7c <__any_on+0x26>
 8009d6c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d70:	fa24 f001 	lsr.w	r0, r4, r1
 8009d74:	fa00 f101 	lsl.w	r1, r0, r1
 8009d78:	428c      	cmp	r4, r1
 8009d7a:	d10b      	bne.n	8009d94 <__any_on+0x3e>
 8009d7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d803      	bhi.n	8009d8c <__any_on+0x36>
 8009d84:	2000      	movs	r0, #0
 8009d86:	bd10      	pop	{r4, pc}
 8009d88:	4603      	mov	r3, r0
 8009d8a:	e7f7      	b.n	8009d7c <__any_on+0x26>
 8009d8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d90:	2900      	cmp	r1, #0
 8009d92:	d0f5      	beq.n	8009d80 <__any_on+0x2a>
 8009d94:	2001      	movs	r0, #1
 8009d96:	e7f6      	b.n	8009d86 <__any_on+0x30>

08009d98 <_calloc_r>:
 8009d98:	b570      	push	{r4, r5, r6, lr}
 8009d9a:	fba1 5402 	umull	r5, r4, r1, r2
 8009d9e:	b934      	cbnz	r4, 8009dae <_calloc_r+0x16>
 8009da0:	4629      	mov	r1, r5
 8009da2:	f000 f875 	bl	8009e90 <_malloc_r>
 8009da6:	4606      	mov	r6, r0
 8009da8:	b928      	cbnz	r0, 8009db6 <_calloc_r+0x1e>
 8009daa:	4630      	mov	r0, r6
 8009dac:	bd70      	pop	{r4, r5, r6, pc}
 8009dae:	220c      	movs	r2, #12
 8009db0:	2600      	movs	r6, #0
 8009db2:	6002      	str	r2, [r0, #0]
 8009db4:	e7f9      	b.n	8009daa <_calloc_r+0x12>
 8009db6:	462a      	mov	r2, r5
 8009db8:	4621      	mov	r1, r4
 8009dba:	f7fc fe0f 	bl	80069dc <memset>
 8009dbe:	e7f4      	b.n	8009daa <_calloc_r+0x12>

08009dc0 <_free_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4605      	mov	r5, r0
 8009dc4:	2900      	cmp	r1, #0
 8009dc6:	d040      	beq.n	8009e4a <_free_r+0x8a>
 8009dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dcc:	1f0c      	subs	r4, r1, #4
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	bfb8      	it	lt
 8009dd2:	18e4      	addlt	r4, r4, r3
 8009dd4:	f000 fd44 	bl	800a860 <__malloc_lock>
 8009dd8:	4a1c      	ldr	r2, [pc, #112]	; (8009e4c <_free_r+0x8c>)
 8009dda:	6813      	ldr	r3, [r2, #0]
 8009ddc:	b933      	cbnz	r3, 8009dec <_free_r+0x2c>
 8009dde:	6063      	str	r3, [r4, #4]
 8009de0:	6014      	str	r4, [r2, #0]
 8009de2:	4628      	mov	r0, r5
 8009de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009de8:	f000 bd40 	b.w	800a86c <__malloc_unlock>
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	d908      	bls.n	8009e02 <_free_r+0x42>
 8009df0:	6820      	ldr	r0, [r4, #0]
 8009df2:	1821      	adds	r1, r4, r0
 8009df4:	428b      	cmp	r3, r1
 8009df6:	bf01      	itttt	eq
 8009df8:	6819      	ldreq	r1, [r3, #0]
 8009dfa:	685b      	ldreq	r3, [r3, #4]
 8009dfc:	1809      	addeq	r1, r1, r0
 8009dfe:	6021      	streq	r1, [r4, #0]
 8009e00:	e7ed      	b.n	8009dde <_free_r+0x1e>
 8009e02:	461a      	mov	r2, r3
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	b10b      	cbz	r3, 8009e0c <_free_r+0x4c>
 8009e08:	42a3      	cmp	r3, r4
 8009e0a:	d9fa      	bls.n	8009e02 <_free_r+0x42>
 8009e0c:	6811      	ldr	r1, [r2, #0]
 8009e0e:	1850      	adds	r0, r2, r1
 8009e10:	42a0      	cmp	r0, r4
 8009e12:	d10b      	bne.n	8009e2c <_free_r+0x6c>
 8009e14:	6820      	ldr	r0, [r4, #0]
 8009e16:	4401      	add	r1, r0
 8009e18:	1850      	adds	r0, r2, r1
 8009e1a:	4283      	cmp	r3, r0
 8009e1c:	6011      	str	r1, [r2, #0]
 8009e1e:	d1e0      	bne.n	8009de2 <_free_r+0x22>
 8009e20:	6818      	ldr	r0, [r3, #0]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	4401      	add	r1, r0
 8009e26:	6011      	str	r1, [r2, #0]
 8009e28:	6053      	str	r3, [r2, #4]
 8009e2a:	e7da      	b.n	8009de2 <_free_r+0x22>
 8009e2c:	d902      	bls.n	8009e34 <_free_r+0x74>
 8009e2e:	230c      	movs	r3, #12
 8009e30:	602b      	str	r3, [r5, #0]
 8009e32:	e7d6      	b.n	8009de2 <_free_r+0x22>
 8009e34:	6820      	ldr	r0, [r4, #0]
 8009e36:	1821      	adds	r1, r4, r0
 8009e38:	428b      	cmp	r3, r1
 8009e3a:	bf01      	itttt	eq
 8009e3c:	6819      	ldreq	r1, [r3, #0]
 8009e3e:	685b      	ldreq	r3, [r3, #4]
 8009e40:	1809      	addeq	r1, r1, r0
 8009e42:	6021      	streq	r1, [r4, #0]
 8009e44:	6063      	str	r3, [r4, #4]
 8009e46:	6054      	str	r4, [r2, #4]
 8009e48:	e7cb      	b.n	8009de2 <_free_r+0x22>
 8009e4a:	bd38      	pop	{r3, r4, r5, pc}
 8009e4c:	200004e0 	.word	0x200004e0

08009e50 <sbrk_aligned>:
 8009e50:	b570      	push	{r4, r5, r6, lr}
 8009e52:	4e0e      	ldr	r6, [pc, #56]	; (8009e8c <sbrk_aligned+0x3c>)
 8009e54:	460c      	mov	r4, r1
 8009e56:	6831      	ldr	r1, [r6, #0]
 8009e58:	4605      	mov	r5, r0
 8009e5a:	b911      	cbnz	r1, 8009e62 <sbrk_aligned+0x12>
 8009e5c:	f000 f9ea 	bl	800a234 <_sbrk_r>
 8009e60:	6030      	str	r0, [r6, #0]
 8009e62:	4621      	mov	r1, r4
 8009e64:	4628      	mov	r0, r5
 8009e66:	f000 f9e5 	bl	800a234 <_sbrk_r>
 8009e6a:	1c43      	adds	r3, r0, #1
 8009e6c:	d00a      	beq.n	8009e84 <sbrk_aligned+0x34>
 8009e6e:	1cc4      	adds	r4, r0, #3
 8009e70:	f024 0403 	bic.w	r4, r4, #3
 8009e74:	42a0      	cmp	r0, r4
 8009e76:	d007      	beq.n	8009e88 <sbrk_aligned+0x38>
 8009e78:	1a21      	subs	r1, r4, r0
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	f000 f9da 	bl	800a234 <_sbrk_r>
 8009e80:	3001      	adds	r0, #1
 8009e82:	d101      	bne.n	8009e88 <sbrk_aligned+0x38>
 8009e84:	f04f 34ff 	mov.w	r4, #4294967295
 8009e88:	4620      	mov	r0, r4
 8009e8a:	bd70      	pop	{r4, r5, r6, pc}
 8009e8c:	200004e4 	.word	0x200004e4

08009e90 <_malloc_r>:
 8009e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e94:	1ccd      	adds	r5, r1, #3
 8009e96:	f025 0503 	bic.w	r5, r5, #3
 8009e9a:	3508      	adds	r5, #8
 8009e9c:	2d0c      	cmp	r5, #12
 8009e9e:	bf38      	it	cc
 8009ea0:	250c      	movcc	r5, #12
 8009ea2:	2d00      	cmp	r5, #0
 8009ea4:	4607      	mov	r7, r0
 8009ea6:	db01      	blt.n	8009eac <_malloc_r+0x1c>
 8009ea8:	42a9      	cmp	r1, r5
 8009eaa:	d905      	bls.n	8009eb8 <_malloc_r+0x28>
 8009eac:	230c      	movs	r3, #12
 8009eae:	2600      	movs	r6, #0
 8009eb0:	603b      	str	r3, [r7, #0]
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eb8:	4e2e      	ldr	r6, [pc, #184]	; (8009f74 <_malloc_r+0xe4>)
 8009eba:	f000 fcd1 	bl	800a860 <__malloc_lock>
 8009ebe:	6833      	ldr	r3, [r6, #0]
 8009ec0:	461c      	mov	r4, r3
 8009ec2:	bb34      	cbnz	r4, 8009f12 <_malloc_r+0x82>
 8009ec4:	4629      	mov	r1, r5
 8009ec6:	4638      	mov	r0, r7
 8009ec8:	f7ff ffc2 	bl	8009e50 <sbrk_aligned>
 8009ecc:	1c43      	adds	r3, r0, #1
 8009ece:	4604      	mov	r4, r0
 8009ed0:	d14d      	bne.n	8009f6e <_malloc_r+0xde>
 8009ed2:	6834      	ldr	r4, [r6, #0]
 8009ed4:	4626      	mov	r6, r4
 8009ed6:	2e00      	cmp	r6, #0
 8009ed8:	d140      	bne.n	8009f5c <_malloc_r+0xcc>
 8009eda:	6823      	ldr	r3, [r4, #0]
 8009edc:	4631      	mov	r1, r6
 8009ede:	4638      	mov	r0, r7
 8009ee0:	eb04 0803 	add.w	r8, r4, r3
 8009ee4:	f000 f9a6 	bl	800a234 <_sbrk_r>
 8009ee8:	4580      	cmp	r8, r0
 8009eea:	d13a      	bne.n	8009f62 <_malloc_r+0xd2>
 8009eec:	6821      	ldr	r1, [r4, #0]
 8009eee:	3503      	adds	r5, #3
 8009ef0:	1a6d      	subs	r5, r5, r1
 8009ef2:	f025 0503 	bic.w	r5, r5, #3
 8009ef6:	3508      	adds	r5, #8
 8009ef8:	2d0c      	cmp	r5, #12
 8009efa:	bf38      	it	cc
 8009efc:	250c      	movcc	r5, #12
 8009efe:	4638      	mov	r0, r7
 8009f00:	4629      	mov	r1, r5
 8009f02:	f7ff ffa5 	bl	8009e50 <sbrk_aligned>
 8009f06:	3001      	adds	r0, #1
 8009f08:	d02b      	beq.n	8009f62 <_malloc_r+0xd2>
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	442b      	add	r3, r5
 8009f0e:	6023      	str	r3, [r4, #0]
 8009f10:	e00e      	b.n	8009f30 <_malloc_r+0xa0>
 8009f12:	6822      	ldr	r2, [r4, #0]
 8009f14:	1b52      	subs	r2, r2, r5
 8009f16:	d41e      	bmi.n	8009f56 <_malloc_r+0xc6>
 8009f18:	2a0b      	cmp	r2, #11
 8009f1a:	d916      	bls.n	8009f4a <_malloc_r+0xba>
 8009f1c:	1961      	adds	r1, r4, r5
 8009f1e:	42a3      	cmp	r3, r4
 8009f20:	6025      	str	r5, [r4, #0]
 8009f22:	bf18      	it	ne
 8009f24:	6059      	strne	r1, [r3, #4]
 8009f26:	6863      	ldr	r3, [r4, #4]
 8009f28:	bf08      	it	eq
 8009f2a:	6031      	streq	r1, [r6, #0]
 8009f2c:	5162      	str	r2, [r4, r5]
 8009f2e:	604b      	str	r3, [r1, #4]
 8009f30:	4638      	mov	r0, r7
 8009f32:	f104 060b 	add.w	r6, r4, #11
 8009f36:	f000 fc99 	bl	800a86c <__malloc_unlock>
 8009f3a:	f026 0607 	bic.w	r6, r6, #7
 8009f3e:	1d23      	adds	r3, r4, #4
 8009f40:	1af2      	subs	r2, r6, r3
 8009f42:	d0b6      	beq.n	8009eb2 <_malloc_r+0x22>
 8009f44:	1b9b      	subs	r3, r3, r6
 8009f46:	50a3      	str	r3, [r4, r2]
 8009f48:	e7b3      	b.n	8009eb2 <_malloc_r+0x22>
 8009f4a:	6862      	ldr	r2, [r4, #4]
 8009f4c:	42a3      	cmp	r3, r4
 8009f4e:	bf0c      	ite	eq
 8009f50:	6032      	streq	r2, [r6, #0]
 8009f52:	605a      	strne	r2, [r3, #4]
 8009f54:	e7ec      	b.n	8009f30 <_malloc_r+0xa0>
 8009f56:	4623      	mov	r3, r4
 8009f58:	6864      	ldr	r4, [r4, #4]
 8009f5a:	e7b2      	b.n	8009ec2 <_malloc_r+0x32>
 8009f5c:	4634      	mov	r4, r6
 8009f5e:	6876      	ldr	r6, [r6, #4]
 8009f60:	e7b9      	b.n	8009ed6 <_malloc_r+0x46>
 8009f62:	230c      	movs	r3, #12
 8009f64:	4638      	mov	r0, r7
 8009f66:	603b      	str	r3, [r7, #0]
 8009f68:	f000 fc80 	bl	800a86c <__malloc_unlock>
 8009f6c:	e7a1      	b.n	8009eb2 <_malloc_r+0x22>
 8009f6e:	6025      	str	r5, [r4, #0]
 8009f70:	e7de      	b.n	8009f30 <_malloc_r+0xa0>
 8009f72:	bf00      	nop
 8009f74:	200004e0 	.word	0x200004e0

08009f78 <__sfputc_r>:
 8009f78:	6893      	ldr	r3, [r2, #8]
 8009f7a:	b410      	push	{r4}
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	6093      	str	r3, [r2, #8]
 8009f82:	da07      	bge.n	8009f94 <__sfputc_r+0x1c>
 8009f84:	6994      	ldr	r4, [r2, #24]
 8009f86:	42a3      	cmp	r3, r4
 8009f88:	db01      	blt.n	8009f8e <__sfputc_r+0x16>
 8009f8a:	290a      	cmp	r1, #10
 8009f8c:	d102      	bne.n	8009f94 <__sfputc_r+0x1c>
 8009f8e:	bc10      	pop	{r4}
 8009f90:	f000 b974 	b.w	800a27c <__swbuf_r>
 8009f94:	6813      	ldr	r3, [r2, #0]
 8009f96:	1c58      	adds	r0, r3, #1
 8009f98:	6010      	str	r0, [r2, #0]
 8009f9a:	7019      	strb	r1, [r3, #0]
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	bc10      	pop	{r4}
 8009fa0:	4770      	bx	lr

08009fa2 <__sfputs_r>:
 8009fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	460f      	mov	r7, r1
 8009fa8:	4614      	mov	r4, r2
 8009faa:	18d5      	adds	r5, r2, r3
 8009fac:	42ac      	cmp	r4, r5
 8009fae:	d101      	bne.n	8009fb4 <__sfputs_r+0x12>
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	e007      	b.n	8009fc4 <__sfputs_r+0x22>
 8009fb4:	463a      	mov	r2, r7
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fbc:	f7ff ffdc 	bl	8009f78 <__sfputc_r>
 8009fc0:	1c43      	adds	r3, r0, #1
 8009fc2:	d1f3      	bne.n	8009fac <__sfputs_r+0xa>
 8009fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fc8 <_vfiprintf_r>:
 8009fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fcc:	460d      	mov	r5, r1
 8009fce:	4614      	mov	r4, r2
 8009fd0:	4698      	mov	r8, r3
 8009fd2:	4606      	mov	r6, r0
 8009fd4:	b09d      	sub	sp, #116	; 0x74
 8009fd6:	b118      	cbz	r0, 8009fe0 <_vfiprintf_r+0x18>
 8009fd8:	6983      	ldr	r3, [r0, #24]
 8009fda:	b90b      	cbnz	r3, 8009fe0 <_vfiprintf_r+0x18>
 8009fdc:	f000 fb3a 	bl	800a654 <__sinit>
 8009fe0:	4b89      	ldr	r3, [pc, #548]	; (800a208 <_vfiprintf_r+0x240>)
 8009fe2:	429d      	cmp	r5, r3
 8009fe4:	d11b      	bne.n	800a01e <_vfiprintf_r+0x56>
 8009fe6:	6875      	ldr	r5, [r6, #4]
 8009fe8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fea:	07d9      	lsls	r1, r3, #31
 8009fec:	d405      	bmi.n	8009ffa <_vfiprintf_r+0x32>
 8009fee:	89ab      	ldrh	r3, [r5, #12]
 8009ff0:	059a      	lsls	r2, r3, #22
 8009ff2:	d402      	bmi.n	8009ffa <_vfiprintf_r+0x32>
 8009ff4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ff6:	f000 fbcb 	bl	800a790 <__retarget_lock_acquire_recursive>
 8009ffa:	89ab      	ldrh	r3, [r5, #12]
 8009ffc:	071b      	lsls	r3, r3, #28
 8009ffe:	d501      	bpl.n	800a004 <_vfiprintf_r+0x3c>
 800a000:	692b      	ldr	r3, [r5, #16]
 800a002:	b9eb      	cbnz	r3, 800a040 <_vfiprintf_r+0x78>
 800a004:	4629      	mov	r1, r5
 800a006:	4630      	mov	r0, r6
 800a008:	f000 f998 	bl	800a33c <__swsetup_r>
 800a00c:	b1c0      	cbz	r0, 800a040 <_vfiprintf_r+0x78>
 800a00e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a010:	07dc      	lsls	r4, r3, #31
 800a012:	d50e      	bpl.n	800a032 <_vfiprintf_r+0x6a>
 800a014:	f04f 30ff 	mov.w	r0, #4294967295
 800a018:	b01d      	add	sp, #116	; 0x74
 800a01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a01e:	4b7b      	ldr	r3, [pc, #492]	; (800a20c <_vfiprintf_r+0x244>)
 800a020:	429d      	cmp	r5, r3
 800a022:	d101      	bne.n	800a028 <_vfiprintf_r+0x60>
 800a024:	68b5      	ldr	r5, [r6, #8]
 800a026:	e7df      	b.n	8009fe8 <_vfiprintf_r+0x20>
 800a028:	4b79      	ldr	r3, [pc, #484]	; (800a210 <_vfiprintf_r+0x248>)
 800a02a:	429d      	cmp	r5, r3
 800a02c:	bf08      	it	eq
 800a02e:	68f5      	ldreq	r5, [r6, #12]
 800a030:	e7da      	b.n	8009fe8 <_vfiprintf_r+0x20>
 800a032:	89ab      	ldrh	r3, [r5, #12]
 800a034:	0598      	lsls	r0, r3, #22
 800a036:	d4ed      	bmi.n	800a014 <_vfiprintf_r+0x4c>
 800a038:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a03a:	f000 fbaa 	bl	800a792 <__retarget_lock_release_recursive>
 800a03e:	e7e9      	b.n	800a014 <_vfiprintf_r+0x4c>
 800a040:	2300      	movs	r3, #0
 800a042:	9309      	str	r3, [sp, #36]	; 0x24
 800a044:	2320      	movs	r3, #32
 800a046:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a04a:	2330      	movs	r3, #48	; 0x30
 800a04c:	f04f 0901 	mov.w	r9, #1
 800a050:	f8cd 800c 	str.w	r8, [sp, #12]
 800a054:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a214 <_vfiprintf_r+0x24c>
 800a058:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a05c:	4623      	mov	r3, r4
 800a05e:	469a      	mov	sl, r3
 800a060:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a064:	b10a      	cbz	r2, 800a06a <_vfiprintf_r+0xa2>
 800a066:	2a25      	cmp	r2, #37	; 0x25
 800a068:	d1f9      	bne.n	800a05e <_vfiprintf_r+0x96>
 800a06a:	ebba 0b04 	subs.w	fp, sl, r4
 800a06e:	d00b      	beq.n	800a088 <_vfiprintf_r+0xc0>
 800a070:	465b      	mov	r3, fp
 800a072:	4622      	mov	r2, r4
 800a074:	4629      	mov	r1, r5
 800a076:	4630      	mov	r0, r6
 800a078:	f7ff ff93 	bl	8009fa2 <__sfputs_r>
 800a07c:	3001      	adds	r0, #1
 800a07e:	f000 80aa 	beq.w	800a1d6 <_vfiprintf_r+0x20e>
 800a082:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a084:	445a      	add	r2, fp
 800a086:	9209      	str	r2, [sp, #36]	; 0x24
 800a088:	f89a 3000 	ldrb.w	r3, [sl]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	f000 80a2 	beq.w	800a1d6 <_vfiprintf_r+0x20e>
 800a092:	2300      	movs	r3, #0
 800a094:	f04f 32ff 	mov.w	r2, #4294967295
 800a098:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a09c:	f10a 0a01 	add.w	sl, sl, #1
 800a0a0:	9304      	str	r3, [sp, #16]
 800a0a2:	9307      	str	r3, [sp, #28]
 800a0a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a0aa:	4654      	mov	r4, sl
 800a0ac:	2205      	movs	r2, #5
 800a0ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0b2:	4858      	ldr	r0, [pc, #352]	; (800a214 <_vfiprintf_r+0x24c>)
 800a0b4:	f7ff f99c 	bl	80093f0 <memchr>
 800a0b8:	9a04      	ldr	r2, [sp, #16]
 800a0ba:	b9d8      	cbnz	r0, 800a0f4 <_vfiprintf_r+0x12c>
 800a0bc:	06d1      	lsls	r1, r2, #27
 800a0be:	bf44      	itt	mi
 800a0c0:	2320      	movmi	r3, #32
 800a0c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0c6:	0713      	lsls	r3, r2, #28
 800a0c8:	bf44      	itt	mi
 800a0ca:	232b      	movmi	r3, #43	; 0x2b
 800a0cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a0d6:	d015      	beq.n	800a104 <_vfiprintf_r+0x13c>
 800a0d8:	4654      	mov	r4, sl
 800a0da:	2000      	movs	r0, #0
 800a0dc:	f04f 0c0a 	mov.w	ip, #10
 800a0e0:	9a07      	ldr	r2, [sp, #28]
 800a0e2:	4621      	mov	r1, r4
 800a0e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0e8:	3b30      	subs	r3, #48	; 0x30
 800a0ea:	2b09      	cmp	r3, #9
 800a0ec:	d94e      	bls.n	800a18c <_vfiprintf_r+0x1c4>
 800a0ee:	b1b0      	cbz	r0, 800a11e <_vfiprintf_r+0x156>
 800a0f0:	9207      	str	r2, [sp, #28]
 800a0f2:	e014      	b.n	800a11e <_vfiprintf_r+0x156>
 800a0f4:	eba0 0308 	sub.w	r3, r0, r8
 800a0f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	46a2      	mov	sl, r4
 800a100:	9304      	str	r3, [sp, #16]
 800a102:	e7d2      	b.n	800a0aa <_vfiprintf_r+0xe2>
 800a104:	9b03      	ldr	r3, [sp, #12]
 800a106:	1d19      	adds	r1, r3, #4
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	9103      	str	r1, [sp, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	bfbb      	ittet	lt
 800a110:	425b      	neglt	r3, r3
 800a112:	f042 0202 	orrlt.w	r2, r2, #2
 800a116:	9307      	strge	r3, [sp, #28]
 800a118:	9307      	strlt	r3, [sp, #28]
 800a11a:	bfb8      	it	lt
 800a11c:	9204      	strlt	r2, [sp, #16]
 800a11e:	7823      	ldrb	r3, [r4, #0]
 800a120:	2b2e      	cmp	r3, #46	; 0x2e
 800a122:	d10c      	bne.n	800a13e <_vfiprintf_r+0x176>
 800a124:	7863      	ldrb	r3, [r4, #1]
 800a126:	2b2a      	cmp	r3, #42	; 0x2a
 800a128:	d135      	bne.n	800a196 <_vfiprintf_r+0x1ce>
 800a12a:	9b03      	ldr	r3, [sp, #12]
 800a12c:	3402      	adds	r4, #2
 800a12e:	1d1a      	adds	r2, r3, #4
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	9203      	str	r2, [sp, #12]
 800a134:	2b00      	cmp	r3, #0
 800a136:	bfb8      	it	lt
 800a138:	f04f 33ff 	movlt.w	r3, #4294967295
 800a13c:	9305      	str	r3, [sp, #20]
 800a13e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a218 <_vfiprintf_r+0x250>
 800a142:	2203      	movs	r2, #3
 800a144:	4650      	mov	r0, sl
 800a146:	7821      	ldrb	r1, [r4, #0]
 800a148:	f7ff f952 	bl	80093f0 <memchr>
 800a14c:	b140      	cbz	r0, 800a160 <_vfiprintf_r+0x198>
 800a14e:	2340      	movs	r3, #64	; 0x40
 800a150:	eba0 000a 	sub.w	r0, r0, sl
 800a154:	fa03 f000 	lsl.w	r0, r3, r0
 800a158:	9b04      	ldr	r3, [sp, #16]
 800a15a:	3401      	adds	r4, #1
 800a15c:	4303      	orrs	r3, r0
 800a15e:	9304      	str	r3, [sp, #16]
 800a160:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a164:	2206      	movs	r2, #6
 800a166:	482d      	ldr	r0, [pc, #180]	; (800a21c <_vfiprintf_r+0x254>)
 800a168:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a16c:	f7ff f940 	bl	80093f0 <memchr>
 800a170:	2800      	cmp	r0, #0
 800a172:	d03f      	beq.n	800a1f4 <_vfiprintf_r+0x22c>
 800a174:	4b2a      	ldr	r3, [pc, #168]	; (800a220 <_vfiprintf_r+0x258>)
 800a176:	bb1b      	cbnz	r3, 800a1c0 <_vfiprintf_r+0x1f8>
 800a178:	9b03      	ldr	r3, [sp, #12]
 800a17a:	3307      	adds	r3, #7
 800a17c:	f023 0307 	bic.w	r3, r3, #7
 800a180:	3308      	adds	r3, #8
 800a182:	9303      	str	r3, [sp, #12]
 800a184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a186:	443b      	add	r3, r7
 800a188:	9309      	str	r3, [sp, #36]	; 0x24
 800a18a:	e767      	b.n	800a05c <_vfiprintf_r+0x94>
 800a18c:	460c      	mov	r4, r1
 800a18e:	2001      	movs	r0, #1
 800a190:	fb0c 3202 	mla	r2, ip, r2, r3
 800a194:	e7a5      	b.n	800a0e2 <_vfiprintf_r+0x11a>
 800a196:	2300      	movs	r3, #0
 800a198:	f04f 0c0a 	mov.w	ip, #10
 800a19c:	4619      	mov	r1, r3
 800a19e:	3401      	adds	r4, #1
 800a1a0:	9305      	str	r3, [sp, #20]
 800a1a2:	4620      	mov	r0, r4
 800a1a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1a8:	3a30      	subs	r2, #48	; 0x30
 800a1aa:	2a09      	cmp	r2, #9
 800a1ac:	d903      	bls.n	800a1b6 <_vfiprintf_r+0x1ee>
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d0c5      	beq.n	800a13e <_vfiprintf_r+0x176>
 800a1b2:	9105      	str	r1, [sp, #20]
 800a1b4:	e7c3      	b.n	800a13e <_vfiprintf_r+0x176>
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1be:	e7f0      	b.n	800a1a2 <_vfiprintf_r+0x1da>
 800a1c0:	ab03      	add	r3, sp, #12
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	462a      	mov	r2, r5
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	4b16      	ldr	r3, [pc, #88]	; (800a224 <_vfiprintf_r+0x25c>)
 800a1ca:	a904      	add	r1, sp, #16
 800a1cc:	f7fc fcac 	bl	8006b28 <_printf_float>
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	1c78      	adds	r0, r7, #1
 800a1d4:	d1d6      	bne.n	800a184 <_vfiprintf_r+0x1bc>
 800a1d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1d8:	07d9      	lsls	r1, r3, #31
 800a1da:	d405      	bmi.n	800a1e8 <_vfiprintf_r+0x220>
 800a1dc:	89ab      	ldrh	r3, [r5, #12]
 800a1de:	059a      	lsls	r2, r3, #22
 800a1e0:	d402      	bmi.n	800a1e8 <_vfiprintf_r+0x220>
 800a1e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1e4:	f000 fad5 	bl	800a792 <__retarget_lock_release_recursive>
 800a1e8:	89ab      	ldrh	r3, [r5, #12]
 800a1ea:	065b      	lsls	r3, r3, #25
 800a1ec:	f53f af12 	bmi.w	800a014 <_vfiprintf_r+0x4c>
 800a1f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1f2:	e711      	b.n	800a018 <_vfiprintf_r+0x50>
 800a1f4:	ab03      	add	r3, sp, #12
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	462a      	mov	r2, r5
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	4b09      	ldr	r3, [pc, #36]	; (800a224 <_vfiprintf_r+0x25c>)
 800a1fe:	a904      	add	r1, sp, #16
 800a200:	f7fc ff2e 	bl	8007060 <_printf_i>
 800a204:	e7e4      	b.n	800a1d0 <_vfiprintf_r+0x208>
 800a206:	bf00      	nop
 800a208:	0800aff0 	.word	0x0800aff0
 800a20c:	0800b010 	.word	0x0800b010
 800a210:	0800afd0 	.word	0x0800afd0
 800a214:	0800aebc 	.word	0x0800aebc
 800a218:	0800aec2 	.word	0x0800aec2
 800a21c:	0800aec6 	.word	0x0800aec6
 800a220:	08006b29 	.word	0x08006b29
 800a224:	08009fa3 	.word	0x08009fa3

0800a228 <nan>:
 800a228:	2000      	movs	r0, #0
 800a22a:	4901      	ldr	r1, [pc, #4]	; (800a230 <nan+0x8>)
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	7ff80000 	.word	0x7ff80000

0800a234 <_sbrk_r>:
 800a234:	b538      	push	{r3, r4, r5, lr}
 800a236:	2300      	movs	r3, #0
 800a238:	4d05      	ldr	r5, [pc, #20]	; (800a250 <_sbrk_r+0x1c>)
 800a23a:	4604      	mov	r4, r0
 800a23c:	4608      	mov	r0, r1
 800a23e:	602b      	str	r3, [r5, #0]
 800a240:	f7f8 fcb6 	bl	8002bb0 <_sbrk>
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d102      	bne.n	800a24e <_sbrk_r+0x1a>
 800a248:	682b      	ldr	r3, [r5, #0]
 800a24a:	b103      	cbz	r3, 800a24e <_sbrk_r+0x1a>
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	bd38      	pop	{r3, r4, r5, pc}
 800a250:	200004ec 	.word	0x200004ec

0800a254 <strncmp>:
 800a254:	4603      	mov	r3, r0
 800a256:	b510      	push	{r4, lr}
 800a258:	b172      	cbz	r2, 800a278 <strncmp+0x24>
 800a25a:	3901      	subs	r1, #1
 800a25c:	1884      	adds	r4, r0, r2
 800a25e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a262:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a266:	4290      	cmp	r0, r2
 800a268:	d101      	bne.n	800a26e <strncmp+0x1a>
 800a26a:	42a3      	cmp	r3, r4
 800a26c:	d101      	bne.n	800a272 <strncmp+0x1e>
 800a26e:	1a80      	subs	r0, r0, r2
 800a270:	bd10      	pop	{r4, pc}
 800a272:	2800      	cmp	r0, #0
 800a274:	d1f3      	bne.n	800a25e <strncmp+0xa>
 800a276:	e7fa      	b.n	800a26e <strncmp+0x1a>
 800a278:	4610      	mov	r0, r2
 800a27a:	e7f9      	b.n	800a270 <strncmp+0x1c>

0800a27c <__swbuf_r>:
 800a27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a27e:	460e      	mov	r6, r1
 800a280:	4614      	mov	r4, r2
 800a282:	4605      	mov	r5, r0
 800a284:	b118      	cbz	r0, 800a28e <__swbuf_r+0x12>
 800a286:	6983      	ldr	r3, [r0, #24]
 800a288:	b90b      	cbnz	r3, 800a28e <__swbuf_r+0x12>
 800a28a:	f000 f9e3 	bl	800a654 <__sinit>
 800a28e:	4b21      	ldr	r3, [pc, #132]	; (800a314 <__swbuf_r+0x98>)
 800a290:	429c      	cmp	r4, r3
 800a292:	d12b      	bne.n	800a2ec <__swbuf_r+0x70>
 800a294:	686c      	ldr	r4, [r5, #4]
 800a296:	69a3      	ldr	r3, [r4, #24]
 800a298:	60a3      	str	r3, [r4, #8]
 800a29a:	89a3      	ldrh	r3, [r4, #12]
 800a29c:	071a      	lsls	r2, r3, #28
 800a29e:	d52f      	bpl.n	800a300 <__swbuf_r+0x84>
 800a2a0:	6923      	ldr	r3, [r4, #16]
 800a2a2:	b36b      	cbz	r3, 800a300 <__swbuf_r+0x84>
 800a2a4:	6923      	ldr	r3, [r4, #16]
 800a2a6:	6820      	ldr	r0, [r4, #0]
 800a2a8:	b2f6      	uxtb	r6, r6
 800a2aa:	1ac0      	subs	r0, r0, r3
 800a2ac:	6963      	ldr	r3, [r4, #20]
 800a2ae:	4637      	mov	r7, r6
 800a2b0:	4283      	cmp	r3, r0
 800a2b2:	dc04      	bgt.n	800a2be <__swbuf_r+0x42>
 800a2b4:	4621      	mov	r1, r4
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	f000 f938 	bl	800a52c <_fflush_r>
 800a2bc:	bb30      	cbnz	r0, 800a30c <__swbuf_r+0x90>
 800a2be:	68a3      	ldr	r3, [r4, #8]
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	3b01      	subs	r3, #1
 800a2c4:	60a3      	str	r3, [r4, #8]
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	1c5a      	adds	r2, r3, #1
 800a2ca:	6022      	str	r2, [r4, #0]
 800a2cc:	701e      	strb	r6, [r3, #0]
 800a2ce:	6963      	ldr	r3, [r4, #20]
 800a2d0:	4283      	cmp	r3, r0
 800a2d2:	d004      	beq.n	800a2de <__swbuf_r+0x62>
 800a2d4:	89a3      	ldrh	r3, [r4, #12]
 800a2d6:	07db      	lsls	r3, r3, #31
 800a2d8:	d506      	bpl.n	800a2e8 <__swbuf_r+0x6c>
 800a2da:	2e0a      	cmp	r6, #10
 800a2dc:	d104      	bne.n	800a2e8 <__swbuf_r+0x6c>
 800a2de:	4621      	mov	r1, r4
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	f000 f923 	bl	800a52c <_fflush_r>
 800a2e6:	b988      	cbnz	r0, 800a30c <__swbuf_r+0x90>
 800a2e8:	4638      	mov	r0, r7
 800a2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ec:	4b0a      	ldr	r3, [pc, #40]	; (800a318 <__swbuf_r+0x9c>)
 800a2ee:	429c      	cmp	r4, r3
 800a2f0:	d101      	bne.n	800a2f6 <__swbuf_r+0x7a>
 800a2f2:	68ac      	ldr	r4, [r5, #8]
 800a2f4:	e7cf      	b.n	800a296 <__swbuf_r+0x1a>
 800a2f6:	4b09      	ldr	r3, [pc, #36]	; (800a31c <__swbuf_r+0xa0>)
 800a2f8:	429c      	cmp	r4, r3
 800a2fa:	bf08      	it	eq
 800a2fc:	68ec      	ldreq	r4, [r5, #12]
 800a2fe:	e7ca      	b.n	800a296 <__swbuf_r+0x1a>
 800a300:	4621      	mov	r1, r4
 800a302:	4628      	mov	r0, r5
 800a304:	f000 f81a 	bl	800a33c <__swsetup_r>
 800a308:	2800      	cmp	r0, #0
 800a30a:	d0cb      	beq.n	800a2a4 <__swbuf_r+0x28>
 800a30c:	f04f 37ff 	mov.w	r7, #4294967295
 800a310:	e7ea      	b.n	800a2e8 <__swbuf_r+0x6c>
 800a312:	bf00      	nop
 800a314:	0800aff0 	.word	0x0800aff0
 800a318:	0800b010 	.word	0x0800b010
 800a31c:	0800afd0 	.word	0x0800afd0

0800a320 <__ascii_wctomb>:
 800a320:	4603      	mov	r3, r0
 800a322:	4608      	mov	r0, r1
 800a324:	b141      	cbz	r1, 800a338 <__ascii_wctomb+0x18>
 800a326:	2aff      	cmp	r2, #255	; 0xff
 800a328:	d904      	bls.n	800a334 <__ascii_wctomb+0x14>
 800a32a:	228a      	movs	r2, #138	; 0x8a
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	601a      	str	r2, [r3, #0]
 800a332:	4770      	bx	lr
 800a334:	2001      	movs	r0, #1
 800a336:	700a      	strb	r2, [r1, #0]
 800a338:	4770      	bx	lr
	...

0800a33c <__swsetup_r>:
 800a33c:	4b32      	ldr	r3, [pc, #200]	; (800a408 <__swsetup_r+0xcc>)
 800a33e:	b570      	push	{r4, r5, r6, lr}
 800a340:	681d      	ldr	r5, [r3, #0]
 800a342:	4606      	mov	r6, r0
 800a344:	460c      	mov	r4, r1
 800a346:	b125      	cbz	r5, 800a352 <__swsetup_r+0x16>
 800a348:	69ab      	ldr	r3, [r5, #24]
 800a34a:	b913      	cbnz	r3, 800a352 <__swsetup_r+0x16>
 800a34c:	4628      	mov	r0, r5
 800a34e:	f000 f981 	bl	800a654 <__sinit>
 800a352:	4b2e      	ldr	r3, [pc, #184]	; (800a40c <__swsetup_r+0xd0>)
 800a354:	429c      	cmp	r4, r3
 800a356:	d10f      	bne.n	800a378 <__swsetup_r+0x3c>
 800a358:	686c      	ldr	r4, [r5, #4]
 800a35a:	89a3      	ldrh	r3, [r4, #12]
 800a35c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a360:	0719      	lsls	r1, r3, #28
 800a362:	d42c      	bmi.n	800a3be <__swsetup_r+0x82>
 800a364:	06dd      	lsls	r5, r3, #27
 800a366:	d411      	bmi.n	800a38c <__swsetup_r+0x50>
 800a368:	2309      	movs	r3, #9
 800a36a:	6033      	str	r3, [r6, #0]
 800a36c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a370:	f04f 30ff 	mov.w	r0, #4294967295
 800a374:	81a3      	strh	r3, [r4, #12]
 800a376:	e03e      	b.n	800a3f6 <__swsetup_r+0xba>
 800a378:	4b25      	ldr	r3, [pc, #148]	; (800a410 <__swsetup_r+0xd4>)
 800a37a:	429c      	cmp	r4, r3
 800a37c:	d101      	bne.n	800a382 <__swsetup_r+0x46>
 800a37e:	68ac      	ldr	r4, [r5, #8]
 800a380:	e7eb      	b.n	800a35a <__swsetup_r+0x1e>
 800a382:	4b24      	ldr	r3, [pc, #144]	; (800a414 <__swsetup_r+0xd8>)
 800a384:	429c      	cmp	r4, r3
 800a386:	bf08      	it	eq
 800a388:	68ec      	ldreq	r4, [r5, #12]
 800a38a:	e7e6      	b.n	800a35a <__swsetup_r+0x1e>
 800a38c:	0758      	lsls	r0, r3, #29
 800a38e:	d512      	bpl.n	800a3b6 <__swsetup_r+0x7a>
 800a390:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a392:	b141      	cbz	r1, 800a3a6 <__swsetup_r+0x6a>
 800a394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a398:	4299      	cmp	r1, r3
 800a39a:	d002      	beq.n	800a3a2 <__swsetup_r+0x66>
 800a39c:	4630      	mov	r0, r6
 800a39e:	f7ff fd0f 	bl	8009dc0 <_free_r>
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	6363      	str	r3, [r4, #52]	; 0x34
 800a3a6:	89a3      	ldrh	r3, [r4, #12]
 800a3a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a3ac:	81a3      	strh	r3, [r4, #12]
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	6063      	str	r3, [r4, #4]
 800a3b2:	6923      	ldr	r3, [r4, #16]
 800a3b4:	6023      	str	r3, [r4, #0]
 800a3b6:	89a3      	ldrh	r3, [r4, #12]
 800a3b8:	f043 0308 	orr.w	r3, r3, #8
 800a3bc:	81a3      	strh	r3, [r4, #12]
 800a3be:	6923      	ldr	r3, [r4, #16]
 800a3c0:	b94b      	cbnz	r3, 800a3d6 <__swsetup_r+0x9a>
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a3c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3cc:	d003      	beq.n	800a3d6 <__swsetup_r+0x9a>
 800a3ce:	4621      	mov	r1, r4
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f000 fa05 	bl	800a7e0 <__smakebuf_r>
 800a3d6:	89a0      	ldrh	r0, [r4, #12]
 800a3d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3dc:	f010 0301 	ands.w	r3, r0, #1
 800a3e0:	d00a      	beq.n	800a3f8 <__swsetup_r+0xbc>
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	60a3      	str	r3, [r4, #8]
 800a3e6:	6963      	ldr	r3, [r4, #20]
 800a3e8:	425b      	negs	r3, r3
 800a3ea:	61a3      	str	r3, [r4, #24]
 800a3ec:	6923      	ldr	r3, [r4, #16]
 800a3ee:	b943      	cbnz	r3, 800a402 <__swsetup_r+0xc6>
 800a3f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a3f4:	d1ba      	bne.n	800a36c <__swsetup_r+0x30>
 800a3f6:	bd70      	pop	{r4, r5, r6, pc}
 800a3f8:	0781      	lsls	r1, r0, #30
 800a3fa:	bf58      	it	pl
 800a3fc:	6963      	ldrpl	r3, [r4, #20]
 800a3fe:	60a3      	str	r3, [r4, #8]
 800a400:	e7f4      	b.n	800a3ec <__swsetup_r+0xb0>
 800a402:	2000      	movs	r0, #0
 800a404:	e7f7      	b.n	800a3f6 <__swsetup_r+0xba>
 800a406:	bf00      	nop
 800a408:	20000018 	.word	0x20000018
 800a40c:	0800aff0 	.word	0x0800aff0
 800a410:	0800b010 	.word	0x0800b010
 800a414:	0800afd0 	.word	0x0800afd0

0800a418 <abort>:
 800a418:	2006      	movs	r0, #6
 800a41a:	b508      	push	{r3, lr}
 800a41c:	f000 fa54 	bl	800a8c8 <raise>
 800a420:	2001      	movs	r0, #1
 800a422:	f7f8 fb52 	bl	8002aca <_exit>
	...

0800a428 <__sflush_r>:
 800a428:	898a      	ldrh	r2, [r1, #12]
 800a42a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a42c:	4605      	mov	r5, r0
 800a42e:	0710      	lsls	r0, r2, #28
 800a430:	460c      	mov	r4, r1
 800a432:	d457      	bmi.n	800a4e4 <__sflush_r+0xbc>
 800a434:	684b      	ldr	r3, [r1, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	dc04      	bgt.n	800a444 <__sflush_r+0x1c>
 800a43a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	dc01      	bgt.n	800a444 <__sflush_r+0x1c>
 800a440:	2000      	movs	r0, #0
 800a442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a444:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a446:	2e00      	cmp	r6, #0
 800a448:	d0fa      	beq.n	800a440 <__sflush_r+0x18>
 800a44a:	2300      	movs	r3, #0
 800a44c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a450:	682f      	ldr	r7, [r5, #0]
 800a452:	602b      	str	r3, [r5, #0]
 800a454:	d032      	beq.n	800a4bc <__sflush_r+0x94>
 800a456:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	075a      	lsls	r2, r3, #29
 800a45c:	d505      	bpl.n	800a46a <__sflush_r+0x42>
 800a45e:	6863      	ldr	r3, [r4, #4]
 800a460:	1ac0      	subs	r0, r0, r3
 800a462:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a464:	b10b      	cbz	r3, 800a46a <__sflush_r+0x42>
 800a466:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a468:	1ac0      	subs	r0, r0, r3
 800a46a:	2300      	movs	r3, #0
 800a46c:	4602      	mov	r2, r0
 800a46e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a470:	4628      	mov	r0, r5
 800a472:	6a21      	ldr	r1, [r4, #32]
 800a474:	47b0      	blx	r6
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	d106      	bne.n	800a48a <__sflush_r+0x62>
 800a47c:	6829      	ldr	r1, [r5, #0]
 800a47e:	291d      	cmp	r1, #29
 800a480:	d82c      	bhi.n	800a4dc <__sflush_r+0xb4>
 800a482:	4a29      	ldr	r2, [pc, #164]	; (800a528 <__sflush_r+0x100>)
 800a484:	40ca      	lsrs	r2, r1
 800a486:	07d6      	lsls	r6, r2, #31
 800a488:	d528      	bpl.n	800a4dc <__sflush_r+0xb4>
 800a48a:	2200      	movs	r2, #0
 800a48c:	6062      	str	r2, [r4, #4]
 800a48e:	6922      	ldr	r2, [r4, #16]
 800a490:	04d9      	lsls	r1, r3, #19
 800a492:	6022      	str	r2, [r4, #0]
 800a494:	d504      	bpl.n	800a4a0 <__sflush_r+0x78>
 800a496:	1c42      	adds	r2, r0, #1
 800a498:	d101      	bne.n	800a49e <__sflush_r+0x76>
 800a49a:	682b      	ldr	r3, [r5, #0]
 800a49c:	b903      	cbnz	r3, 800a4a0 <__sflush_r+0x78>
 800a49e:	6560      	str	r0, [r4, #84]	; 0x54
 800a4a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4a2:	602f      	str	r7, [r5, #0]
 800a4a4:	2900      	cmp	r1, #0
 800a4a6:	d0cb      	beq.n	800a440 <__sflush_r+0x18>
 800a4a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4ac:	4299      	cmp	r1, r3
 800a4ae:	d002      	beq.n	800a4b6 <__sflush_r+0x8e>
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	f7ff fc85 	bl	8009dc0 <_free_r>
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	6360      	str	r0, [r4, #52]	; 0x34
 800a4ba:	e7c2      	b.n	800a442 <__sflush_r+0x1a>
 800a4bc:	6a21      	ldr	r1, [r4, #32]
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	47b0      	blx	r6
 800a4c4:	1c41      	adds	r1, r0, #1
 800a4c6:	d1c7      	bne.n	800a458 <__sflush_r+0x30>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d0c4      	beq.n	800a458 <__sflush_r+0x30>
 800a4ce:	2b1d      	cmp	r3, #29
 800a4d0:	d001      	beq.n	800a4d6 <__sflush_r+0xae>
 800a4d2:	2b16      	cmp	r3, #22
 800a4d4:	d101      	bne.n	800a4da <__sflush_r+0xb2>
 800a4d6:	602f      	str	r7, [r5, #0]
 800a4d8:	e7b2      	b.n	800a440 <__sflush_r+0x18>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4e0:	81a3      	strh	r3, [r4, #12]
 800a4e2:	e7ae      	b.n	800a442 <__sflush_r+0x1a>
 800a4e4:	690f      	ldr	r7, [r1, #16]
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	d0aa      	beq.n	800a440 <__sflush_r+0x18>
 800a4ea:	0793      	lsls	r3, r2, #30
 800a4ec:	bf18      	it	ne
 800a4ee:	2300      	movne	r3, #0
 800a4f0:	680e      	ldr	r6, [r1, #0]
 800a4f2:	bf08      	it	eq
 800a4f4:	694b      	ldreq	r3, [r1, #20]
 800a4f6:	1bf6      	subs	r6, r6, r7
 800a4f8:	600f      	str	r7, [r1, #0]
 800a4fa:	608b      	str	r3, [r1, #8]
 800a4fc:	2e00      	cmp	r6, #0
 800a4fe:	dd9f      	ble.n	800a440 <__sflush_r+0x18>
 800a500:	4633      	mov	r3, r6
 800a502:	463a      	mov	r2, r7
 800a504:	4628      	mov	r0, r5
 800a506:	6a21      	ldr	r1, [r4, #32]
 800a508:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a50c:	47e0      	blx	ip
 800a50e:	2800      	cmp	r0, #0
 800a510:	dc06      	bgt.n	800a520 <__sflush_r+0xf8>
 800a512:	89a3      	ldrh	r3, [r4, #12]
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a51c:	81a3      	strh	r3, [r4, #12]
 800a51e:	e790      	b.n	800a442 <__sflush_r+0x1a>
 800a520:	4407      	add	r7, r0
 800a522:	1a36      	subs	r6, r6, r0
 800a524:	e7ea      	b.n	800a4fc <__sflush_r+0xd4>
 800a526:	bf00      	nop
 800a528:	20400001 	.word	0x20400001

0800a52c <_fflush_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	690b      	ldr	r3, [r1, #16]
 800a530:	4605      	mov	r5, r0
 800a532:	460c      	mov	r4, r1
 800a534:	b913      	cbnz	r3, 800a53c <_fflush_r+0x10>
 800a536:	2500      	movs	r5, #0
 800a538:	4628      	mov	r0, r5
 800a53a:	bd38      	pop	{r3, r4, r5, pc}
 800a53c:	b118      	cbz	r0, 800a546 <_fflush_r+0x1a>
 800a53e:	6983      	ldr	r3, [r0, #24]
 800a540:	b90b      	cbnz	r3, 800a546 <_fflush_r+0x1a>
 800a542:	f000 f887 	bl	800a654 <__sinit>
 800a546:	4b14      	ldr	r3, [pc, #80]	; (800a598 <_fflush_r+0x6c>)
 800a548:	429c      	cmp	r4, r3
 800a54a:	d11b      	bne.n	800a584 <_fflush_r+0x58>
 800a54c:	686c      	ldr	r4, [r5, #4]
 800a54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d0ef      	beq.n	800a536 <_fflush_r+0xa>
 800a556:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a558:	07d0      	lsls	r0, r2, #31
 800a55a:	d404      	bmi.n	800a566 <_fflush_r+0x3a>
 800a55c:	0599      	lsls	r1, r3, #22
 800a55e:	d402      	bmi.n	800a566 <_fflush_r+0x3a>
 800a560:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a562:	f000 f915 	bl	800a790 <__retarget_lock_acquire_recursive>
 800a566:	4628      	mov	r0, r5
 800a568:	4621      	mov	r1, r4
 800a56a:	f7ff ff5d 	bl	800a428 <__sflush_r>
 800a56e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a570:	4605      	mov	r5, r0
 800a572:	07da      	lsls	r2, r3, #31
 800a574:	d4e0      	bmi.n	800a538 <_fflush_r+0xc>
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	059b      	lsls	r3, r3, #22
 800a57a:	d4dd      	bmi.n	800a538 <_fflush_r+0xc>
 800a57c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a57e:	f000 f908 	bl	800a792 <__retarget_lock_release_recursive>
 800a582:	e7d9      	b.n	800a538 <_fflush_r+0xc>
 800a584:	4b05      	ldr	r3, [pc, #20]	; (800a59c <_fflush_r+0x70>)
 800a586:	429c      	cmp	r4, r3
 800a588:	d101      	bne.n	800a58e <_fflush_r+0x62>
 800a58a:	68ac      	ldr	r4, [r5, #8]
 800a58c:	e7df      	b.n	800a54e <_fflush_r+0x22>
 800a58e:	4b04      	ldr	r3, [pc, #16]	; (800a5a0 <_fflush_r+0x74>)
 800a590:	429c      	cmp	r4, r3
 800a592:	bf08      	it	eq
 800a594:	68ec      	ldreq	r4, [r5, #12]
 800a596:	e7da      	b.n	800a54e <_fflush_r+0x22>
 800a598:	0800aff0 	.word	0x0800aff0
 800a59c:	0800b010 	.word	0x0800b010
 800a5a0:	0800afd0 	.word	0x0800afd0

0800a5a4 <std>:
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	b510      	push	{r4, lr}
 800a5a8:	4604      	mov	r4, r0
 800a5aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a5ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5b2:	6083      	str	r3, [r0, #8]
 800a5b4:	8181      	strh	r1, [r0, #12]
 800a5b6:	6643      	str	r3, [r0, #100]	; 0x64
 800a5b8:	81c2      	strh	r2, [r0, #14]
 800a5ba:	6183      	str	r3, [r0, #24]
 800a5bc:	4619      	mov	r1, r3
 800a5be:	2208      	movs	r2, #8
 800a5c0:	305c      	adds	r0, #92	; 0x5c
 800a5c2:	f7fc fa0b 	bl	80069dc <memset>
 800a5c6:	4b05      	ldr	r3, [pc, #20]	; (800a5dc <std+0x38>)
 800a5c8:	6224      	str	r4, [r4, #32]
 800a5ca:	6263      	str	r3, [r4, #36]	; 0x24
 800a5cc:	4b04      	ldr	r3, [pc, #16]	; (800a5e0 <std+0x3c>)
 800a5ce:	62a3      	str	r3, [r4, #40]	; 0x28
 800a5d0:	4b04      	ldr	r3, [pc, #16]	; (800a5e4 <std+0x40>)
 800a5d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a5d4:	4b04      	ldr	r3, [pc, #16]	; (800a5e8 <std+0x44>)
 800a5d6:	6323      	str	r3, [r4, #48]	; 0x30
 800a5d8:	bd10      	pop	{r4, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800a901 	.word	0x0800a901
 800a5e0:	0800a923 	.word	0x0800a923
 800a5e4:	0800a95b 	.word	0x0800a95b
 800a5e8:	0800a97f 	.word	0x0800a97f

0800a5ec <_cleanup_r>:
 800a5ec:	4901      	ldr	r1, [pc, #4]	; (800a5f4 <_cleanup_r+0x8>)
 800a5ee:	f000 b8af 	b.w	800a750 <_fwalk_reent>
 800a5f2:	bf00      	nop
 800a5f4:	0800a52d 	.word	0x0800a52d

0800a5f8 <__sfmoreglue>:
 800a5f8:	2268      	movs	r2, #104	; 0x68
 800a5fa:	b570      	push	{r4, r5, r6, lr}
 800a5fc:	1e4d      	subs	r5, r1, #1
 800a5fe:	4355      	muls	r5, r2
 800a600:	460e      	mov	r6, r1
 800a602:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a606:	f7ff fc43 	bl	8009e90 <_malloc_r>
 800a60a:	4604      	mov	r4, r0
 800a60c:	b140      	cbz	r0, 800a620 <__sfmoreglue+0x28>
 800a60e:	2100      	movs	r1, #0
 800a610:	e9c0 1600 	strd	r1, r6, [r0]
 800a614:	300c      	adds	r0, #12
 800a616:	60a0      	str	r0, [r4, #8]
 800a618:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a61c:	f7fc f9de 	bl	80069dc <memset>
 800a620:	4620      	mov	r0, r4
 800a622:	bd70      	pop	{r4, r5, r6, pc}

0800a624 <__sfp_lock_acquire>:
 800a624:	4801      	ldr	r0, [pc, #4]	; (800a62c <__sfp_lock_acquire+0x8>)
 800a626:	f000 b8b3 	b.w	800a790 <__retarget_lock_acquire_recursive>
 800a62a:	bf00      	nop
 800a62c:	200004e9 	.word	0x200004e9

0800a630 <__sfp_lock_release>:
 800a630:	4801      	ldr	r0, [pc, #4]	; (800a638 <__sfp_lock_release+0x8>)
 800a632:	f000 b8ae 	b.w	800a792 <__retarget_lock_release_recursive>
 800a636:	bf00      	nop
 800a638:	200004e9 	.word	0x200004e9

0800a63c <__sinit_lock_acquire>:
 800a63c:	4801      	ldr	r0, [pc, #4]	; (800a644 <__sinit_lock_acquire+0x8>)
 800a63e:	f000 b8a7 	b.w	800a790 <__retarget_lock_acquire_recursive>
 800a642:	bf00      	nop
 800a644:	200004ea 	.word	0x200004ea

0800a648 <__sinit_lock_release>:
 800a648:	4801      	ldr	r0, [pc, #4]	; (800a650 <__sinit_lock_release+0x8>)
 800a64a:	f000 b8a2 	b.w	800a792 <__retarget_lock_release_recursive>
 800a64e:	bf00      	nop
 800a650:	200004ea 	.word	0x200004ea

0800a654 <__sinit>:
 800a654:	b510      	push	{r4, lr}
 800a656:	4604      	mov	r4, r0
 800a658:	f7ff fff0 	bl	800a63c <__sinit_lock_acquire>
 800a65c:	69a3      	ldr	r3, [r4, #24]
 800a65e:	b11b      	cbz	r3, 800a668 <__sinit+0x14>
 800a660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a664:	f7ff bff0 	b.w	800a648 <__sinit_lock_release>
 800a668:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a66c:	6523      	str	r3, [r4, #80]	; 0x50
 800a66e:	4b13      	ldr	r3, [pc, #76]	; (800a6bc <__sinit+0x68>)
 800a670:	4a13      	ldr	r2, [pc, #76]	; (800a6c0 <__sinit+0x6c>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	62a2      	str	r2, [r4, #40]	; 0x28
 800a676:	42a3      	cmp	r3, r4
 800a678:	bf08      	it	eq
 800a67a:	2301      	moveq	r3, #1
 800a67c:	4620      	mov	r0, r4
 800a67e:	bf08      	it	eq
 800a680:	61a3      	streq	r3, [r4, #24]
 800a682:	f000 f81f 	bl	800a6c4 <__sfp>
 800a686:	6060      	str	r0, [r4, #4]
 800a688:	4620      	mov	r0, r4
 800a68a:	f000 f81b 	bl	800a6c4 <__sfp>
 800a68e:	60a0      	str	r0, [r4, #8]
 800a690:	4620      	mov	r0, r4
 800a692:	f000 f817 	bl	800a6c4 <__sfp>
 800a696:	2200      	movs	r2, #0
 800a698:	2104      	movs	r1, #4
 800a69a:	60e0      	str	r0, [r4, #12]
 800a69c:	6860      	ldr	r0, [r4, #4]
 800a69e:	f7ff ff81 	bl	800a5a4 <std>
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	2109      	movs	r1, #9
 800a6a6:	68a0      	ldr	r0, [r4, #8]
 800a6a8:	f7ff ff7c 	bl	800a5a4 <std>
 800a6ac:	2202      	movs	r2, #2
 800a6ae:	2112      	movs	r1, #18
 800a6b0:	68e0      	ldr	r0, [r4, #12]
 800a6b2:	f7ff ff77 	bl	800a5a4 <std>
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	61a3      	str	r3, [r4, #24]
 800a6ba:	e7d1      	b.n	800a660 <__sinit+0xc>
 800a6bc:	0800ab34 	.word	0x0800ab34
 800a6c0:	0800a5ed 	.word	0x0800a5ed

0800a6c4 <__sfp>:
 800a6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6c6:	4607      	mov	r7, r0
 800a6c8:	f7ff ffac 	bl	800a624 <__sfp_lock_acquire>
 800a6cc:	4b1e      	ldr	r3, [pc, #120]	; (800a748 <__sfp+0x84>)
 800a6ce:	681e      	ldr	r6, [r3, #0]
 800a6d0:	69b3      	ldr	r3, [r6, #24]
 800a6d2:	b913      	cbnz	r3, 800a6da <__sfp+0x16>
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	f7ff ffbd 	bl	800a654 <__sinit>
 800a6da:	3648      	adds	r6, #72	; 0x48
 800a6dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a6e0:	3b01      	subs	r3, #1
 800a6e2:	d503      	bpl.n	800a6ec <__sfp+0x28>
 800a6e4:	6833      	ldr	r3, [r6, #0]
 800a6e6:	b30b      	cbz	r3, 800a72c <__sfp+0x68>
 800a6e8:	6836      	ldr	r6, [r6, #0]
 800a6ea:	e7f7      	b.n	800a6dc <__sfp+0x18>
 800a6ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a6f0:	b9d5      	cbnz	r5, 800a728 <__sfp+0x64>
 800a6f2:	4b16      	ldr	r3, [pc, #88]	; (800a74c <__sfp+0x88>)
 800a6f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a6f8:	60e3      	str	r3, [r4, #12]
 800a6fa:	6665      	str	r5, [r4, #100]	; 0x64
 800a6fc:	f000 f847 	bl	800a78e <__retarget_lock_init_recursive>
 800a700:	f7ff ff96 	bl	800a630 <__sfp_lock_release>
 800a704:	2208      	movs	r2, #8
 800a706:	4629      	mov	r1, r5
 800a708:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a70c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a710:	6025      	str	r5, [r4, #0]
 800a712:	61a5      	str	r5, [r4, #24]
 800a714:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a718:	f7fc f960 	bl	80069dc <memset>
 800a71c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a720:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a724:	4620      	mov	r0, r4
 800a726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a728:	3468      	adds	r4, #104	; 0x68
 800a72a:	e7d9      	b.n	800a6e0 <__sfp+0x1c>
 800a72c:	2104      	movs	r1, #4
 800a72e:	4638      	mov	r0, r7
 800a730:	f7ff ff62 	bl	800a5f8 <__sfmoreglue>
 800a734:	4604      	mov	r4, r0
 800a736:	6030      	str	r0, [r6, #0]
 800a738:	2800      	cmp	r0, #0
 800a73a:	d1d5      	bne.n	800a6e8 <__sfp+0x24>
 800a73c:	f7ff ff78 	bl	800a630 <__sfp_lock_release>
 800a740:	230c      	movs	r3, #12
 800a742:	603b      	str	r3, [r7, #0]
 800a744:	e7ee      	b.n	800a724 <__sfp+0x60>
 800a746:	bf00      	nop
 800a748:	0800ab34 	.word	0x0800ab34
 800a74c:	ffff0001 	.word	0xffff0001

0800a750 <_fwalk_reent>:
 800a750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a754:	4606      	mov	r6, r0
 800a756:	4688      	mov	r8, r1
 800a758:	2700      	movs	r7, #0
 800a75a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a75e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a762:	f1b9 0901 	subs.w	r9, r9, #1
 800a766:	d505      	bpl.n	800a774 <_fwalk_reent+0x24>
 800a768:	6824      	ldr	r4, [r4, #0]
 800a76a:	2c00      	cmp	r4, #0
 800a76c:	d1f7      	bne.n	800a75e <_fwalk_reent+0xe>
 800a76e:	4638      	mov	r0, r7
 800a770:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a774:	89ab      	ldrh	r3, [r5, #12]
 800a776:	2b01      	cmp	r3, #1
 800a778:	d907      	bls.n	800a78a <_fwalk_reent+0x3a>
 800a77a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a77e:	3301      	adds	r3, #1
 800a780:	d003      	beq.n	800a78a <_fwalk_reent+0x3a>
 800a782:	4629      	mov	r1, r5
 800a784:	4630      	mov	r0, r6
 800a786:	47c0      	blx	r8
 800a788:	4307      	orrs	r7, r0
 800a78a:	3568      	adds	r5, #104	; 0x68
 800a78c:	e7e9      	b.n	800a762 <_fwalk_reent+0x12>

0800a78e <__retarget_lock_init_recursive>:
 800a78e:	4770      	bx	lr

0800a790 <__retarget_lock_acquire_recursive>:
 800a790:	4770      	bx	lr

0800a792 <__retarget_lock_release_recursive>:
 800a792:	4770      	bx	lr

0800a794 <__swhatbuf_r>:
 800a794:	b570      	push	{r4, r5, r6, lr}
 800a796:	460e      	mov	r6, r1
 800a798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a79c:	4614      	mov	r4, r2
 800a79e:	2900      	cmp	r1, #0
 800a7a0:	461d      	mov	r5, r3
 800a7a2:	b096      	sub	sp, #88	; 0x58
 800a7a4:	da08      	bge.n	800a7b8 <__swhatbuf_r+0x24>
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a7ac:	602a      	str	r2, [r5, #0]
 800a7ae:	061a      	lsls	r2, r3, #24
 800a7b0:	d410      	bmi.n	800a7d4 <__swhatbuf_r+0x40>
 800a7b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7b6:	e00e      	b.n	800a7d6 <__swhatbuf_r+0x42>
 800a7b8:	466a      	mov	r2, sp
 800a7ba:	f000 f907 	bl	800a9cc <_fstat_r>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	dbf1      	blt.n	800a7a6 <__swhatbuf_r+0x12>
 800a7c2:	9a01      	ldr	r2, [sp, #4]
 800a7c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a7c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a7cc:	425a      	negs	r2, r3
 800a7ce:	415a      	adcs	r2, r3
 800a7d0:	602a      	str	r2, [r5, #0]
 800a7d2:	e7ee      	b.n	800a7b2 <__swhatbuf_r+0x1e>
 800a7d4:	2340      	movs	r3, #64	; 0x40
 800a7d6:	2000      	movs	r0, #0
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	b016      	add	sp, #88	; 0x58
 800a7dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7e0 <__smakebuf_r>:
 800a7e0:	898b      	ldrh	r3, [r1, #12]
 800a7e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7e4:	079d      	lsls	r5, r3, #30
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	460c      	mov	r4, r1
 800a7ea:	d507      	bpl.n	800a7fc <__smakebuf_r+0x1c>
 800a7ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7f0:	6023      	str	r3, [r4, #0]
 800a7f2:	6123      	str	r3, [r4, #16]
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	6163      	str	r3, [r4, #20]
 800a7f8:	b002      	add	sp, #8
 800a7fa:	bd70      	pop	{r4, r5, r6, pc}
 800a7fc:	466a      	mov	r2, sp
 800a7fe:	ab01      	add	r3, sp, #4
 800a800:	f7ff ffc8 	bl	800a794 <__swhatbuf_r>
 800a804:	9900      	ldr	r1, [sp, #0]
 800a806:	4605      	mov	r5, r0
 800a808:	4630      	mov	r0, r6
 800a80a:	f7ff fb41 	bl	8009e90 <_malloc_r>
 800a80e:	b948      	cbnz	r0, 800a824 <__smakebuf_r+0x44>
 800a810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a814:	059a      	lsls	r2, r3, #22
 800a816:	d4ef      	bmi.n	800a7f8 <__smakebuf_r+0x18>
 800a818:	f023 0303 	bic.w	r3, r3, #3
 800a81c:	f043 0302 	orr.w	r3, r3, #2
 800a820:	81a3      	strh	r3, [r4, #12]
 800a822:	e7e3      	b.n	800a7ec <__smakebuf_r+0xc>
 800a824:	4b0d      	ldr	r3, [pc, #52]	; (800a85c <__smakebuf_r+0x7c>)
 800a826:	62b3      	str	r3, [r6, #40]	; 0x28
 800a828:	89a3      	ldrh	r3, [r4, #12]
 800a82a:	6020      	str	r0, [r4, #0]
 800a82c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a830:	81a3      	strh	r3, [r4, #12]
 800a832:	9b00      	ldr	r3, [sp, #0]
 800a834:	6120      	str	r0, [r4, #16]
 800a836:	6163      	str	r3, [r4, #20]
 800a838:	9b01      	ldr	r3, [sp, #4]
 800a83a:	b15b      	cbz	r3, 800a854 <__smakebuf_r+0x74>
 800a83c:	4630      	mov	r0, r6
 800a83e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a842:	f000 f8d5 	bl	800a9f0 <_isatty_r>
 800a846:	b128      	cbz	r0, 800a854 <__smakebuf_r+0x74>
 800a848:	89a3      	ldrh	r3, [r4, #12]
 800a84a:	f023 0303 	bic.w	r3, r3, #3
 800a84e:	f043 0301 	orr.w	r3, r3, #1
 800a852:	81a3      	strh	r3, [r4, #12]
 800a854:	89a0      	ldrh	r0, [r4, #12]
 800a856:	4305      	orrs	r5, r0
 800a858:	81a5      	strh	r5, [r4, #12]
 800a85a:	e7cd      	b.n	800a7f8 <__smakebuf_r+0x18>
 800a85c:	0800a5ed 	.word	0x0800a5ed

0800a860 <__malloc_lock>:
 800a860:	4801      	ldr	r0, [pc, #4]	; (800a868 <__malloc_lock+0x8>)
 800a862:	f7ff bf95 	b.w	800a790 <__retarget_lock_acquire_recursive>
 800a866:	bf00      	nop
 800a868:	200004e8 	.word	0x200004e8

0800a86c <__malloc_unlock>:
 800a86c:	4801      	ldr	r0, [pc, #4]	; (800a874 <__malloc_unlock+0x8>)
 800a86e:	f7ff bf90 	b.w	800a792 <__retarget_lock_release_recursive>
 800a872:	bf00      	nop
 800a874:	200004e8 	.word	0x200004e8

0800a878 <_raise_r>:
 800a878:	291f      	cmp	r1, #31
 800a87a:	b538      	push	{r3, r4, r5, lr}
 800a87c:	4604      	mov	r4, r0
 800a87e:	460d      	mov	r5, r1
 800a880:	d904      	bls.n	800a88c <_raise_r+0x14>
 800a882:	2316      	movs	r3, #22
 800a884:	6003      	str	r3, [r0, #0]
 800a886:	f04f 30ff 	mov.w	r0, #4294967295
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a88e:	b112      	cbz	r2, 800a896 <_raise_r+0x1e>
 800a890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a894:	b94b      	cbnz	r3, 800a8aa <_raise_r+0x32>
 800a896:	4620      	mov	r0, r4
 800a898:	f000 f830 	bl	800a8fc <_getpid_r>
 800a89c:	462a      	mov	r2, r5
 800a89e:	4601      	mov	r1, r0
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8a6:	f000 b817 	b.w	800a8d8 <_kill_r>
 800a8aa:	2b01      	cmp	r3, #1
 800a8ac:	d00a      	beq.n	800a8c4 <_raise_r+0x4c>
 800a8ae:	1c59      	adds	r1, r3, #1
 800a8b0:	d103      	bne.n	800a8ba <_raise_r+0x42>
 800a8b2:	2316      	movs	r3, #22
 800a8b4:	6003      	str	r3, [r0, #0]
 800a8b6:	2001      	movs	r0, #1
 800a8b8:	e7e7      	b.n	800a88a <_raise_r+0x12>
 800a8ba:	2400      	movs	r4, #0
 800a8bc:	4628      	mov	r0, r5
 800a8be:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a8c2:	4798      	blx	r3
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	e7e0      	b.n	800a88a <_raise_r+0x12>

0800a8c8 <raise>:
 800a8c8:	4b02      	ldr	r3, [pc, #8]	; (800a8d4 <raise+0xc>)
 800a8ca:	4601      	mov	r1, r0
 800a8cc:	6818      	ldr	r0, [r3, #0]
 800a8ce:	f7ff bfd3 	b.w	800a878 <_raise_r>
 800a8d2:	bf00      	nop
 800a8d4:	20000018 	.word	0x20000018

0800a8d8 <_kill_r>:
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	2300      	movs	r3, #0
 800a8dc:	4d06      	ldr	r5, [pc, #24]	; (800a8f8 <_kill_r+0x20>)
 800a8de:	4604      	mov	r4, r0
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	602b      	str	r3, [r5, #0]
 800a8e6:	f7f8 f8e0 	bl	8002aaa <_kill>
 800a8ea:	1c43      	adds	r3, r0, #1
 800a8ec:	d102      	bne.n	800a8f4 <_kill_r+0x1c>
 800a8ee:	682b      	ldr	r3, [r5, #0]
 800a8f0:	b103      	cbz	r3, 800a8f4 <_kill_r+0x1c>
 800a8f2:	6023      	str	r3, [r4, #0]
 800a8f4:	bd38      	pop	{r3, r4, r5, pc}
 800a8f6:	bf00      	nop
 800a8f8:	200004ec 	.word	0x200004ec

0800a8fc <_getpid_r>:
 800a8fc:	f7f8 b8ce 	b.w	8002a9c <_getpid>

0800a900 <__sread>:
 800a900:	b510      	push	{r4, lr}
 800a902:	460c      	mov	r4, r1
 800a904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a908:	f000 f894 	bl	800aa34 <_read_r>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	bfab      	itete	ge
 800a910:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a912:	89a3      	ldrhlt	r3, [r4, #12]
 800a914:	181b      	addge	r3, r3, r0
 800a916:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a91a:	bfac      	ite	ge
 800a91c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a91e:	81a3      	strhlt	r3, [r4, #12]
 800a920:	bd10      	pop	{r4, pc}

0800a922 <__swrite>:
 800a922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a926:	461f      	mov	r7, r3
 800a928:	898b      	ldrh	r3, [r1, #12]
 800a92a:	4605      	mov	r5, r0
 800a92c:	05db      	lsls	r3, r3, #23
 800a92e:	460c      	mov	r4, r1
 800a930:	4616      	mov	r6, r2
 800a932:	d505      	bpl.n	800a940 <__swrite+0x1e>
 800a934:	2302      	movs	r3, #2
 800a936:	2200      	movs	r2, #0
 800a938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a93c:	f000 f868 	bl	800aa10 <_lseek_r>
 800a940:	89a3      	ldrh	r3, [r4, #12]
 800a942:	4632      	mov	r2, r6
 800a944:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a948:	81a3      	strh	r3, [r4, #12]
 800a94a:	4628      	mov	r0, r5
 800a94c:	463b      	mov	r3, r7
 800a94e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a952:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a956:	f000 b817 	b.w	800a988 <_write_r>

0800a95a <__sseek>:
 800a95a:	b510      	push	{r4, lr}
 800a95c:	460c      	mov	r4, r1
 800a95e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a962:	f000 f855 	bl	800aa10 <_lseek_r>
 800a966:	1c43      	adds	r3, r0, #1
 800a968:	89a3      	ldrh	r3, [r4, #12]
 800a96a:	bf15      	itete	ne
 800a96c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a96e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a972:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a976:	81a3      	strheq	r3, [r4, #12]
 800a978:	bf18      	it	ne
 800a97a:	81a3      	strhne	r3, [r4, #12]
 800a97c:	bd10      	pop	{r4, pc}

0800a97e <__sclose>:
 800a97e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a982:	f000 b813 	b.w	800a9ac <_close_r>
	...

0800a988 <_write_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4604      	mov	r4, r0
 800a98c:	4608      	mov	r0, r1
 800a98e:	4611      	mov	r1, r2
 800a990:	2200      	movs	r2, #0
 800a992:	4d05      	ldr	r5, [pc, #20]	; (800a9a8 <_write_r+0x20>)
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7f8 f8be 	bl	8002b18 <_write>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_write_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_write_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	200004ec 	.word	0x200004ec

0800a9ac <_close_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4d05      	ldr	r5, [pc, #20]	; (800a9c8 <_close_r+0x1c>)
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	4608      	mov	r0, r1
 800a9b6:	602b      	str	r3, [r5, #0]
 800a9b8:	f7f8 f8ca 	bl	8002b50 <_close>
 800a9bc:	1c43      	adds	r3, r0, #1
 800a9be:	d102      	bne.n	800a9c6 <_close_r+0x1a>
 800a9c0:	682b      	ldr	r3, [r5, #0]
 800a9c2:	b103      	cbz	r3, 800a9c6 <_close_r+0x1a>
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	bd38      	pop	{r3, r4, r5, pc}
 800a9c8:	200004ec 	.word	0x200004ec

0800a9cc <_fstat_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	4d06      	ldr	r5, [pc, #24]	; (800a9ec <_fstat_r+0x20>)
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	4608      	mov	r0, r1
 800a9d6:	4611      	mov	r1, r2
 800a9d8:	602b      	str	r3, [r5, #0]
 800a9da:	f7f8 f8c4 	bl	8002b66 <_fstat>
 800a9de:	1c43      	adds	r3, r0, #1
 800a9e0:	d102      	bne.n	800a9e8 <_fstat_r+0x1c>
 800a9e2:	682b      	ldr	r3, [r5, #0]
 800a9e4:	b103      	cbz	r3, 800a9e8 <_fstat_r+0x1c>
 800a9e6:	6023      	str	r3, [r4, #0]
 800a9e8:	bd38      	pop	{r3, r4, r5, pc}
 800a9ea:	bf00      	nop
 800a9ec:	200004ec 	.word	0x200004ec

0800a9f0 <_isatty_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	4d05      	ldr	r5, [pc, #20]	; (800aa0c <_isatty_r+0x1c>)
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	4608      	mov	r0, r1
 800a9fa:	602b      	str	r3, [r5, #0]
 800a9fc:	f7f8 f8c2 	bl	8002b84 <_isatty>
 800aa00:	1c43      	adds	r3, r0, #1
 800aa02:	d102      	bne.n	800aa0a <_isatty_r+0x1a>
 800aa04:	682b      	ldr	r3, [r5, #0]
 800aa06:	b103      	cbz	r3, 800aa0a <_isatty_r+0x1a>
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	bd38      	pop	{r3, r4, r5, pc}
 800aa0c:	200004ec 	.word	0x200004ec

0800aa10 <_lseek_r>:
 800aa10:	b538      	push	{r3, r4, r5, lr}
 800aa12:	4604      	mov	r4, r0
 800aa14:	4608      	mov	r0, r1
 800aa16:	4611      	mov	r1, r2
 800aa18:	2200      	movs	r2, #0
 800aa1a:	4d05      	ldr	r5, [pc, #20]	; (800aa30 <_lseek_r+0x20>)
 800aa1c:	602a      	str	r2, [r5, #0]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f7f8 f8ba 	bl	8002b98 <_lseek>
 800aa24:	1c43      	adds	r3, r0, #1
 800aa26:	d102      	bne.n	800aa2e <_lseek_r+0x1e>
 800aa28:	682b      	ldr	r3, [r5, #0]
 800aa2a:	b103      	cbz	r3, 800aa2e <_lseek_r+0x1e>
 800aa2c:	6023      	str	r3, [r4, #0]
 800aa2e:	bd38      	pop	{r3, r4, r5, pc}
 800aa30:	200004ec 	.word	0x200004ec

0800aa34 <_read_r>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	4604      	mov	r4, r0
 800aa38:	4608      	mov	r0, r1
 800aa3a:	4611      	mov	r1, r2
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	4d05      	ldr	r5, [pc, #20]	; (800aa54 <_read_r+0x20>)
 800aa40:	602a      	str	r2, [r5, #0]
 800aa42:	461a      	mov	r2, r3
 800aa44:	f7f8 f84b 	bl	8002ade <_read>
 800aa48:	1c43      	adds	r3, r0, #1
 800aa4a:	d102      	bne.n	800aa52 <_read_r+0x1e>
 800aa4c:	682b      	ldr	r3, [r5, #0]
 800aa4e:	b103      	cbz	r3, 800aa52 <_read_r+0x1e>
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	bd38      	pop	{r3, r4, r5, pc}
 800aa54:	200004ec 	.word	0x200004ec

0800aa58 <_init>:
 800aa58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa5a:	bf00      	nop
 800aa5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa5e:	bc08      	pop	{r3}
 800aa60:	469e      	mov	lr, r3
 800aa62:	4770      	bx	lr

0800aa64 <_fini>:
 800aa64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa66:	bf00      	nop
 800aa68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa6a:	bc08      	pop	{r3}
 800aa6c:	469e      	mov	lr, r3
 800aa6e:	4770      	bx	lr
