# vsim -c -novopt -sv_seed random work.top -do "run -all;exit" 
# Start time: 00:39:09 on May 01,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/fifo/sim/work.top
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/fifo/sim/work.fifo_if
# Loading sv_std.std
# Loading work.fifo_if
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/fifo/sim/work.fifo_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg
# Loading work.top
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/fifo/sim/work.async_fifo
# Loading work.async_fifo
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questa/10.5c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 309345993
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_base_test...
# UVM_INFO ../env/rmon.sv(14) @ 0: uvm_test_top.env_h.ragent_h.rmon_h [RD_MONITOR] monitor got
# UVM_INFO ../env/rdrv.sv(15) @ 0: uvm_test_top.env_h.ragent_h.rdr_h [RD_DRIVER] driver built
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ns  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7fefec1b925 File: ../test/fifo_base_test.sv
# Fatal error in Task uvm_pkg/uvm_sequence_base::start at /tools/mentor/questa/10.5c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh line 240
# 
# HDL call sequence:
# Stopped at ../test/fifo_base_test.sv 32 Task uvm_pkg/uvm_sequence_base::start
# called from  /tools/mentor/questa/10.5c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /tools/mentor/questa/10.5c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
# exit
# End time: 00:39:14 on May 01,2022, Elapsed time: 0:00:05
# Errors: 2, Warnings: 1
