Warning (10268): Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/ram.v Line: 11
