v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 47000 44300 1 0 0 ATxmega_E5.sym
{
T 49400 47500 5 10 1 1 0 0 1
device=ATxmega_E5
T 49400 47300 5 10 1 1 0 0 1
refdes=U1
T 47000 44300 5 10 0 0 0 0 1
footprint=TQFP32_7
T 47000 44300 5 10 0 1 0 0 1
value=XMEGA E5
}
C 51900 45000 1 0 0 XbeePro.sym
{
T 53650 53300 5 10 0 0 0 0 1
device=XbeePro
T 55850 49300 5 10 1 1 0 6 1
refdes=U3
T 51900 45000 5 10 0 0 0 0 1
footprint=Xbee
}
C 46500 43500 1 0 0 resistor-1.sym
{
T 46800 43900 5 10 0 0 0 0 1
device=RESISTOR
T 46700 43800 5 10 1 1 0 0 1
refdes=R3
T 46500 43500 5 10 0 0 0 0 1
footprint=RESC1005M
T 46700 43300 5 10 1 1 0 0 1
value=150
}
C 46500 42700 1 0 0 resistor-1.sym
{
T 46800 43100 5 10 0 0 0 0 1
device=RESISTOR
T 46700 43000 5 10 1 1 0 0 1
refdes=R4
T 46500 42700 5 10 0 0 0 0 1
footprint=RESC1005M
T 46700 42500 5 10 1 1 0 0 1
value=150
}
C 46500 41900 1 0 0 resistor-1.sym
{
T 46800 42300 5 10 0 0 0 0 1
device=RESISTOR
T 46700 42200 5 10 1 1 0 0 1
refdes=R6
T 46500 41900 5 10 0 0 0 0 1
footprint=RESC1005M
T 46700 41700 5 10 1 1 0 0 1
value=150
}
C 46300 40800 1 90 0 resistor-1.sym
{
T 45900 41100 5 10 0 0 90 0 1
device=RESISTOR
T 46600 41500 5 10 1 1 180 0 1
refdes=R8
T 46300 40800 5 10 0 0 0 0 1
footprint=RESC1005M
T 46300 41200 5 10 1 1 0 0 1
value=100k
}
C 45900 40800 1 90 0 resistor-1.sym
{
T 45500 41100 5 10 0 0 90 0 1
device=RESISTOR
T 45800 41000 5 10 1 1 180 0 1
refdes=R7
T 45900 40800 5 10 0 0 0 0 1
footprint=RESC1005M
T 45400 40700 5 10 1 1 0 0 1
value=100k
}
C 45500 40800 1 90 0 resistor-1.sym
{
T 45100 41100 5 10 0 0 90 0 1
device=RESISTOR
T 45300 41500 5 10 1 1 180 0 1
refdes=R5
T 45500 40800 5 10 0 0 0 0 1
footprint=RESC1005M
T 44900 41200 5 10 1 1 0 0 1
value=100k
}
C 42500 44900 1 0 0 resistor-1.sym
{
T 42800 45300 5 10 0 0 0 0 1
device=RESISTOR
T 42700 45200 5 10 1 1 0 0 1
refdes=R2
T 42500 44900 5 10 0 0 0 0 1
footprint=AXIAL_LAY 625
T 42800 44700 5 10 1 1 0 0 1
value=15
}
C 40500 44200 1 0 0 connector4-1.sym
{
T 42300 45100 5 10 0 0 0 0 1
device=CONNECTOR_4
T 40500 45600 5 10 1 1 0 0 1
refdes=LED
T 40500 44200 5 10 0 0 0 0 1
footprint=JUMPER4
}
C 40500 47300 1 0 0 connector2-1.sym
{
T 40700 48300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40500 48100 5 10 1 1 0 0 1
refdes=PWR
T 40500 47300 5 10 0 0 0 0 1
footprint=JUMPER2
}
C 40500 46000 1 0 0 connector3-1.sym
{
T 42300 46900 5 10 0 0 0 0 1
device=CONNECTOR_3
T 40500 47100 5 10 1 1 0 0 1
refdes=IR
T 40500 46000 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 42300 46800 1 0 0 vcc-1.sym
C 42300 47800 1 0 0 Vunreg.sym
C 42300 45300 1 0 0 Vunreg.sym
C 42400 47200 1 0 0 gnd-1.sym
C 42400 45900 1 0 0 gnd-1.sym
C 42400 42800 1 0 0 gnd-1.sym
C 43400 42000 1 0 0 gnd-1.sym
C 44400 41200 1 0 0 gnd-1.sym
C 45700 40200 1 0 0 gnd-1.sym
N 45400 40800 45400 40500 4
N 45400 40500 46200 40500 4
N 46200 40500 46200 40800 4
N 45800 40500 45800 40800 4
N 45100 42000 46500 42000 4
N 46500 42800 44100 42800 4
N 43100 43600 46500 43600 4
N 45400 41700 45400 43600 4
N 45800 41700 45800 42800 4
N 46200 41700 46200 42000 4
N 42200 44400 42500 44400 4
N 42500 44400 42500 44100 4
N 42200 44700 43500 44700 4
N 43500 44700 43500 43300 4
N 42200 45000 42500 45000 4
N 43400 45000 44500 45000 4
N 44500 45000 44500 42500 4
N 47400 42000 49300 42000 4
N 49300 42000 49300 44300 4
N 47400 42800 48900 42800 4
N 48900 42800 48900 44300 4
N 47400 43600 49100 43600 4
N 49100 43600 49100 44300 4
N 42200 46500 45000 46500 4
{
T 42200 46500 5 10 0 1 0 0 1
netname=IR_RECV
}
N 45000 44000 45000 46500 4
{
T 45000 44000 5 10 0 1 0 0 1
netname=IR_RECV
}
N 45000 44000 48700 44000 4
{
T 45000 44000 5 10 0 1 0 0 1
netname=IR_RECV
}
N 48700 44000 48700 44300 4
{
T 48700 44000 5 10 0 1 0 0 1
netname=IR_RECV
}
C 51700 45300 1 90 0 gnd-1.sym
C 46300 46700 1 270 0 gnd-1.sym
C 47700 47900 1 0 0 AVcc.sym
C 51400 45400 1 270 0 vcc-1.sym
C 46400 48600 1 0 0 AVR_ISP6-1.sym
{
T 47500 49800 5 10 1 1 0 6 1
refdes=PDI
T 46700 50050 5 10 0 0 0 0 1
device=HEADER6
T 46700 50250 5 10 0 0 0 0 1
footprint=HEADER6_2
T 46400 48600 5 10 0 1 0 0 1
value=PDI
}
C 48300 48800 1 90 0 gnd-1.sym
C 48000 49700 1 270 0 vcc-1.sym
N 45400 48900 46400 48900 4
N 45700 48900 45700 45200 4
N 45700 45200 47000 45200 4
N 47000 45400 46000 45400 4
N 46000 45400 46000 49500 4
N 46000 49500 46400 49500 4
C 53800 49500 1 0 0 vcc-1.sym
C 54000 44600 1 0 0 gnd-1.sym
C 44500 48800 1 0 0 resistor-1.sym
{
T 44800 49200 5 10 0 0 0 0 1
device=RESISTOR
T 44700 49100 5 10 1 1 0 0 1
refdes=R1
T 44500 48800 5 10 0 0 0 0 1
footprint=RESC1005M
T 44700 48700 5 10 1 1 0 0 1
value=10k
}
C 44000 49200 1 0 0 vcc-1.sym
N 44200 49200 44200 48900 4
N 44200 48900 44500 48900 4
C 50300 44800 1 0 0 capacitor-1.sym
{
T 50500 45500 5 10 0 0 0 0 1
device=CAPACITOR
T 50500 45300 5 10 1 1 0 0 1
refdes=C3
T 50500 45700 5 10 0 0 0 0 1
symversion=0.1
T 50300 44800 5 10 0 0 0 0 1
footprint=CAPC1608M
T 50500 44600 5 10 1 1 0 0 1
value=0.1u
}
C 46900 47500 1 0 0 capacitor-1.sym
{
T 47100 48200 5 10 0 0 0 0 1
device=CAPACITOR
T 47100 48000 5 10 1 1 0 0 1
refdes=C1
T 47100 48400 5 10 0 0 0 0 1
symversion=0.1
T 46900 47500 5 10 0 0 0 0 1
footprint=CAPC1608M
T 46900 47500 5 10 1 1 0 0 1
value=0.1u
}
N 51400 45400 50200 45400 4
N 51400 45200 50200 45200 4
N 50300 45000 50300 45200 4
N 51200 45000 51200 45400 4
N 47900 47900 47900 47500 4
N 46600 46600 47000 46600 4
N 46800 46600 46800 47700 4
N 46800 47700 46900 47700 4
N 47800 47700 47900 47700 4
C 53700 43100 1 270 0 capacitor-2.sym
{
T 54400 42900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 54100 42700 5 10 1 1 0 0 1
refdes=C4
T 54600 42900 5 10 0 0 270 0 1
symversion=0.1
T 53700 43100 5 10 0 0 0 0 1
footprint=SME3
T 54100 42400 5 10 1 1 0 0 1
value=47u
}
C 51500 43100 1 270 0 capacitor-2.sym
{
T 52200 42900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 52000 42700 5 10 1 1 0 0 1
refdes=C2
T 52400 42900 5 10 0 0 270 0 1
symversion=0.1
T 51500 43100 5 10 0 0 0 0 1
footprint=SME3
T 51900 42500 5 10 1 1 0 0 1
value=100u
}
C 54200 43000 1 0 0 inductor-1.sym
{
T 54400 43500 5 10 0 0 0 0 1
device=INDUCTOR
T 54400 43300 5 10 1 1 0 0 1
refdes=L1
T 54400 43700 5 10 0 0 0 0 1
symversion=0.1
T 54200 43000 5 10 0 0 0 0 1
footprint=INDC1608M
}
C 52000 42500 1 0 0 LD2981ABU33TR.sym
{
T 53400 43500 5 10 1 1 0 6 1
refdes=U2
T 52200 43800 5 8 0 0 0 0 1
device=LD2981ABU33TR
T 52000 42500 5 10 0 0 0 0 1
footprint=SOT89
T 52900 42600 5 10 1 1 0 0 1
value=3.3v
}
C 51200 43400 1 0 0 Vunreg.sym
C 55700 43400 1 0 0 AVcc.sym
C 55200 43400 1 0 0 vcc-1.sym
C 52700 41900 1 0 0 gnd-1.sym
C 52900 44000 1 180 0 gnd-1.sym
N 51400 43400 51400 43100 4
N 51400 43100 52000 43100 4
N 51700 42200 53900 42200 4
N 52800 42200 52800 42500 4
N 53600 43100 54200 43100 4
N 55100 43100 55900 43100 4
N 55900 43100 55900 43400 4
N 55400 43400 55400 43100 4
C 43100 43100 1 0 1 si2302.sym
{
T 42200 43600 5 10 0 0 0 6 1
device=SI2302
T 42200 43600 5 10 1 1 0 6 1
refdes=Q1
T 43100 43100 5 10 0 0 0 0 1
footprint=SOT23
}
C 44100 42300 1 0 1 si2302.sym
{
T 43200 42800 5 10 0 0 0 6 1
device=SI2302
T 43200 42800 5 10 1 1 0 6 1
refdes=Q2
T 44100 42300 5 10 0 0 0 0 1
footprint=SOT23
}
C 45100 41500 1 0 1 si2302.sym
{
T 44200 42000 5 10 0 0 0 6 1
device=SI2302
T 44200 42000 5 10 1 1 0 6 1
refdes=Q3
T 45100 41500 5 10 0 0 0 0 1
footprint=SOT23
}
N 42500 45300 42200 45300 4
N 42500 46200 42200 46200 4
N 42500 46800 42200 46800 4
N 42500 47500 42200 47500 4
N 42500 47800 42200 47800 4
N 48000 49500 47800 49500 4
N 48000 48900 47800 48900 4
N 49100 48000 51900 48000 4
N 49100 48000 49100 47500 4
N 49300 47700 51900 47700 4
N 49300 47700 49300 47500 4
N 54100 44900 54100 45000 4
N 54000 49500 54000 49400 4
N 51900 46800 51300 46800 4
N 51300 45600 51300 46800 4
N 51300 45600 50200 45600 4
N 51900 46500 51500 46500 4
N 51500 46500 51500 45800 4
N 51500 45800 50200 45800 4
