# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ceng2010_lab5_q1.srcs/sources_1/new/q1.vhd" \
"../../../../ceng2010_lab5_q1.srcs/sources_1/new/q2.vhd" \
"../../../../ceng2010_lab5_q1.srcs/sim_1/new/sim_1.vhd" \

# Do not sort compile order
nosort
