<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</data>
<data>160.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>FTDI_CLK</data>
<data>100.0 MHz</data>
<data>140.8 MHz</data>
<data>1.449</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</data>
<data>100.0 MHz</data>
<data>177.3 MHz</data>
<data>2.461</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</data>
<data>100.0 MHz</data>
<data>172.8 MHz</data>
<data>4.214</data>
</row>
<row>
<data>ident_coreinst.comm_block_INST.dr2_tck</data>
<data>1.0 MHz</data>
<data>2922.3 MHz</data>
<data>999.658</data>
</row>
<row>
<data>jtag_interface_x|b9_nv_oQwfYF</data>
<data>100.0 MHz</data>
<data>501.3 MHz</data>
<data>8.005</data>
</row>
<row>
<data>jtag_interface_x|b10_8Kz_rKlrtX</data>
<data>100.0 MHz</data>
<data>204.0 MHz</data>
<data>5.099</data>
</row>
<row>
<data>jtag_interface_x|identify_clk_int_inferred_clock</data>
<data>100.0 MHz</data>
<data>265.5 MHz</data>
<data>6.233</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>190.6 MHz</data>
<data>4.755</data>
</row>
</report_table>
