// Seed: 108126816
module module_0 #(
    parameter id_6 = 32'd73
) (
    input tri id_0#(
        ._id_6(1 == -1'b0),
        .id_7 (1),
        .id_8 (1),
        .id_9 ((-1) < 1),
        .id_10(1),
        .id_11(1),
        .id_12(-1),
        .id_13(-1'b0),
        .id_14(1)
    ),
    output wire id_1
    , id_15,
    input uwire id_2
    , id_16,
    input wand id_3,
    output tri0 id_4
);
  wire [id_6 : -1] id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
  wire id_27;
  assign id_4 = 1'b0;
  wire id_28;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_37,
    input tri1 id_1,
    output wand id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    output wor id_8,
    input wire id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input uwire id_16,
    output wand id_17,
    output wand id_18,
    output tri id_19,
    input tri0 id_20,
    input wire id_21,
    output wor id_22,
    output wor id_23,
    input tri1 id_24,
    input tri0 id_25,
    inout supply1 id_26,
    input wand id_27,
    input tri1 id_28,
    input tri id_29,
    output uwire id_30,
    output wand id_31,
    input uwire id_32,
    input wand id_33,
    input tri1 id_34,
    input tri0 id_35
);
  module_0 modCall_1 (
      id_35,
      id_3,
      id_24,
      id_27,
      id_14
  );
endmodule
