// ed_synth_altera_mm_interconnect_1920_urzwi2q.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ed_synth_altera_mm_interconnect_1920_urzwi2q (
		input  wire [27:0]  ed_synth_h2f_bridge_m0_address,                                            //                                              ed_synth_h2f_bridge_m0.address
		output wire         ed_synth_h2f_bridge_m0_waitrequest,                                        //                                                                    .waitrequest
		input  wire [0:0]   ed_synth_h2f_bridge_m0_burstcount,                                         //                                                                    .burstcount
		input  wire [63:0]  ed_synth_h2f_bridge_m0_byteenable,                                         //                                                                    .byteenable
		input  wire         ed_synth_h2f_bridge_m0_read,                                               //                                                                    .read
		output wire [511:0] ed_synth_h2f_bridge_m0_readdata,                                           //                                                                    .readdata
		output wire         ed_synth_h2f_bridge_m0_readdatavalid,                                      //                                                                    .readdatavalid
		input  wire         ed_synth_h2f_bridge_m0_write,                                              //                                                                    .write
		input  wire [511:0] ed_synth_h2f_bridge_m0_writedata,                                          //                                                                    .writedata
		input  wire         ed_synth_h2f_bridge_m0_debugaccess,                                        //                                                                    .debugaccess
		output wire [20:0]  ddr4_wr_rd_0_emif_mm_slave_1_address,                                      //                                        ddr4_wr_rd_0_emif_mm_slave_1.address
		output wire         ddr4_wr_rd_0_emif_mm_slave_1_write,                                        //                                                                    .write
		output wire         ddr4_wr_rd_0_emif_mm_slave_1_read,                                         //                                                                    .read
		input  wire [127:0] ddr4_wr_rd_0_emif_mm_slave_1_readdata,                                     //                                                                    .readdata
		output wire [127:0] ddr4_wr_rd_0_emif_mm_slave_1_writedata,                                    //                                                                    .writedata
		output wire [6:0]   ddr4_wr_rd_0_emif_mm_slave_1_burstcount,                                   //                                                                    .burstcount
		output wire [15:0]  ddr4_wr_rd_0_emif_mm_slave_1_byteenable,                                   //                                                                    .byteenable
		input  wire         ddr4_wr_rd_0_emif_mm_slave_1_readdatavalid,                                //                                                                    .readdatavalid
		input  wire         ddr4_wr_rd_0_emif_mm_slave_1_waitrequest,                                  //                                                                    .waitrequest
		output wire [12:0]  ddr4_wr_rd_0_ocm_rd_address,                                               //                                                 ddr4_wr_rd_0_ocm_rd.address
		output wire         ddr4_wr_rd_0_ocm_rd_read,                                                  //                                                                    .read
		input  wire [127:0] ddr4_wr_rd_0_ocm_rd_readdata,                                              //                                                                    .readdata
		input  wire         ed_synth_h2f_bridge_reset_reset_bridge_in_reset_reset,                     //                     ed_synth_h2f_bridge_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         ddr4_wr_rd_0_in_reset_reset_bridge_in_reset_reset,                         //                         ddr4_wr_rd_0_in_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset,       //       ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset, // ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         clock_csr_out_clk_clk,                                                     //                                                   clock_csr_out_clk.clk,          Clock Input
		input  wire         ed_synth_clock_bridge_dspby2_out_clk_clk                                   //                                ed_synth_clock_bridge_dspby2_out_clk.clk,          Clock Input
	);

	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_waitrequest;   // ed_synth_h2f_bridge_m0_agent:av_waitrequest -> ed_synth_h2f_bridge_m0_translator:uav_waitrequest
	wire  [511:0] ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdata;      // ed_synth_h2f_bridge_m0_agent:av_readdata -> ed_synth_h2f_bridge_m0_translator:uav_readdata
	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_debugaccess;   // ed_synth_h2f_bridge_m0_translator:uav_debugaccess -> ed_synth_h2f_bridge_m0_agent:av_debugaccess
	wire   [27:0] ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_address;       // ed_synth_h2f_bridge_m0_translator:uav_address -> ed_synth_h2f_bridge_m0_agent:av_address
	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_read;          // ed_synth_h2f_bridge_m0_translator:uav_read -> ed_synth_h2f_bridge_m0_agent:av_read
	wire   [63:0] ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_byteenable;    // ed_synth_h2f_bridge_m0_translator:uav_byteenable -> ed_synth_h2f_bridge_m0_agent:av_byteenable
	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // ed_synth_h2f_bridge_m0_agent:av_readdatavalid -> ed_synth_h2f_bridge_m0_translator:uav_readdatavalid
	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_lock;          // ed_synth_h2f_bridge_m0_translator:uav_lock -> ed_synth_h2f_bridge_m0_agent:av_lock
	wire          ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_write;         // ed_synth_h2f_bridge_m0_translator:uav_write -> ed_synth_h2f_bridge_m0_agent:av_write
	wire  [511:0] ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_writedata;     // ed_synth_h2f_bridge_m0_translator:uav_writedata -> ed_synth_h2f_bridge_m0_agent:av_writedata
	wire    [6:0] ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_burstcount;    // ed_synth_h2f_bridge_m0_translator:uav_burstcount -> ed_synth_h2f_bridge_m0_agent:av_burstcount
	wire  [127:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdata;                            // ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_readdata -> ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_readdata
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_waitrequest;                         // ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_waitrequest -> ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_waitrequest
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_debugaccess;                         // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_debugaccess -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_debugaccess
	wire   [27:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_address;                             // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_address -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_address
	wire   [15:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_byteenable;                          // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_byteenable -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_byteenable
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_read;                                // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_read -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_read
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdatavalid;                       // ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_readdatavalid -> ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_readdatavalid
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_lock;                                // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_lock -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_lock
	wire  [127:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_writedata;                           // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_writedata -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_writedata
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_write;                               // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_write -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_write
	wire   [10:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_burstcount;                          // ddr4_wr_rd_0_emif_mm_slave_1_agent:m0_burstcount -> ddr4_wr_rd_0_emif_mm_slave_1_translator:uav_burstcount
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_valid;                        // ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_source_valid -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:in_valid
	wire  [238:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_data;                         // ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_source_data -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:in_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_ready;                        // ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:in_ready -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_source_ready
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_startofpacket;                // ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_source_startofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:in_startofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_endofpacket;                  // ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_source_endofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:in_endofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_valid;                     // ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:out_valid -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_sink_valid
	wire  [238:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_data;                      // ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:out_data -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_sink_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_ready;                     // ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_sink_ready -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:out_ready
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_startofpacket;             // ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:out_startofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_sink_startofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_endofpacket;               // ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo:out_endofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rf_sink_endofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_valid;                   // ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_src_valid -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:in_valid
	wire  [129:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_data;                    // ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_src_data -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:in_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_ready;                   // ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:in_ready -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_src_ready
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_valid;                   // ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:out_valid -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_sink_valid
	wire  [129:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_data;                    // ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:out_data -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_sink_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_ready;                   // ddr4_wr_rd_0_emif_mm_slave_1_agent:rdata_fifo_sink_ready -> ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo:out_ready
	wire  [127:0] ddr4_wr_rd_0_ocm_rd_agent_m0_readdata;                                     // ddr4_wr_rd_0_ocm_rd_translator:uav_readdata -> ddr4_wr_rd_0_ocm_rd_agent:m0_readdata
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_waitrequest;                                  // ddr4_wr_rd_0_ocm_rd_translator:uav_waitrequest -> ddr4_wr_rd_0_ocm_rd_agent:m0_waitrequest
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_debugaccess;                                  // ddr4_wr_rd_0_ocm_rd_agent:m0_debugaccess -> ddr4_wr_rd_0_ocm_rd_translator:uav_debugaccess
	wire   [27:0] ddr4_wr_rd_0_ocm_rd_agent_m0_address;                                      // ddr4_wr_rd_0_ocm_rd_agent:m0_address -> ddr4_wr_rd_0_ocm_rd_translator:uav_address
	wire   [15:0] ddr4_wr_rd_0_ocm_rd_agent_m0_byteenable;                                   // ddr4_wr_rd_0_ocm_rd_agent:m0_byteenable -> ddr4_wr_rd_0_ocm_rd_translator:uav_byteenable
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_read;                                         // ddr4_wr_rd_0_ocm_rd_agent:m0_read -> ddr4_wr_rd_0_ocm_rd_translator:uav_read
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_readdatavalid;                                // ddr4_wr_rd_0_ocm_rd_translator:uav_readdatavalid -> ddr4_wr_rd_0_ocm_rd_agent:m0_readdatavalid
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_lock;                                         // ddr4_wr_rd_0_ocm_rd_agent:m0_lock -> ddr4_wr_rd_0_ocm_rd_translator:uav_lock
	wire  [127:0] ddr4_wr_rd_0_ocm_rd_agent_m0_writedata;                                    // ddr4_wr_rd_0_ocm_rd_agent:m0_writedata -> ddr4_wr_rd_0_ocm_rd_translator:uav_writedata
	wire          ddr4_wr_rd_0_ocm_rd_agent_m0_write;                                        // ddr4_wr_rd_0_ocm_rd_agent:m0_write -> ddr4_wr_rd_0_ocm_rd_translator:uav_write
	wire    [4:0] ddr4_wr_rd_0_ocm_rd_agent_m0_burstcount;                                   // ddr4_wr_rd_0_ocm_rd_agent:m0_burstcount -> ddr4_wr_rd_0_ocm_rd_translator:uav_burstcount
	wire          ddr4_wr_rd_0_ocm_rd_agent_rf_source_valid;                                 // ddr4_wr_rd_0_ocm_rd_agent:rf_source_valid -> ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:in_valid
	wire  [238:0] ddr4_wr_rd_0_ocm_rd_agent_rf_source_data;                                  // ddr4_wr_rd_0_ocm_rd_agent:rf_source_data -> ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:in_data
	wire          ddr4_wr_rd_0_ocm_rd_agent_rf_source_ready;                                 // ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:in_ready -> ddr4_wr_rd_0_ocm_rd_agent:rf_source_ready
	wire          ddr4_wr_rd_0_ocm_rd_agent_rf_source_startofpacket;                         // ddr4_wr_rd_0_ocm_rd_agent:rf_source_startofpacket -> ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:in_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rf_source_endofpacket;                           // ddr4_wr_rd_0_ocm_rd_agent:rf_source_endofpacket -> ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:in_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_valid;                              // ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:out_valid -> ddr4_wr_rd_0_ocm_rd_agent:rf_sink_valid
	wire  [238:0] ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_data;                               // ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:out_data -> ddr4_wr_rd_0_ocm_rd_agent:rf_sink_data
	wire          ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_ready;                              // ddr4_wr_rd_0_ocm_rd_agent:rf_sink_ready -> ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:out_ready
	wire          ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_startofpacket;                      // ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:out_startofpacket -> ddr4_wr_rd_0_ocm_rd_agent:rf_sink_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_endofpacket;                        // ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo:out_endofpacket -> ddr4_wr_rd_0_ocm_rd_agent:rf_sink_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_valid;                            // ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_src_valid -> ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_sink_valid
	wire  [129:0] ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_data;                             // ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_src_data -> ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_sink_data
	wire          ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_ready;                            // ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_sink_ready -> ddr4_wr_rd_0_ocm_rd_agent:rdata_fifo_src_ready
	wire          ed_synth_h2f_bridge_m0_agent_cp_valid;                                     // ed_synth_h2f_bridge_m0_agent:cp_valid -> router:sink_valid
	wire  [669:0] ed_synth_h2f_bridge_m0_agent_cp_data;                                      // ed_synth_h2f_bridge_m0_agent:cp_data -> router:sink_data
	wire          ed_synth_h2f_bridge_m0_agent_cp_ready;                                     // router:sink_ready -> ed_synth_h2f_bridge_m0_agent:cp_ready
	wire          ed_synth_h2f_bridge_m0_agent_cp_startofpacket;                             // ed_synth_h2f_bridge_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          ed_synth_h2f_bridge_m0_agent_cp_endofpacket;                               // ed_synth_h2f_bridge_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_valid;                               // ddr4_wr_rd_0_emif_mm_slave_1_agent:rp_valid -> router_001:sink_valid
	wire  [237:0] ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_data;                                // ddr4_wr_rd_0_emif_mm_slave_1_agent:rp_data -> router_001:sink_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_ready;                               // router_001:sink_ready -> ddr4_wr_rd_0_emif_mm_slave_1_agent:rp_ready
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_startofpacket;                       // ddr4_wr_rd_0_emif_mm_slave_1_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_endofpacket;                         // ddr4_wr_rd_0_emif_mm_slave_1_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rp_valid;                                        // ddr4_wr_rd_0_ocm_rd_agent:rp_valid -> router_002:sink_valid
	wire  [237:0] ddr4_wr_rd_0_ocm_rd_agent_rp_data;                                         // ddr4_wr_rd_0_ocm_rd_agent:rp_data -> router_002:sink_data
	wire          ddr4_wr_rd_0_ocm_rd_agent_rp_ready;                                        // router_002:sink_ready -> ddr4_wr_rd_0_ocm_rd_agent:rp_ready
	wire          ddr4_wr_rd_0_ocm_rd_agent_rp_startofpacket;                                // ddr4_wr_rd_0_ocm_rd_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_agent_rp_endofpacket;                                  // ddr4_wr_rd_0_ocm_rd_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_src_valid;                                                          // router:src_valid -> ed_synth_h2f_bridge_m0_limiter:cmd_sink_valid
	wire  [669:0] router_src_data;                                                           // router:src_data -> ed_synth_h2f_bridge_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                          // ed_synth_h2f_bridge_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                        // router:src_channel -> ed_synth_h2f_bridge_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                  // router:src_startofpacket -> ed_synth_h2f_bridge_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                    // router:src_endofpacket -> ed_synth_h2f_bridge_m0_limiter:cmd_sink_endofpacket
	wire  [669:0] ed_synth_h2f_bridge_m0_limiter_cmd_src_data;                               // ed_synth_h2f_bridge_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          ed_synth_h2f_bridge_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> ed_synth_h2f_bridge_m0_limiter:cmd_src_ready
	wire    [1:0] ed_synth_h2f_bridge_m0_limiter_cmd_src_channel;                            // ed_synth_h2f_bridge_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          ed_synth_h2f_bridge_m0_limiter_cmd_src_startofpacket;                      // ed_synth_h2f_bridge_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          ed_synth_h2f_bridge_m0_limiter_cmd_src_endofpacket;                        // ed_synth_h2f_bridge_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                         // rsp_mux:src_valid -> ed_synth_h2f_bridge_m0_limiter:rsp_sink_valid
	wire  [669:0] rsp_mux_src_data;                                                          // rsp_mux:src_data -> ed_synth_h2f_bridge_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                         // ed_synth_h2f_bridge_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                       // rsp_mux:src_channel -> ed_synth_h2f_bridge_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                 // rsp_mux:src_startofpacket -> ed_synth_h2f_bridge_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                   // rsp_mux:src_endofpacket -> ed_synth_h2f_bridge_m0_limiter:rsp_sink_endofpacket
	wire          ed_synth_h2f_bridge_m0_limiter_rsp_src_valid;                              // ed_synth_h2f_bridge_m0_limiter:rsp_src_valid -> ed_synth_h2f_bridge_m0_agent:rp_valid
	wire  [669:0] ed_synth_h2f_bridge_m0_limiter_rsp_src_data;                               // ed_synth_h2f_bridge_m0_limiter:rsp_src_data -> ed_synth_h2f_bridge_m0_agent:rp_data
	wire          ed_synth_h2f_bridge_m0_limiter_rsp_src_ready;                              // ed_synth_h2f_bridge_m0_agent:rp_ready -> ed_synth_h2f_bridge_m0_limiter:rsp_src_ready
	wire    [1:0] ed_synth_h2f_bridge_m0_limiter_rsp_src_channel;                            // ed_synth_h2f_bridge_m0_limiter:rsp_src_channel -> ed_synth_h2f_bridge_m0_agent:rp_channel
	wire          ed_synth_h2f_bridge_m0_limiter_rsp_src_startofpacket;                      // ed_synth_h2f_bridge_m0_limiter:rsp_src_startofpacket -> ed_synth_h2f_bridge_m0_agent:rp_startofpacket
	wire          ed_synth_h2f_bridge_m0_limiter_rsp_src_endofpacket;                        // ed_synth_h2f_bridge_m0_limiter:rsp_src_endofpacket -> ed_synth_h2f_bridge_m0_agent:rp_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_valid;                           // ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_valid -> ddr4_wr_rd_0_ocm_rd_agent:cp_valid
	wire  [237:0] ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_data;                            // ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_data -> ddr4_wr_rd_0_ocm_rd_agent:cp_data
	wire          ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_ready;                           // ddr4_wr_rd_0_ocm_rd_agent:cp_ready -> ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_ready
	wire    [1:0] ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_channel;                         // ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_channel -> ddr4_wr_rd_0_ocm_rd_agent:cp_channel
	wire          ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_startofpacket;                   // ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_startofpacket -> ddr4_wr_rd_0_ocm_rd_agent:cp_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_endofpacket;                     // ddr4_wr_rd_0_ocm_rd_burst_adapter:source0_endofpacket -> ddr4_wr_rd_0_ocm_rd_agent:cp_endofpacket
	wire          cmd_demux_src1_valid;                                                      // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [669:0] cmd_demux_src1_data;                                                       // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                      // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [1:0] cmd_demux_src1_channel;                                                    // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                              // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                  // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [669:0] rsp_demux_001_src0_data;                                                   // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                  // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [1:0] rsp_demux_001_src0_channel;                                                // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                          // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                            // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          cmd_mux_src_valid;                                                         // cmd_mux:src_valid -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_valid
	wire  [669:0] cmd_mux_src_data;                                                          // cmd_mux:src_data -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                         // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                       // cmd_mux:src_channel -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                 // cmd_mux:src_startofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                   // cmd_mux:src_endofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:in_endofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_valid;                  // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_valid -> ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_valid
	wire  [237:0] ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_data;                   // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_data -> ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_ready;                  // ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_ready -> ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_ready
	wire    [1:0] ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_channel;                // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_channel -> ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_channel
	wire          ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_startofpacket;          // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_startofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_startofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_endofpacket;            // ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter:out_endofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_agent:cp_endofpacket
	wire          router_001_src_valid;                                                      // router_001:src_valid -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_valid
	wire  [237:0] router_001_src_data;                                                       // router_001:src_data -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_data
	wire          router_001_src_ready;                                                      // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                    // router_001:src_channel -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_channel
	wire          router_001_src_startofpacket;                                              // router_001:src_startofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_startofpacket
	wire          router_001_src_endofpacket;                                                // router_001:src_endofpacket -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:in_endofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_valid;                  // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [669:0] ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_data;                   // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_ready;                  // rsp_demux:sink_ready -> ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_ready
	wire    [1:0] ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_channel;                // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_startofpacket;          // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_endofpacket;            // ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_002_src_valid;                                                      // router_002:src_valid -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_valid
	wire  [237:0] router_002_src_data;                                                       // router_002:src_data -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                                      // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                    // router_002:src_channel -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                              // router_002:src_startofpacket -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                                // router_002:src_endofpacket -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:in_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_valid;                           // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [669:0] ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_data;                            // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_ready;                           // rsp_demux_001:sink_ready -> ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_ready
	wire    [1:0] ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_channel;                         // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_startofpacket;                   // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_endofpacket;                     // ddr4_wr_rd_0_ocm_rd_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                     // cmd_mux_001:src_valid -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_valid
	wire  [669:0] cmd_mux_001_src_data;                                                      // cmd_mux_001:src_data -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                                     // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire    [1:0] cmd_mux_001_src_channel;                                                   // cmd_mux_001:src_channel -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                             // cmd_mux_001:src_startofpacket -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                               // cmd_mux_001:src_endofpacket -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:in_endofpacket
	wire          ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_valid;                           // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_valid -> ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_valid
	wire  [237:0] ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_data;                            // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_data -> ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_data
	wire          ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_ready;                           // ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_ready -> ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_ready
	wire    [1:0] ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_channel;                         // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_channel -> ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_channel
	wire          ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_startofpacket;                   // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_startofpacket -> ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_startofpacket
	wire          ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_endofpacket;                     // ddr4_wr_rd_0_ocm_rd_cmd_width_adapter:out_endofpacket -> ddr4_wr_rd_0_ocm_rd_burst_adapter:sink0_endofpacket
	wire          cmd_demux_src0_valid;                                                      // cmd_demux:src0_valid -> crosser:in_valid
	wire  [669:0] cmd_demux_src0_data;                                                       // cmd_demux:src0_data -> crosser:in_data
	wire          cmd_demux_src0_ready;                                                      // crosser:in_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                    // cmd_demux:src0_channel -> crosser:in_channel
	wire          cmd_demux_src0_startofpacket;                                              // cmd_demux:src0_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                // cmd_demux:src0_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                         // crosser:out_valid -> cmd_mux:sink0_valid
	wire  [669:0] crosser_out_data;                                                          // crosser:out_data -> cmd_mux:sink0_data
	wire          crosser_out_ready;                                                         // cmd_mux:sink0_ready -> crosser:out_ready
	wire    [1:0] crosser_out_channel;                                                       // crosser:out_channel -> cmd_mux:sink0_channel
	wire          crosser_out_startofpacket;                                                 // crosser:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                   // crosser:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                      // rsp_demux:src0_valid -> crosser_001:in_valid
	wire  [669:0] rsp_demux_src0_data;                                                       // rsp_demux:src0_data -> crosser_001:in_data
	wire          rsp_demux_src0_ready;                                                      // crosser_001:in_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                    // rsp_demux:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_src0_startofpacket;                                              // rsp_demux:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                // rsp_demux:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                     // crosser_001:out_valid -> rsp_mux:sink0_valid
	wire  [669:0] crosser_001_out_data;                                                      // crosser_001:out_data -> rsp_mux:sink0_data
	wire          crosser_001_out_ready;                                                     // rsp_mux:sink0_ready -> crosser_001:out_ready
	wire    [1:0] crosser_001_out_channel;                                                   // crosser_001:out_channel -> rsp_mux:sink0_channel
	wire          crosser_001_out_startofpacket;                                             // crosser_001:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          crosser_001_out_endofpacket;                                               // crosser_001:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire    [1:0] ed_synth_h2f_bridge_m0_limiter_cmd_valid_data;                             // ed_synth_h2f_bridge_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	ed_synth_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (28),
		.AV_DATA_W                   (512),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (64),
		.UAV_ADDRESS_W               (28),
		.UAV_BURSTCOUNT_W            (7),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (64),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) ed_synth_h2f_bridge_m0_translator (
		.clk                    (clock_csr_out_clk_clk),                                                     //   input,    width = 1,                       clk.clk
		.reset                  (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1,                     reset.reset
		.uav_address            (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_address),       //  output,   width = 28, avalon_universal_master_0.address
		.uav_burstcount         (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_burstcount),    //  output,    width = 7,                          .burstcount
		.uav_read               (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_read),          //  output,    width = 1,                          .read
		.uav_write              (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_write),         //  output,    width = 1,                          .write
		.uav_waitrequest        (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 64,                          .byteenable
		.uav_readdata           (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 512,                          .readdata
		.uav_writedata          (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 512,                          .writedata
		.uav_lock               (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_lock),          //  output,    width = 1,                          .lock
		.uav_debugaccess        (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //  output,    width = 1,                          .debugaccess
		.av_address             (ed_synth_h2f_bridge_m0_address),                                            //   input,   width = 28,      avalon_anti_master_0.address
		.av_waitrequest         (ed_synth_h2f_bridge_m0_waitrequest),                                        //  output,    width = 1,                          .waitrequest
		.av_burstcount          (ed_synth_h2f_bridge_m0_burstcount),                                         //   input,    width = 1,                          .burstcount
		.av_byteenable          (ed_synth_h2f_bridge_m0_byteenable),                                         //   input,   width = 64,                          .byteenable
		.av_read                (ed_synth_h2f_bridge_m0_read),                                               //   input,    width = 1,                          .read
		.av_readdata            (ed_synth_h2f_bridge_m0_readdata),                                           //  output,  width = 512,                          .readdata
		.av_readdatavalid       (ed_synth_h2f_bridge_m0_readdatavalid),                                      //  output,    width = 1,                          .readdatavalid
		.av_write               (ed_synth_h2f_bridge_m0_write),                                              //   input,    width = 1,                          .write
		.av_writedata           (ed_synth_h2f_bridge_m0_writedata),                                          //   input,  width = 512,                          .writedata
		.av_debugaccess         (ed_synth_h2f_bridge_m0_debugaccess),                                        //   input,    width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                         
		.av_chipselect          (1'b0),                                                                      // (terminated),                                         
		.av_lock                (1'b0),                                                                      // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                         
		.uav_clken              (),                                                                          // (terminated),                                         
		.av_clken               (1'b1),                                                                      // (terminated),                                         
		.uav_response           (2'b00),                                                                     // (terminated),                                         
		.av_response            (),                                                                          // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                         
		.av_writeresponsevalid  ()                                                                           // (terminated),                                         
	);

	ed_synth_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (21),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (7),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (11),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ddr4_wr_rd_0_emif_mm_slave_1_translator (
		.clk                    (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,                      clk.clk
		.reset                  (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_address),                             //   input,   width = 28, avalon_universal_slave_0.address
		.uav_burstcount         (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_burstcount),                          //   input,   width = 11,                         .burstcount
		.uav_read               (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_read),                                //   input,    width = 1,                         .read
		.uav_write              (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_write),                               //   input,    width = 1,                         .write
		.uav_waitrequest        (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_waitrequest),                         //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdatavalid),                       //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_byteenable),                          //   input,   width = 16,                         .byteenable
		.uav_readdata           (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdata),                            //  output,  width = 128,                         .readdata
		.uav_writedata          (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_writedata),                           //   input,  width = 128,                         .writedata
		.uav_lock               (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_lock),                                //   input,    width = 1,                         .lock
		.uav_debugaccess        (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_debugaccess),                         //   input,    width = 1,                         .debugaccess
		.av_address             (ddr4_wr_rd_0_emif_mm_slave_1_address),                                      //  output,   width = 21,      avalon_anti_slave_0.address
		.av_write               (ddr4_wr_rd_0_emif_mm_slave_1_write),                                        //  output,    width = 1,                         .write
		.av_read                (ddr4_wr_rd_0_emif_mm_slave_1_read),                                         //  output,    width = 1,                         .read
		.av_readdata            (ddr4_wr_rd_0_emif_mm_slave_1_readdata),                                     //   input,  width = 128,                         .readdata
		.av_writedata           (ddr4_wr_rd_0_emif_mm_slave_1_writedata),                                    //  output,  width = 128,                         .writedata
		.av_burstcount          (ddr4_wr_rd_0_emif_mm_slave_1_burstcount),                                   //  output,    width = 7,                         .burstcount
		.av_byteenable          (ddr4_wr_rd_0_emif_mm_slave_1_byteenable),                                   //  output,   width = 16,                         .byteenable
		.av_readdatavalid       (ddr4_wr_rd_0_emif_mm_slave_1_readdatavalid),                                //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (ddr4_wr_rd_0_emif_mm_slave_1_waitrequest),                                  //   input,    width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (),                                                                          // (terminated),                                        
		.av_writebyteenable     (),                                                                          // (terminated),                                        
		.av_lock                (),                                                                          // (terminated),                                        
		.av_chipselect          (),                                                                          // (terminated),                                        
		.av_clken               (),                                                                          // (terminated),                                        
		.uav_clken              (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (),                                                                          // (terminated),                                        
		.av_outputenable        (),                                                                          // (terminated),                                        
		.uav_response           (),                                                                          // (terminated),                                        
		.av_response            (2'b00),                                                                     // (terminated),                                        
		.uav_writeresponsevalid (),                                                                          // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                       // (terminated),                                        
	);

	ed_synth_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ddr4_wr_rd_0_ocm_rd_translator (
		.clk                    (clock_csr_out_clk_clk),                                               //   input,    width = 1,                      clk.clk
		.reset                  (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (ddr4_wr_rd_0_ocm_rd_agent_m0_address),                                //   input,   width = 28, avalon_universal_slave_0.address
		.uav_burstcount         (ddr4_wr_rd_0_ocm_rd_agent_m0_burstcount),                             //   input,    width = 5,                         .burstcount
		.uav_read               (ddr4_wr_rd_0_ocm_rd_agent_m0_read),                                   //   input,    width = 1,                         .read
		.uav_write              (ddr4_wr_rd_0_ocm_rd_agent_m0_write),                                  //   input,    width = 1,                         .write
		.uav_waitrequest        (ddr4_wr_rd_0_ocm_rd_agent_m0_waitrequest),                            //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (ddr4_wr_rd_0_ocm_rd_agent_m0_readdatavalid),                          //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (ddr4_wr_rd_0_ocm_rd_agent_m0_byteenable),                             //   input,   width = 16,                         .byteenable
		.uav_readdata           (ddr4_wr_rd_0_ocm_rd_agent_m0_readdata),                               //  output,  width = 128,                         .readdata
		.uav_writedata          (ddr4_wr_rd_0_ocm_rd_agent_m0_writedata),                              //   input,  width = 128,                         .writedata
		.uav_lock               (ddr4_wr_rd_0_ocm_rd_agent_m0_lock),                                   //   input,    width = 1,                         .lock
		.uav_debugaccess        (ddr4_wr_rd_0_ocm_rd_agent_m0_debugaccess),                            //   input,    width = 1,                         .debugaccess
		.av_address             (ddr4_wr_rd_0_ocm_rd_address),                                         //  output,   width = 13,      avalon_anti_slave_0.address
		.av_read                (ddr4_wr_rd_0_ocm_rd_read),                                            //  output,    width = 1,                         .read
		.av_readdata            (ddr4_wr_rd_0_ocm_rd_readdata),                                        //   input,  width = 128,                         .readdata
		.av_write               (),                                                                    // (terminated),                                        
		.av_writedata           (),                                                                    // (terminated),                                        
		.av_begintransfer       (),                                                                    // (terminated),                                        
		.av_beginbursttransfer  (),                                                                    // (terminated),                                        
		.av_burstcount          (),                                                                    // (terminated),                                        
		.av_byteenable          (),                                                                    // (terminated),                                        
		.av_readdatavalid       (1'b0),                                                                // (terminated),                                        
		.av_waitrequest         (1'b0),                                                                // (terminated),                                        
		.av_writebyteenable     (),                                                                    // (terminated),                                        
		.av_lock                (),                                                                    // (terminated),                                        
		.av_chipselect          (),                                                                    // (terminated),                                        
		.av_clken               (),                                                                    // (terminated),                                        
		.uav_clken              (1'b0),                                                                // (terminated),                                        
		.av_debugaccess         (),                                                                    // (terminated),                                        
		.av_outputenable        (),                                                                    // (terminated),                                        
		.uav_response           (),                                                                    // (terminated),                                        
		.av_response            (2'b00),                                                               // (terminated),                                        
		.uav_writeresponsevalid (),                                                                    // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                 // (terminated),                                        
	);

	ed_synth_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (654),
		.PKT_DOMAIN_H              (653),
		.PKT_DOMAIN_L              (652),
		.PKT_SNOOP_H               (651),
		.PKT_SNOOP_L               (648),
		.PKT_BARRIER_H             (647),
		.PKT_BARRIER_L             (646),
		.PKT_ORI_BURST_SIZE_H      (645),
		.PKT_ORI_BURST_SIZE_L      (643),
		.PKT_RESPONSE_STATUS_H     (642),
		.PKT_RESPONSE_STATUS_L     (641),
		.PKT_QOS_H                 (630),
		.PKT_QOS_L                 (630),
		.PKT_DATA_SIDEBAND_H       (628),
		.PKT_DATA_SIDEBAND_L       (628),
		.PKT_ADDR_SIDEBAND_H       (627),
		.PKT_ADDR_SIDEBAND_L       (627),
		.PKT_BURST_TYPE_H          (626),
		.PKT_BURST_TYPE_L          (625),
		.PKT_CACHE_H               (640),
		.PKT_CACHE_L               (637),
		.PKT_THREAD_ID_H           (633),
		.PKT_THREAD_ID_L           (633),
		.PKT_BURST_SIZE_H          (624),
		.PKT_BURST_SIZE_L          (622),
		.PKT_TRANS_EXCLUSIVE       (609),
		.PKT_TRANS_LOCK            (608),
		.PKT_BEGIN_BURST           (629),
		.PKT_PROTECTION_H          (636),
		.PKT_PROTECTION_L          (634),
		.PKT_BURSTWRAP_H           (621),
		.PKT_BURSTWRAP_L           (621),
		.PKT_BYTE_CNT_H            (620),
		.PKT_BYTE_CNT_L            (610),
		.PKT_ADDR_H                (603),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (604),
		.PKT_TRANS_POSTED          (605),
		.PKT_TRANS_WRITE           (606),
		.PKT_TRANS_READ            (607),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (631),
		.PKT_SRC_ID_L              (631),
		.PKT_DEST_ID_H             (632),
		.PKT_DEST_ID_L             (632),
		.PKT_POISON_H              (655),
		.PKT_POISON_L              (655),
		.PKT_DATACHK_H             (656),
		.PKT_DATACHK_L             (656),
		.PKT_ADDRCHK_H             (659),
		.PKT_ADDRCHK_L             (658),
		.PKT_SAI_H                 (660),
		.PKT_SAI_L                 (660),
		.PKT_USER_DATA_H           (657),
		.PKT_USER_DATA_L           (657),
		.ST_DATA_W                 (670),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (7),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) ed_synth_h2f_bridge_m0_agent (
		.clk                   (clock_csr_out_clk_clk),                                                     //   input,    width = 1,       clk.clk
		.reset                 (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_address),       //   input,   width = 28,        av.address
		.av_write              (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_writedata),     //   input,  width = 512,          .writedata
		.av_readdata           (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdata),      //  output,  width = 512,          .readdata
		.av_waitrequest        (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_byteenable),    //   input,   width = 64,          .byteenable
		.av_burstcount         (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 7,          .burstcount
		.av_debugaccess        (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (ed_synth_h2f_bridge_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (ed_synth_h2f_bridge_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (ed_synth_h2f_bridge_m0_agent_cp_data),                                      //  output,  width = 670,          .data
		.cp_startofpacket      (ed_synth_h2f_bridge_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (ed_synth_h2f_bridge_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (ed_synth_h2f_bridge_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (ed_synth_h2f_bridge_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (ed_synth_h2f_bridge_m0_limiter_rsp_src_data),                               //   input,  width = 670,          .data
		.rp_channel            (ed_synth_h2f_bridge_m0_limiter_rsp_src_channel),                            //   input,    width = 2,          .channel
		.rp_startofpacket      (ed_synth_h2f_bridge_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (ed_synth_h2f_bridge_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (ed_synth_h2f_bridge_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                          // (terminated),                         
		.av_writeresponsevalid ()                                                                           // (terminated),                         
	);

	ed_synth_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (213),
		.PKT_ORI_BURST_SIZE_L      (211),
		.PKT_RESPONSE_STATUS_H     (210),
		.PKT_RESPONSE_STATUS_L     (209),
		.PKT_BURST_SIZE_H          (192),
		.PKT_BURST_SIZE_L          (190),
		.PKT_TRANS_LOCK            (176),
		.PKT_BEGIN_BURST           (197),
		.PKT_PROTECTION_H          (204),
		.PKT_PROTECTION_L          (202),
		.PKT_BURSTWRAP_H           (189),
		.PKT_BURSTWRAP_L           (189),
		.PKT_BYTE_CNT_H            (188),
		.PKT_BYTE_CNT_L            (178),
		.PKT_ADDR_H                (171),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (172),
		.PKT_TRANS_POSTED          (173),
		.PKT_TRANS_WRITE           (174),
		.PKT_TRANS_READ            (175),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (199),
		.PKT_SRC_ID_L              (199),
		.PKT_DEST_ID_H             (200),
		.PKT_DEST_ID_L             (200),
		.PKT_POISON_H              (223),
		.PKT_POISON_L              (223),
		.PKT_DATACHK_H             (224),
		.PKT_DATACHK_L             (224),
		.PKT_SAI_H                 (228),
		.PKT_SAI_L                 (228),
		.PKT_ADDRCHK_H             (227),
		.PKT_ADDRCHK_L             (226),
		.PKT_USER_DATA_H           (225),
		.PKT_USER_DATA_L           (225),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (238),
		.AVS_BURSTCOUNT_W          (11),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ddr4_wr_rd_0_emif_mm_slave_1_agent (
		.clk                     (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_address),                             //  output,   width = 28,              m0.address
		.m0_burstcount           (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_burstcount),                          //  output,   width = 11,                .burstcount
		.m0_byteenable           (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_byteenable),                          //  output,   width = 16,                .byteenable
		.m0_debugaccess          (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_debugaccess),                         //  output,    width = 1,                .debugaccess
		.m0_lock                 (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_lock),                                //  output,    width = 1,                .lock
		.m0_readdata             (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdata),                            //   input,  width = 128,                .readdata
		.m0_readdatavalid        (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_readdatavalid),                       //   input,    width = 1,                .readdatavalid
		.m0_read                 (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_read),                                //  output,    width = 1,                .read
		.m0_waitrequest          (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_waitrequest),                         //   input,    width = 1,                .waitrequest
		.m0_writedata            (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_writedata),                           //  output,  width = 128,                .writedata
		.m0_write                (ddr4_wr_rd_0_emif_mm_slave_1_agent_m0_write),                               //  output,    width = 1,                .write
		.rp_endofpacket          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_endofpacket),                         //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_ready),                               //   input,    width = 1,                .ready
		.rp_valid                (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_valid),                               //  output,    width = 1,                .valid
		.rp_data                 (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_data),                                //  output,  width = 238,                .data
		.rp_startofpacket        (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_startofpacket),                       //  output,    width = 1,                .startofpacket
		.cp_ready                (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_ready),                  //  output,    width = 1,              cp.ready
		.cp_valid                (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_valid),                  //   input,    width = 1,                .valid
		.cp_data                 (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_data),                   //   input,  width = 238,                .data
		.cp_startofpacket        (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_startofpacket),          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_endofpacket),            //   input,    width = 1,                .endofpacket
		.cp_channel              (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_channel),                //   input,    width = 2,                .channel
		.rf_sink_ready           (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_ready),                     //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_valid),                     //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_startofpacket),             //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_endofpacket),               //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_data),                      //   input,  width = 239,                .data
		.rf_source_ready         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_ready),                        //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_valid),                        //  output,    width = 1,                .valid
		.rf_source_startofpacket (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_startofpacket),                //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_endofpacket),                  //  output,    width = 1,                .endofpacket
		.rf_source_data          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_data),                         //  output,  width = 239,                .data
		.rdata_fifo_sink_ready   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_ready),                   //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_valid),                   //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_data),                    //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_ready),                   //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_valid),                   //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_data),                    //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                       // (terminated),                               
	);

	ed_synth_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (239),
		.FIFO_DEPTH          (65),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo (
		.clk               (ed_synth_clock_bridge_dspby2_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset             (ddr4_wr_rd_0_in_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_data),             //   input,  width = 239,        in.data
		.in_valid          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ddr4_wr_rd_0_emif_mm_slave_1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_data),          //  output,  width = 239,       out.data
		.out_valid         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated),                         
		.csr_read          (1'b0),                                                          // (terminated),                         
		.csr_write         (1'b0),                                                          // (terminated),                         
		.csr_readdata      (),                                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                         
		.almost_full_data  (),                                                              // (terminated),                         
		.almost_empty_data (),                                                              // (terminated),                         
		.in_empty          (1'b0),                                                          // (terminated),                         
		.out_empty         (),                                                              // (terminated),                         
		.in_error          (1'b0),                                                          // (terminated),                         
		.out_error         (),                                                              // (terminated),                         
		.in_channel        (1'b0),                                                          // (terminated),                         
		.out_channel       ()                                                               // (terminated),                         
	);

	ed_synth_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (130),
		.FIFO_DEPTH          (512),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo (
		.clk               (ed_synth_clock_bridge_dspby2_out_clk_clk),                //   input,    width = 1,       clk.clk
		.reset             (ddr4_wr_rd_0_in_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_data           (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_data),  //   input,  width = 130,        in.data
		.in_valid          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_valid), //   input,    width = 1,          .valid
		.in_ready          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_src_ready), //  output,    width = 1,          .ready
		.out_data          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_data),  //  output,  width = 130,       out.data
		.out_valid         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_valid), //  output,    width = 1,          .valid
		.out_ready         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rdata_fifo_out_ready), //   input,    width = 1,          .ready
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_startofpacket  (1'b0),                                                    // (terminated),                         
		.in_endofpacket    (1'b0),                                                    // (terminated),                         
		.out_startofpacket (),                                                        // (terminated),                         
		.out_endofpacket   (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	ed_synth_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (213),
		.PKT_ORI_BURST_SIZE_L      (211),
		.PKT_RESPONSE_STATUS_H     (210),
		.PKT_RESPONSE_STATUS_L     (209),
		.PKT_BURST_SIZE_H          (192),
		.PKT_BURST_SIZE_L          (190),
		.PKT_TRANS_LOCK            (176),
		.PKT_BEGIN_BURST           (197),
		.PKT_PROTECTION_H          (204),
		.PKT_PROTECTION_L          (202),
		.PKT_BURSTWRAP_H           (189),
		.PKT_BURSTWRAP_L           (189),
		.PKT_BYTE_CNT_H            (188),
		.PKT_BYTE_CNT_L            (178),
		.PKT_ADDR_H                (171),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (172),
		.PKT_TRANS_POSTED          (173),
		.PKT_TRANS_WRITE           (174),
		.PKT_TRANS_READ            (175),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (199),
		.PKT_SRC_ID_L              (199),
		.PKT_DEST_ID_H             (200),
		.PKT_DEST_ID_L             (200),
		.PKT_POISON_H              (223),
		.PKT_POISON_L              (223),
		.PKT_DATACHK_H             (224),
		.PKT_DATACHK_L             (224),
		.PKT_SAI_H                 (228),
		.PKT_SAI_L                 (228),
		.PKT_ADDRCHK_H             (227),
		.PKT_ADDRCHK_L             (226),
		.PKT_USER_DATA_H           (225),
		.PKT_USER_DATA_L           (225),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (238),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ddr4_wr_rd_0_ocm_rd_agent (
		.clk                     (clock_csr_out_clk_clk),                                               //   input,    width = 1,             clk.clk
		.reset                   (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (ddr4_wr_rd_0_ocm_rd_agent_m0_address),                                //  output,   width = 28,              m0.address
		.m0_burstcount           (ddr4_wr_rd_0_ocm_rd_agent_m0_burstcount),                             //  output,    width = 5,                .burstcount
		.m0_byteenable           (ddr4_wr_rd_0_ocm_rd_agent_m0_byteenable),                             //  output,   width = 16,                .byteenable
		.m0_debugaccess          (ddr4_wr_rd_0_ocm_rd_agent_m0_debugaccess),                            //  output,    width = 1,                .debugaccess
		.m0_lock                 (ddr4_wr_rd_0_ocm_rd_agent_m0_lock),                                   //  output,    width = 1,                .lock
		.m0_readdata             (ddr4_wr_rd_0_ocm_rd_agent_m0_readdata),                               //   input,  width = 128,                .readdata
		.m0_readdatavalid        (ddr4_wr_rd_0_ocm_rd_agent_m0_readdatavalid),                          //   input,    width = 1,                .readdatavalid
		.m0_read                 (ddr4_wr_rd_0_ocm_rd_agent_m0_read),                                   //  output,    width = 1,                .read
		.m0_waitrequest          (ddr4_wr_rd_0_ocm_rd_agent_m0_waitrequest),                            //   input,    width = 1,                .waitrequest
		.m0_writedata            (ddr4_wr_rd_0_ocm_rd_agent_m0_writedata),                              //  output,  width = 128,                .writedata
		.m0_write                (ddr4_wr_rd_0_ocm_rd_agent_m0_write),                                  //  output,    width = 1,                .write
		.rp_endofpacket          (ddr4_wr_rd_0_ocm_rd_agent_rp_endofpacket),                            //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ddr4_wr_rd_0_ocm_rd_agent_rp_ready),                                  //   input,    width = 1,                .ready
		.rp_valid                (ddr4_wr_rd_0_ocm_rd_agent_rp_valid),                                  //  output,    width = 1,                .valid
		.rp_data                 (ddr4_wr_rd_0_ocm_rd_agent_rp_data),                                   //  output,  width = 238,                .data
		.rp_startofpacket        (ddr4_wr_rd_0_ocm_rd_agent_rp_startofpacket),                          //  output,    width = 1,                .startofpacket
		.cp_ready                (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_ready),                     //  output,    width = 1,              cp.ready
		.cp_valid                (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_valid),                     //   input,    width = 1,                .valid
		.cp_data                 (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_data),                      //   input,  width = 238,                .data
		.cp_startofpacket        (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_startofpacket),             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_endofpacket),               //   input,    width = 1,                .endofpacket
		.cp_channel              (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_channel),                   //   input,    width = 2,                .channel
		.rf_sink_ready           (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_ready),                        //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_valid),                        //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_startofpacket),                //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_endofpacket),                  //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_data),                         //   input,  width = 239,                .data
		.rf_source_ready         (ddr4_wr_rd_0_ocm_rd_agent_rf_source_ready),                           //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ddr4_wr_rd_0_ocm_rd_agent_rf_source_valid),                           //  output,    width = 1,                .valid
		.rf_source_startofpacket (ddr4_wr_rd_0_ocm_rd_agent_rf_source_startofpacket),                   //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ddr4_wr_rd_0_ocm_rd_agent_rf_source_endofpacket),                     //  output,    width = 1,                .endofpacket
		.rf_source_data          (ddr4_wr_rd_0_ocm_rd_agent_rf_source_data),                            //  output,  width = 239,                .data
		.rdata_fifo_sink_ready   (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_ready),                      //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_valid),                      //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_data),                       //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_ready),                      //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_valid),                      //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ddr4_wr_rd_0_ocm_rd_agent_rdata_fifo_src_data),                       //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                               // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                 // (terminated),                               
	);

	ed_synth_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (239),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo (
		.clk               (clock_csr_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (ed_synth_h2f_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (ddr4_wr_rd_0_ocm_rd_agent_rf_source_data),              //   input,  width = 239,        in.data
		.in_valid          (ddr4_wr_rd_0_ocm_rd_agent_rf_source_valid),             //   input,    width = 1,          .valid
		.in_ready          (ddr4_wr_rd_0_ocm_rd_agent_rf_source_ready),             //  output,    width = 1,          .ready
		.in_startofpacket  (ddr4_wr_rd_0_ocm_rd_agent_rf_source_startofpacket),     //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ddr4_wr_rd_0_ocm_rd_agent_rf_source_endofpacket),       //   input,    width = 1,          .endofpacket
		.out_data          (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_data),           //  output,  width = 239,       out.data
		.out_valid         (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_valid),          //  output,    width = 1,          .valid
		.out_ready         (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_ready),          //   input,    width = 1,          .ready
		.out_startofpacket (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_startofpacket),  //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ddr4_wr_rd_0_ocm_rd_agent_rsp_fifo_out_endofpacket),    //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	ed_synth_altera_merlin_router_1921_jb32znq router (
		.sink_ready         (ed_synth_h2f_bridge_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (ed_synth_h2f_bridge_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (ed_synth_h2f_bridge_m0_agent_cp_data),                                //   input,  width = 670,          .data
		.sink_startofpacket (ed_synth_h2f_bridge_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ed_synth_h2f_bridge_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset              (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                     //  output,  width = 670,          .data
		.src_channel        (router_src_channel),                                                  //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                               //  output,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_router_1921_lddaspi router_001 (
		.sink_ready         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_data),                                //   input,  width = 238,          .data
		.sink_startofpacket (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ddr4_wr_rd_0_emif_mm_slave_1_agent_rp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                       //  output,  width = 238,          .data
		.src_channel        (router_001_src_channel),                                                    //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                 //  output,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_router_1921_lddaspi router_002 (
		.sink_ready         (ddr4_wr_rd_0_ocm_rd_agent_rp_ready),                                  //  output,    width = 1,      sink.ready
		.sink_valid         (ddr4_wr_rd_0_ocm_rd_agent_rp_valid),                                  //   input,    width = 1,          .valid
		.sink_data          (ddr4_wr_rd_0_ocm_rd_agent_rp_data),                                   //   input,  width = 238,          .data
		.sink_startofpacket (ddr4_wr_rd_0_ocm_rd_agent_rp_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ddr4_wr_rd_0_ocm_rd_agent_rp_endofpacket),                            //   input,    width = 1,          .endofpacket
		.clk                (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset              (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                                //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                                //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                                 //  output,  width = 238,          .data
		.src_channel        (router_002_src_channel),                                              //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                           //  output,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_traffic_limiter_1921_png7fji #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (632),
		.PKT_DEST_ID_L                        (632),
		.PKT_SRC_ID_H                         (631),
		.PKT_SRC_ID_L                         (631),
		.PKT_BYTE_CNT_H                       (620),
		.PKT_BYTE_CNT_L                       (610),
		.PKT_BYTEEN_H                         (575),
		.PKT_BYTEEN_L                         (512),
		.PKT_TRANS_POSTED                     (605),
		.PKT_TRANS_WRITE                      (606),
		.PKT_TRANS_SEQ_H                      (669),
		.PKT_TRANS_SEQ_L                      (663),
		.MAX_OUTSTANDING_RESPONSES            (69),
		.PIPELINED                            (0),
		.ST_DATA_W                            (670),
		.ST_CHANNEL_W                         (2),
		.VALID_WIDTH                          (2),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) ed_synth_h2f_bridge_m0_limiter (
		.clk                    (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset                  (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                    //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                    //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                     //   input,  width = 670,          .data
		.cmd_sink_channel       (router_src_channel),                                                  //   input,    width = 2,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                              //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (ed_synth_h2f_bridge_m0_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (ed_synth_h2f_bridge_m0_limiter_cmd_src_data),                         //  output,  width = 670,          .data
		.cmd_src_channel        (ed_synth_h2f_bridge_m0_limiter_cmd_src_channel),                      //  output,    width = 2,          .channel
		.cmd_src_startofpacket  (ed_synth_h2f_bridge_m0_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (ed_synth_h2f_bridge_m0_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                   //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                   //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                 //   input,    width = 2,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                    //   input,  width = 670,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (ed_synth_h2f_bridge_m0_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (ed_synth_h2f_bridge_m0_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (ed_synth_h2f_bridge_m0_limiter_rsp_src_data),                         //  output,  width = 670,          .data
		.rsp_src_channel        (ed_synth_h2f_bridge_m0_limiter_rsp_src_channel),                      //  output,    width = 2,          .channel
		.rsp_src_startofpacket  (ed_synth_h2f_bridge_m0_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (ed_synth_h2f_bridge_m0_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (ed_synth_h2f_bridge_m0_limiter_cmd_valid_data)                        //  output,    width = 2, cmd_valid.data
	);

	ed_synth_altera_merlin_burst_adapter_1932_nqmwb7q #(
		.PKT_ADDR_H                (171),
		.PKT_ADDR_L                (144),
		.PKT_BEGIN_BURST           (197),
		.PKT_BYTE_CNT_H            (188),
		.PKT_BYTE_CNT_L            (178),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_BURST_SIZE_H          (192),
		.PKT_BURST_SIZE_L          (190),
		.PKT_BURST_TYPE_H          (194),
		.PKT_BURST_TYPE_L          (193),
		.PKT_BURSTWRAP_H           (189),
		.PKT_BURSTWRAP_L           (189),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (172),
		.PKT_TRANS_WRITE           (174),
		.PKT_TRANS_READ            (175),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (238),
		.ST_CHANNEL_W              (2),
		.OUT_BYTE_CNT_H            (182),
		.OUT_BURSTWRAP_H           (189),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) ddr4_wr_rd_0_ocm_rd_burst_adapter (
		.clk                   (clock_csr_out_clk_clk),                                               //   input,    width = 1,       cr0.clk
		.reset                 (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_valid),                     //   input,    width = 1,     sink0.valid
		.sink0_data            (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_data),                      //   input,  width = 238,          .data
		.sink0_channel         (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_channel),                   //   input,    width = 2,          .channel
		.sink0_startofpacket   (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink0_ready           (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_ready),                     //  output,    width = 1,          .ready
		.source0_valid         (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_valid),                     //  output,    width = 1,   source0.valid
		.source0_data          (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_data),                      //  output,  width = 238,          .data
		.source0_channel       (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_channel),                   //  output,    width = 2,          .channel
		.source0_startofpacket (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_startofpacket),             //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_endofpacket),               //  output,    width = 1,          .endofpacket
		.source0_ready         (ddr4_wr_rd_0_ocm_rd_burst_adapter_source0_ready)                      //   input,    width = 1,          .ready
	);

	ed_synth_altera_merlin_demultiplexer_1921_3b7u5vy cmd_demux (
		.clk                (clock_csr_out_clk_clk),                                               //   input,    width = 1,        clk.clk
		.reset              (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (ed_synth_h2f_bridge_m0_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (ed_synth_h2f_bridge_m0_limiter_cmd_src_channel),                      //   input,    width = 2,           .channel
		.sink_data          (ed_synth_h2f_bridge_m0_limiter_cmd_src_data),                         //   input,  width = 670,           .data
		.sink_startofpacket (ed_synth_h2f_bridge_m0_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (ed_synth_h2f_bridge_m0_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (ed_synth_h2f_bridge_m0_limiter_cmd_valid_data),                       //   input,    width = 2, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                                 //  output,  width = 670,           .data
		.src0_channel       (cmd_demux_src0_channel),                                              //  output,    width = 2,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                        //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                          //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                                 //  output,  width = 670,           .data
		.src1_channel       (cmd_demux_src1_channel),                                              //  output,    width = 2,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                        //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                                           //  output,    width = 1,           .endofpacket
	);

	ed_synth_altera_merlin_multiplexer_1922_lyvfqtq cmd_mux (
		.clk                 (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                                          //  output,  width = 670,          .data
		.src_channel         (cmd_mux_src_channel),                                                       //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_out_ready),                                                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_out_valid),                                                         //   input,    width = 1,          .valid
		.sink0_channel       (crosser_out_channel),                                                       //   input,    width = 2,          .channel
		.sink0_data          (crosser_out_data),                                                          //   input,  width = 670,          .data
		.sink0_startofpacket (crosser_out_startofpacket),                                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                                                    //   input,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_multiplexer_1922_lyvfqtq cmd_mux_001 (
		.clk                 (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset               (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                //  output,  width = 670,          .data
		.src_channel         (cmd_mux_001_src_channel),                                             //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                                //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                              //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src1_data),                                                 //   input,  width = 670,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                                           //   input,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy rsp_demux (
		.clk                (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_ready),                  //  output,    width = 1,      sink.ready
		.sink_channel       (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_channel),                //   input,    width = 2,          .channel
		.sink_data          (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_data),                   //   input,  width = 670,          .data
		.sink_startofpacket (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_startofpacket),          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_endofpacket),            //   input,    width = 1,          .endofpacket
		.sink_valid         (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_valid),                  //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                       //  output,  width = 670,          .data
		.src0_channel       (rsp_demux_src0_channel),                                                    //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                                 //  output,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_demultiplexer_1921_i5h7mzy rsp_demux_001 (
		.clk                (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset              (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_ready),                     //  output,    width = 1,      sink.ready
		.sink_channel       (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_channel),                   //   input,    width = 2,          .channel
		.sink_data          (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_data),                      //   input,  width = 670,          .data
		.sink_startofpacket (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink_valid         (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_valid),                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                             //  output,  width = 670,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                          //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                                       //  output,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_multiplexer_1922_sxcm7mi rsp_mux (
		.clk                 (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset               (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                   //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                   //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                    //  output,  width = 670,          .data
		.src_channel         (rsp_mux_src_channel),                                                 //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                             //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_001_out_ready),                                               //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_001_out_valid),                                               //   input,    width = 1,          .valid
		.sink0_channel       (crosser_001_out_channel),                                             //   input,    width = 2,          .channel
		.sink0_data          (crosser_001_out_data),                                                //   input,  width = 670,          .data
		.sink0_startofpacket (crosser_001_out_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_001_out_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                            //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                          //   input,    width = 2,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                             //   input,  width = 670,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                                       //   input,    width = 1,          .endofpacket
	);

	ed_synth_altera_merlin_width_adapter_1940_tauypsy #(
		.IN_PKT_ADDR_H                 (603),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (620),
		.IN_PKT_BYTE_CNT_L             (610),
		.IN_PKT_TRANS_COMPRESSED_READ  (604),
		.IN_PKT_TRANS_WRITE            (606),
		.IN_PKT_BURSTWRAP_H            (621),
		.IN_PKT_BURSTWRAP_L            (621),
		.IN_PKT_BURST_SIZE_H           (624),
		.IN_PKT_BURST_SIZE_L           (622),
		.IN_PKT_RESPONSE_STATUS_H      (642),
		.IN_PKT_RESPONSE_STATUS_L      (641),
		.IN_PKT_TRANS_EXCLUSIVE        (609),
		.IN_PKT_BURST_TYPE_H           (626),
		.IN_PKT_BURST_TYPE_L           (625),
		.IN_PKT_ORI_BURST_SIZE_L       (643),
		.IN_PKT_ORI_BURST_SIZE_H       (645),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (670),
		.OUT_PKT_ADDR_H                (171),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (188),
		.OUT_PKT_BYTE_CNT_L            (178),
		.OUT_PKT_TRANS_COMPRESSED_READ (172),
		.OUT_PKT_BURST_SIZE_H          (192),
		.OUT_PKT_BURST_SIZE_L          (190),
		.OUT_PKT_RESPONSE_STATUS_H     (210),
		.OUT_PKT_RESPONSE_STATUS_L     (209),
		.OUT_PKT_TRANS_EXCLUSIVE       (177),
		.OUT_PKT_BURST_TYPE_H          (194),
		.OUT_PKT_BURST_TYPE_L          (193),
		.OUT_PKT_ORI_BURST_SIZE_L      (211),
		.OUT_PKT_ORI_BURST_SIZE_H      (213),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (229),
		.OUT_PKT_SOP_OOO               (230),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (238),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter (
		.clk                  (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset                (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                                         //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_src_channel),                                                       //   input,    width = 2,          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                                 //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                                   //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                                         //  output,    width = 1,          .ready
		.in_data              (cmd_mux_src_data),                                                          //   input,  width = 670,          .data
		.out_endofpacket      (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_data),                   //  output,  width = 238,          .data
		.out_channel          (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (ddr4_wr_rd_0_emif_mm_slave_1_cmd_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                     // (terminated),                         
	);

	ed_synth_altera_merlin_width_adapter_1940_tqsyyjy #(
		.IN_PKT_ADDR_H                 (171),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (188),
		.IN_PKT_BYTE_CNT_L             (178),
		.IN_PKT_TRANS_COMPRESSED_READ  (172),
		.IN_PKT_TRANS_WRITE            (174),
		.IN_PKT_BURSTWRAP_H            (189),
		.IN_PKT_BURSTWRAP_L            (189),
		.IN_PKT_BURST_SIZE_H           (192),
		.IN_PKT_BURST_SIZE_L           (190),
		.IN_PKT_RESPONSE_STATUS_H      (210),
		.IN_PKT_RESPONSE_STATUS_L      (209),
		.IN_PKT_TRANS_EXCLUSIVE        (177),
		.IN_PKT_BURST_TYPE_H           (194),
		.IN_PKT_BURST_TYPE_L           (193),
		.IN_PKT_ORI_BURST_SIZE_L       (211),
		.IN_PKT_ORI_BURST_SIZE_H       (213),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (238),
		.OUT_PKT_ADDR_H                (603),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (620),
		.OUT_PKT_BYTE_CNT_L            (610),
		.OUT_PKT_TRANS_COMPRESSED_READ (604),
		.OUT_PKT_BURST_SIZE_H          (624),
		.OUT_PKT_BURST_SIZE_L          (622),
		.OUT_PKT_RESPONSE_STATUS_H     (642),
		.OUT_PKT_RESPONSE_STATUS_L     (641),
		.OUT_PKT_TRANS_EXCLUSIVE       (609),
		.OUT_PKT_BURST_TYPE_H          (626),
		.OUT_PKT_BURST_TYPE_L          (625),
		.OUT_PKT_ORI_BURST_SIZE_L      (643),
		.OUT_PKT_ORI_BURST_SIZE_H      (645),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (661),
		.OUT_PKT_SOP_OOO               (662),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (670),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter (
		.clk                  (ed_synth_clock_bridge_dspby2_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset                (ddr4_wr_rd_0_emif_mm_slave_1_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_001_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (router_001_src_channel),                                                    //   input,    width = 2,          .channel
		.in_startofpacket     (router_001_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_001_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (router_001_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (router_001_src_data),                                                       //   input,  width = 238,          .data
		.out_endofpacket      (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_data),                   //  output,  width = 670,          .data
		.out_channel          (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (ddr4_wr_rd_0_emif_mm_slave_1_rsp_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                     // (terminated),                         
	);

	ed_synth_altera_merlin_width_adapter_1940_tqsyyjy #(
		.IN_PKT_ADDR_H                 (171),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (188),
		.IN_PKT_BYTE_CNT_L             (178),
		.IN_PKT_TRANS_COMPRESSED_READ  (172),
		.IN_PKT_TRANS_WRITE            (174),
		.IN_PKT_BURSTWRAP_H            (189),
		.IN_PKT_BURSTWRAP_L            (189),
		.IN_PKT_BURST_SIZE_H           (192),
		.IN_PKT_BURST_SIZE_L           (190),
		.IN_PKT_RESPONSE_STATUS_H      (210),
		.IN_PKT_RESPONSE_STATUS_L      (209),
		.IN_PKT_TRANS_EXCLUSIVE        (177),
		.IN_PKT_BURST_TYPE_H           (194),
		.IN_PKT_BURST_TYPE_L           (193),
		.IN_PKT_ORI_BURST_SIZE_L       (211),
		.IN_PKT_ORI_BURST_SIZE_H       (213),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (238),
		.OUT_PKT_ADDR_H                (603),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (620),
		.OUT_PKT_BYTE_CNT_L            (610),
		.OUT_PKT_TRANS_COMPRESSED_READ (604),
		.OUT_PKT_BURST_SIZE_H          (624),
		.OUT_PKT_BURST_SIZE_L          (622),
		.OUT_PKT_RESPONSE_STATUS_H     (642),
		.OUT_PKT_RESPONSE_STATUS_L     (641),
		.OUT_PKT_TRANS_EXCLUSIVE       (609),
		.OUT_PKT_BURST_TYPE_H          (626),
		.OUT_PKT_BURST_TYPE_L          (625),
		.OUT_PKT_ORI_BURST_SIZE_L      (643),
		.OUT_PKT_ORI_BURST_SIZE_H      (645),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (661),
		.OUT_PKT_SOP_OOO               (662),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (670),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) ddr4_wr_rd_0_ocm_rd_rsp_width_adapter (
		.clk                  (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset                (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_002_src_valid),                                                //   input,    width = 1,      sink.valid
		.in_channel           (router_002_src_channel),                                              //   input,    width = 2,          .channel
		.in_startofpacket     (router_002_src_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_ready             (router_002_src_ready),                                                //  output,    width = 1,          .ready
		.in_data              (router_002_src_data),                                                 //   input,  width = 238,          .data
		.out_endofpacket      (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_endofpacket),               //  output,    width = 1,       src.endofpacket
		.out_data             (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_data),                      //  output,  width = 670,          .data
		.out_channel          (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_channel),                   //  output,    width = 2,          .channel
		.out_valid            (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_valid),                     //  output,    width = 1,          .valid
		.out_ready            (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_ready),                     //   input,    width = 1,          .ready
		.out_startofpacket    (ddr4_wr_rd_0_ocm_rd_rsp_width_adapter_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                               // (terminated),                         
	);

	ed_synth_altera_merlin_width_adapter_1940_tauypsy #(
		.IN_PKT_ADDR_H                 (603),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (620),
		.IN_PKT_BYTE_CNT_L             (610),
		.IN_PKT_TRANS_COMPRESSED_READ  (604),
		.IN_PKT_TRANS_WRITE            (606),
		.IN_PKT_BURSTWRAP_H            (621),
		.IN_PKT_BURSTWRAP_L            (621),
		.IN_PKT_BURST_SIZE_H           (624),
		.IN_PKT_BURST_SIZE_L           (622),
		.IN_PKT_RESPONSE_STATUS_H      (642),
		.IN_PKT_RESPONSE_STATUS_L      (641),
		.IN_PKT_TRANS_EXCLUSIVE        (609),
		.IN_PKT_BURST_TYPE_H           (626),
		.IN_PKT_BURST_TYPE_L           (625),
		.IN_PKT_ORI_BURST_SIZE_L       (643),
		.IN_PKT_ORI_BURST_SIZE_H       (645),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (670),
		.OUT_PKT_ADDR_H                (171),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (188),
		.OUT_PKT_BYTE_CNT_L            (178),
		.OUT_PKT_TRANS_COMPRESSED_READ (172),
		.OUT_PKT_BURST_SIZE_H          (192),
		.OUT_PKT_BURST_SIZE_L          (190),
		.OUT_PKT_RESPONSE_STATUS_H     (210),
		.OUT_PKT_RESPONSE_STATUS_L     (209),
		.OUT_PKT_TRANS_EXCLUSIVE       (177),
		.OUT_PKT_BURST_TYPE_H          (194),
		.OUT_PKT_BURST_TYPE_L          (193),
		.OUT_PKT_ORI_BURST_SIZE_L      (211),
		.OUT_PKT_ORI_BURST_SIZE_H      (213),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (229),
		.OUT_PKT_SOP_OOO               (230),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (238),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) ddr4_wr_rd_0_ocm_rd_cmd_width_adapter (
		.clk                  (clock_csr_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset                (ed_synth_h2f_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                                               //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                                             //   input,    width = 2,          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                                               //  output,    width = 1,          .ready
		.in_data              (cmd_mux_001_src_data),                                                //   input,  width = 670,          .data
		.out_endofpacket      (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_endofpacket),               //  output,    width = 1,       src.endofpacket
		.out_data             (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_data),                      //  output,  width = 238,          .data
		.out_channel          (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_channel),                   //  output,    width = 2,          .channel
		.out_valid            (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_valid),                     //  output,    width = 1,          .valid
		.out_ready            (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_ready),                     //   input,    width = 1,          .ready
		.out_startofpacket    (ddr4_wr_rd_0_ocm_rd_cmd_width_adapter_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                               // (terminated),                         
	);

	ed_synth_hs_clk_xer_1940_u3a772q #(
		.DATA_WIDTH          (670),
		.BITS_PER_SYMBOL     (670),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser (
		.in_clk            (clock_csr_out_clk_clk),                                 //   input,    width = 1,        in_clk.clk
		.in_reset          (ed_synth_h2f_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (ed_synth_clock_bridge_dspby2_out_clk_clk),              //   input,    width = 1,       out_clk.clk
		.out_reset         (ddr4_wr_rd_0_in_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                  //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_src0_valid),                                  //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                          //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                            //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_src0_channel),                                //   input,    width = 2,              .channel
		.in_data           (cmd_demux_src0_data),                                   //   input,  width = 670,              .data
		.out_ready         (crosser_out_ready),                                     //   input,    width = 1,           out.ready
		.out_valid         (crosser_out_valid),                                     //  output,    width = 1,              .valid
		.out_startofpacket (crosser_out_startofpacket),                             //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                               //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_out_channel),                                   //  output,    width = 2,              .channel
		.out_data          (crosser_out_data),                                      //  output,  width = 670,              .data
		.in_empty          (1'b0),                                                  // (terminated),                             
		.in_error          (1'b0),                                                  // (terminated),                             
		.out_empty         (),                                                      // (terminated),                             
		.out_error         ()                                                       // (terminated),                             
	);

	ed_synth_hs_clk_xer_1940_u3a772q #(
		.DATA_WIDTH          (670),
		.BITS_PER_SYMBOL     (670),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_001 (
		.in_clk            (ed_synth_clock_bridge_dspby2_out_clk_clk),              //   input,    width = 1,        in_clk.clk
		.in_reset          (ddr4_wr_rd_0_in_reset_reset_bridge_in_reset_reset),     //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (clock_csr_out_clk_clk),                                 //   input,    width = 1,       out_clk.clk
		.out_reset         (ed_synth_h2f_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                  //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_src0_valid),                                  //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                          //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                            //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_src0_channel),                                //   input,    width = 2,              .channel
		.in_data           (rsp_demux_src0_data),                                   //   input,  width = 670,              .data
		.out_ready         (crosser_001_out_ready),                                 //   input,    width = 1,           out.ready
		.out_valid         (crosser_001_out_valid),                                 //  output,    width = 1,              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                         //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                           //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_001_out_channel),                               //  output,    width = 2,              .channel
		.out_data          (crosser_001_out_data),                                  //  output,  width = 670,              .data
		.in_empty          (1'b0),                                                  // (terminated),                             
		.in_error          (1'b0),                                                  // (terminated),                             
		.out_empty         (),                                                      // (terminated),                             
		.out_error         ()                                                       // (terminated),                             
	);

endmodule
