 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 22:29:00 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11330/Z (MUX2_X1)                       0.13       0.44 f
  U11329/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11325/Z (MUX2_X1)                       0.13       0.44 f
  U11324/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11373/Z (MUX2_X1)                       0.13       0.44 f
  U11372/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11375/Z (MUX2_X1)                       0.13       0.44 f
  U11374/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11368/Z (MUX2_X1)                       0.13       0.44 f
  U11367/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[2]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11377/Z (MUX2_X1)                       0.13       0.44 f
  U11376/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11410/Z (MUX2_X1)                       0.13       0.44 f
  U11409/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X1)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[3]/CK (DFF_X1)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11328/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11326/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11327/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5629/ZN (INV_X4)                                       0.15       0.31 r
  U11407/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11243/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[1]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/rd_q_reg[1]/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11244/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[2]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/rd_q_reg[2]/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11246/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[3]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/rd_q_reg[3]/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11245/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[4]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/rd_q_reg[4]/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5629/ZN (INV_X4)                                       0.15       0.31 r
  U11405/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11281/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[0]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[0]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11421/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5629/ZN (INV_X4)                                       0.15       0.31 r
  U11365/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11428/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U11371/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5629/ZN (INV_X4)                        0.15       0.31 r
  U8517/Z (MUX2_X2)                        0.13       0.44 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11233/Z (MUX2_X1)                       0.13       0.41 f
  U11232/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11238/Z (MUX2_X1)                       0.13       0.41 f
  U11237/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11227/Z (MUX2_X1)                       0.13       0.41 f
  U11226/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11559/Z (MUX2_X1)                       0.13       0.41 f
  U11558/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11231/Z (MUX2_X1)                       0.13       0.41 f
  U11230/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11236/Z (MUX2_X1)                       0.13       0.41 f
  U11235/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[26]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11223/Z (MUX2_X1)                       0.13       0.41 f
  U11222/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[7]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11225/Z (MUX2_X1)                       0.13       0.41 f
  U11224/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11229/Z (MUX2_X1)                       0.13       0.41 f
  U11228/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X1)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[16]/CK (DFF_X1)      0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11221/Z (MUX2_X1)                       0.13       0.41 f
  U11220/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X1)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[1]/CK (DFF_X1)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5610/ZN (INV_X4)                        0.11       0.27 r
  U11219/Z (MUX2_X1)                       0.13       0.41 f
  U11218/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[0]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.04       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11242/Z (MUX2_X1)                       0.14       0.42 f
  mem_wb/rd_q_reg[0]/D (DFF_X2)            0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/rd_q_reg[0]/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U11234/Z (MUX2_X1)                       0.14       0.42 f
  mem_wb/aluRes_q_reg[24]/D (DFF_X1)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[24]/CK (DFF_X1)      0.00       2.38 r
  library setup time                      -0.05       2.34
  data required time                                  2.34
  -----------------------------------------------------------
  data required time                                  2.34
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U8764/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U8763/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U6482/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U8759/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5609/ZN (INV_X4)                        0.12       0.28 r
  U6336/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11070/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X2)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[0]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11069/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11066/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11065/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[14]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11064/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[15]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11063/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11062/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11061/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11527/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11068/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X1)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[11]/CK (DFF_X1)                  0.00       2.38 r
  library setup time                                     -0.05       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5610/ZN (INV_X4)                                       0.11       0.27 r
  U11067/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X1)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[12]/CK (DFF_X1)                  0.00       2.38 r
  library setup time                                     -0.05       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5610/ZN (INV_X4)                        0.11       0.27 r
  U8765/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5610/ZN (INV_X4)                        0.11       0.27 r
  U8762/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5610/ZN (INV_X4)                        0.11       0.27 r
  U8760/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5610/ZN (INV_X4)                        0.11       0.27 r
  U8761/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/dSize_q_reg[1]/D (DFF_X2)         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11044/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11043/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11040/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11039/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11502/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11498/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11514/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11518/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11523/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11481/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11512/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[27]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[27]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5874/ZN (INV_X4)                        0.09       0.25 r
  U11436/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5874/ZN (INV_X4)                        0.09       0.25 r
  U11451/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11466/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11510/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[14]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[14]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11506/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[16]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[16]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5874/ZN (INV_X4)                        0.09       0.25 r
  U11443/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5874/ZN (INV_X4)                        0.09       0.25 r
  U11458/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11473/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11488/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11508/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11504/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[17]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[17]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11500/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[19]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[19]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5874/ZN (INV_X4)                                       0.09       0.25 r
  U11496/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[21]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[21]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11521/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[23]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[23]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5875/ZN (INV_X4)                                       0.09       0.25 r
  U11516/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11048/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11045/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11041/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11049/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11047/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5873/ZN (INV_X4)                                       0.09       0.25 r
  U11046/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8740/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[29]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[29]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8721/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8736/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8741/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8742/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8737/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[18]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[18]/CK (DFF_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5161/ZN (INV_X4)                        0.02       0.02 f
  U5238/ZN (INV_X4)                        0.06       0.09 r
  U5599/ZN (NAND2_X2)                      0.07       0.16 f
  U5873/ZN (INV_X4)                        0.09       0.25 r
  U8739/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11059/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11042/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11060/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11058/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11057/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5161/ZN (INV_X4)                                       0.02       0.02 f
  U5238/ZN (INV_X4)                                       0.06       0.09 r
  U5599/ZN (NAND2_X2)                                     0.07       0.16 f
  U5876/ZN (INV_X4)                                       0.09       0.25 r
  U11056/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U4465/ZN (AOI22_X4)                      0.03       1.99 f
  U4464/ZN (INV_X8)                        0.02       2.01 r
  U5144/ZN (AOI22_X2)                      0.02       2.04 f
  U4467/ZN (NAND2_X1)                      0.06       2.10 r
  U6957/ZN (NAND2_X4)                      0.02       2.12 f
  U4468/ZN (OAI221_X4)                     0.05       2.17 r
  iAddr[31] (out)                          0.00       2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U4465/ZN (AOI22_X4)                      0.03       1.99 f
  U4464/ZN (INV_X8)                        0.02       2.01 r
  U5981/Z (XOR2_X2)                        0.07       2.08 r
  U5324/ZN (OAI221_X2)                     0.04       2.12 f
  iAddr[30] (out)                          0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U5313/Z (XOR2_X2)                        0.08       2.04 r
  U5236/ZN (OAI211_X2)                     0.04       2.08 f
  iAddr[29] (out)                          0.00       2.08 f
  data arrival time                                   2.08

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U8519/ZN (OAI211_X1)                     0.06       1.99 r
  U5235/ZN (NAND3_X2)                      0.04       2.02 f
  iAddr[28] (out)                          0.00       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5934/ZN (INV_X4)                        0.01       1.87 f
  U8498/ZN (XNOR2_X1)                      0.06       1.93 f
  U8706/ZN (OAI211_X2)                     0.06       1.99 r
  iAddr[27] (out)                          0.00       1.99 r
  data arrival time                                   1.99

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8507/ZN (OAI211_X1)                     0.06       1.88 r
  U5234/ZN (NAND3_X2)                      0.04       1.92 f
  iAddr[26] (out)                          0.00       1.92 f
  data arrival time                                   1.92

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8501/ZN (XNOR2_X1)                      0.06       1.80 f
  U8701/ZN (OAI211_X2)                     0.06       1.86 r
  iAddr[25] (out)                          0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U8506/ZN (OAI211_X1)                     0.06       1.76 r
  U5233/ZN (NAND3_X2)                      0.04       1.80 f
  iAddr[24] (out)                          0.00       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U6999/Z (XOR2_X1)                        0.09       1.71 r
  U8666/ZN (OAI221_X2)                     0.04       1.75 f
  iAddr[23] (out)                          0.00       1.75 f
  data arrival time                                   1.75

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U8510/ZN (OAI211_X1)                     0.07       1.65 r
  U5232/ZN (NAND3_X2)                      0.04       1.68 f
  iAddr[22] (out)                          0.00       1.68 f
  data arrival time                                   1.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U5952/ZN (XNOR2_X2)                      0.06       1.56 f
  U5231/ZN (OAI211_X2)                     0.06       1.62 r
  iAddr[21] (out)                          0.00       1.62 r
  data arrival time                                   1.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U5907/ZN (OAI22_X1)                      0.08       1.45 r
  U8518/ZN (OAI211_X1)                     0.05       1.50 f
  U5230/ZN (NAND3_X2)                      0.05       1.55 r
  iAddr[20] (out)                          0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U4458/ZN (INV_X1)                        0.03       1.40 r
  U7586/Z (XOR2_X1)                        0.09       1.49 r
  U8650/ZN (OAI221_X2)                     0.05       1.54 f
  iAddr[19] (out)                          0.00       1.54 f
  data arrival time                                   1.54

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U7317/ZN (OAI211_X1)                     0.07       1.39 r
  U5229/ZN (NAND3_X2)                      0.04       1.43 f
  iAddr[18] (out)                          0.00       1.43 f
  data arrival time                                   1.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U6954/ZN (INV_X1)                        0.03       1.27 r
  U6955/ZN (INV_X2)                        0.01       1.29 f
  U8511/ZN (XNOR2_X1)                      0.06       1.35 f
  U8641/ZN (OAI221_X2)                     0.07       1.42 r
  iAddr[17] (out)                          0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U7000/Z (XOR2_X1)                        0.10       1.28 r
  U8632/ZN (OAI221_X2)                     0.05       1.32 f
  iAddr[16] (out)                          0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U7318/ZN (OAI211_X1)                     0.07       1.21 r
  U5228/ZN (NAND3_X2)                      0.04       1.25 f
  iAddr[15] (out)                          0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8495/ZN (XNOR2_X1)                      0.06       1.12 f
  U8623/ZN (OAI211_X2)                     0.07       1.19 r
  iAddr[14] (out)                          0.00       1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.07       0.26 f
  U8493/ZN (NAND2_X2)                      0.03       0.30 r
  U5138/ZN (NAND2_X2)                      0.02       0.32 f
  U5137/ZN (INV_X4)                        0.02       0.34 r
  U8566/ZN (AOI21_X4)                      0.02       0.36 f
  U8568/ZN (NOR2_X4)                       0.04       0.40 r
  U8500/ZN (INV_X8)                        0.01       0.42 f
  U8516/ZN (NAND2_X4)                      0.02       0.44 r
  U6967/ZN (NAND2_X4)                      0.02       0.46 f
  U5908/ZN (INV_X8)                        0.02       0.48 r
  U8539/ZN (OAI22_X4)                      0.03       0.51 f
  U8514/ZN (NAND2_X4)                      0.03       0.54 r
  U8505/ZN (OAI21_X4)                      0.03       0.57 f
  U8503/ZN (INV_X8)                        0.03       0.59 r
  U8509/ZN (OAI22_X4)                      0.03       0.62 f
  U8532/ZN (NAND2_X4)                      0.03       0.65 r
  U4461/ZN (NAND2_X4)                      0.02       0.67 f
  U5140/ZN (AOI22_X2)                      0.07       0.74 r
  U5139/ZN (INV_X4)                        0.01       0.76 f
  U5077/ZN (NAND2_X2)                      0.03       0.79 r
  U8600/ZN (OAI21_X4)                      0.03       0.82 f
  U8523/ZN (INV_X8)                        0.02       0.84 r
  U8535/ZN (OAI22_X4)                      0.03       0.87 f
  U8529/ZN (NAND2_X4)                      0.03       0.90 r
  U8612/ZN (OAI21_X4)                      0.03       0.93 f
  U5930/ZN (AOI22_X4)                      0.08       1.01 r
  U5927/ZN (INV_X8)                        0.01       1.02 f
  U8513/ZN (NAND2_X4)                      0.02       1.04 r
  U8521/ZN (OAI211_X1)                     0.04       1.08 f
  U5227/ZN (NAND3_X2)                      0.05       1.14 r
  iAddr[13] (out)                          0.00       1.14 r
  data arrival time                                   1.14

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.07       0.26 f
  U8493/ZN (NAND2_X2)                      0.03       0.30 r
  U5138/ZN (NAND2_X2)                      0.02       0.32 f
  U5137/ZN (INV_X4)                        0.02       0.34 r
  U8566/ZN (AOI21_X4)                      0.02       0.36 f
  U8568/ZN (NOR2_X4)                       0.04       0.40 r
  U8500/ZN (INV_X8)                        0.01       0.42 f
  U8516/ZN (NAND2_X4)                      0.02       0.44 r
  U6967/ZN (NAND2_X4)                      0.02       0.46 f
  U5908/ZN (INV_X8)                        0.02       0.48 r
  U8539/ZN (OAI22_X4)                      0.03       0.51 f
  U8514/ZN (NAND2_X4)                      0.03       0.54 r
  U8505/ZN (OAI21_X4)                      0.03       0.57 f
  U8503/ZN (INV_X8)                        0.03       0.59 r
  U8509/ZN (OAI22_X4)                      0.03       0.62 f
  U8532/ZN (NAND2_X4)                      0.03       0.65 r
  U4461/ZN (NAND2_X4)                      0.02       0.67 f
  U5140/ZN (AOI22_X2)                      0.07       0.74 r
  U5139/ZN (INV_X4)                        0.01       0.76 f
  U5077/ZN (NAND2_X2)                      0.03       0.79 r
  U8600/ZN (OAI21_X4)                      0.03       0.82 f
  U8523/ZN (INV_X8)                        0.02       0.84 r
  U8535/ZN (OAI22_X4)                      0.03       0.87 f
  U8529/ZN (NAND2_X4)                      0.03       0.90 r
  U8612/ZN (OAI21_X4)                      0.03       0.93 f
  U4453/Z (BUF_X4)                         0.05       0.98 f
  U7001/Z (XOR2_X1)                        0.08       1.06 f
  U8614/ZN (OAI221_X2)                     0.07       1.13 r
  iAddr[12] (out)                          0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8502/ZN (OAI211_X1)                     0.07       0.98 r
  U5226/ZN (NAND3_X2)                      0.04       1.02 f
  iAddr[11] (out)                          0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8494/ZN (XNOR2_X1)                      0.06       0.90 f
  U8604/ZN (OAI211_X2)                     0.07       0.96 r
  iAddr[10] (out)                          0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         1.42


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U5142/Z (BUF_X4)                         0.04       0.83 f
  U8499/ZN (OAI211_X1)                     0.06       0.89 r
  U5918/ZN (NAND3_X2)                      0.04       0.93 f
  iAddr[9] (out)                           0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         1.45


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U7002/Z (XOR2_X1)                        0.09       0.80 r
  U8594/ZN (OAI221_X2)                     0.05       0.85 f
  iAddr[8] (out)                           0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.53


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U8497/ZN (OAI211_X1)                     0.09       0.75 r
  U5224/ZN (NAND3_X2)                      0.04       0.79 f
  iAddr[5] (out)                           0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.59


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U8508/ZN (OAI211_X1)                     0.07       0.75 r
  U5225/ZN (NAND3_X2)                      0.04       0.78 f
  iAddr[7] (out)                           0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.59


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U8746/ZN (NAND2_X2)                      0.04       0.70 r
  U5870/ZN (OAI21_X2)                      0.03       0.73 f
  U10504/ZN (INV_X4)                       0.03       0.75 r
  U4945/ZN (OAI21_X2)                      0.03       0.78 f
  iAddr[0] (out)                           0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.60


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  iAddr[3] (out)                           0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.60


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11762/ZN (NOR2_X1)                      0.04       0.68 f
  U11761/ZN (INV_X1)                       0.06       0.74 r
  rs2[1] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  rs2[0] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8496/ZN (XNOR2_X1)                      0.06       0.66 f
  U8582/ZN (OAI211_X2)                     0.07       0.73 r
  iAddr[6] (out)                           0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7882/ZN (INV_X4)                        0.02       0.14 f
  U4440/ZN (INV_X4)                        0.01       0.16 r
  U4437/ZN (NAND2_X2)                      0.02       0.18 f
  U4438/ZN (NAND2_X4)                      0.03       0.21 r
  U6683/ZN (NAND2_X4)                      0.03       0.24 f
  U8050/ZN (NAND2_X1)                      0.05       0.29 r
  U4755/ZN (INV_X4)                        0.01       0.30 f
  U5867/ZN (INV_X4)                        0.10       0.40 r
  U5636/ZN (NAND2_X1)                      0.07       0.47 f
  U5820/ZN (INV_X4)                        0.11       0.58 r
  U8743/ZN (NAND2_X2)                      0.02       0.60 f
  U5863/ZN (OAI21_X2)                      0.05       0.65 r
  U10472/ZN (INV_X4)                       0.02       0.66 f
  U5222/ZN (OAI21_X2)                      0.04       0.71 r
  iAddr[1] (out)                           0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         1.67


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7882/ZN (INV_X4)                        0.02       0.14 f
  U4440/ZN (INV_X4)                        0.01       0.16 r
  U4437/ZN (NAND2_X2)                      0.02       0.18 f
  U4438/ZN (NAND2_X4)                      0.03       0.21 r
  U6683/ZN (NAND2_X4)                      0.03       0.24 f
  U8050/ZN (NAND2_X1)                      0.05       0.29 r
  U4755/ZN (INV_X4)                        0.01       0.30 f
  U5867/ZN (INV_X4)                        0.10       0.40 r
  U4756/ZN (NAND2_X2)                      0.15       0.55 f
  U8574/ZN (OAI211_X2)                     0.12       0.67 r
  iAddr[2] (out)                           0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.71


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U8577/ZN (OAI221_X2)                     0.07       0.66 f
  iAddr[4] (out)                           0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         1.72


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11760/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[2] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11759/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[3] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11758/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[4] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U6330/ZN (INV_X4)                        0.01       0.21 f
  U8480/ZN (NAND2_X4)                      0.02       0.23 r
  U4657/ZN (INV_X4)                        0.02       0.25 f
  U6673/ZN (INV_X4)                        0.03       0.28 r
  U7366/ZN (OR2_X4)                        0.05       0.32 r
  U7368/ZN (NAND3_X4)                      0.03       0.35 f
  U4537/Z (BUF_X32)                        0.16       0.51 f
  U8352/ZN (INV_X1)                        0.04       0.56 r
  U8810/ZN (NAND2_X2)                      0.04       0.59 f
  regWrData[7] (out)                       0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         1.78


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U7714/ZN (OAI222_X2)                     0.04       0.34 f
  U4110/Z (BUF_X32)                        0.17       0.51 f
  U7739/ZN (INV_X1)                        0.05       0.55 r
  U8816/ZN (NAND2_X2)                      0.04       0.59 f
  regWrData[5] (out)                       0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U6330/ZN (INV_X4)                        0.01       0.21 f
  U8480/ZN (NAND2_X4)                      0.02       0.23 r
  U4657/ZN (INV_X4)                        0.02       0.25 f
  U6673/ZN (INV_X4)                        0.03       0.28 r
  U7715/ZN (OAI222_X2)                     0.05       0.33 f
  U4532/Z (BUF_X32)                        0.17       0.49 f
  U7980/ZN (INV_X1)                        0.05       0.54 r
  U8813/ZN (NAND2_X2)                      0.04       0.58 f
  regWrData[6] (out)                       0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         1.80


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11696/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[0] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11689/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[1] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11688/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[2] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11687/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[3] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11686/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[4] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11685/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[5] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11684/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[6] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11683/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[7] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11682/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[8] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11681/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[9] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11695/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[10] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11694/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[11] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11693/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[12] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11692/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[13] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11691/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[14] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11690/ZN (OAI222_X1)                                   0.07       0.57 f
  memWrData[15] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6337/ZN (NAND2_X4)                      0.02       0.19 r
  U6425/ZN (INV_X8)                        0.02       0.20 f
  U6426/ZN (NAND2_X4)                      0.04       0.25 r
  U6729/ZN (INV_X16)                       0.02       0.27 f
  U4663/ZN (INV_X16)                       0.02       0.28 r
  U7713/ZN (OAI222_X4)                     0.04       0.32 f
  U4139/Z (BUF_X32)                        0.16       0.49 f
  U8088/ZN (INV_X1)                        0.05       0.53 r
  U8800/ZN (NAND2_X2)                      0.04       0.57 f
  regWrData[4] (out)                       0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U6054/ZN (OAI222_X1)                                    0.07       0.57 f
  memWrData[29] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11024/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[16] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11025/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[17] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11026/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[18] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11027/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[19] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11028/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[20] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11029/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[21] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11030/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[22] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11031/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[23] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11032/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[24] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11033/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[25] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11034/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[26] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11035/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[27] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11036/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[28] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11037/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[30] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5628/ZN (NAND2_X2)                                     0.32       0.50 r
  U11038/ZN (OAI222_X2)                                   0.05       0.55 f
  memWrData[31] (out)                                     0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  output external delay                                   0.00       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U5134/ZN (AOI21_X2)                      0.05       0.33 r
  U6702/ZN (NAND3_X2)                      0.03       0.36 f
  U6701/Z (BUF_X32)                        0.16       0.52 f
  regWrData[8] (out)                       0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.13       0.13 r
  U6265/ZN (NAND2_X4)                      0.02       0.15 f
  U6266/ZN (INV_X8)                        0.02       0.17 r
  U6334/ZN (NAND2_X2)                      0.02       0.18 f
  U8772/ZN (INV_X4)                        0.03       0.21 r
  U8183/ZN (NAND2_X2)                      0.03       0.24 f
  U9060/ZN (INV_X4)                        0.02       0.26 r
  U4627/ZN (INV_X2)                        0.02       0.28 f
  U4192/ZN (NOR2_X2)                       0.05       0.33 r
  U7524/ZN (NOR2_X1)                       0.03       0.36 f
  U5201/ZN (NAND3_X1)                      0.08       0.44 r
  regWrData[2] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.13       0.13 r
  U6265/ZN (NAND2_X4)                      0.02       0.15 f
  U6266/ZN (INV_X8)                        0.02       0.17 r
  U6334/ZN (NAND2_X2)                      0.02       0.18 f
  U8772/ZN (INV_X4)                        0.03       0.21 r
  U8540/ZN (NAND2_X4)                      0.03       0.25 f
  U7578/ZN (INV_X16)                       0.03       0.28 r
  U4594/ZN (INV_X4)                        0.02       0.30 f
  U11831/ZN (INV_X8)                       0.02       0.31 r
  U11829/ZN (INV_X4)                       0.01       0.32 f
  U11834/ZN (INV_X8)                       0.03       0.35 r
  U7105/ZN (NAND2_X1)                      0.02       0.37 f
  U5217/ZN (NAND3_X2)                      0.06       0.43 r
  regWrData[25] (out)                      0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.13       0.13 r
  U6265/ZN (NAND2_X4)                      0.02       0.15 f
  U6266/ZN (INV_X8)                        0.02       0.17 r
  U6334/ZN (NAND2_X2)                      0.02       0.18 f
  U8772/ZN (INV_X4)                        0.03       0.21 r
  U8540/ZN (NAND2_X4)                      0.03       0.25 f
  U7578/ZN (INV_X16)                       0.03       0.28 r
  U4594/ZN (INV_X4)                        0.02       0.30 f
  U11831/ZN (INV_X8)                       0.02       0.31 r
  U11829/ZN (INV_X4)                       0.01       0.32 f
  U11834/ZN (INV_X8)                       0.03       0.35 r
  U5417/ZN (NAND2_X1)                      0.02       0.37 f
  U5210/ZN (NAND3_X2)                      0.06       0.43 r
  regWrData[16] (out)                      0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.13       0.13 r
  U6265/ZN (NAND2_X4)                      0.02       0.15 f
  U6266/ZN (INV_X8)                        0.02       0.17 r
  U6334/ZN (NAND2_X2)                      0.02       0.18 f
  U8772/ZN (INV_X4)                        0.03       0.21 r
  U8540/ZN (NAND2_X4)                      0.03       0.25 f
  U7578/ZN (INV_X16)                       0.03       0.28 r
  U4594/ZN (INV_X4)                        0.02       0.30 f
  U11831/ZN (INV_X8)                       0.02       0.31 r
  U11829/ZN (INV_X4)                       0.01       0.32 f
  U11834/ZN (INV_X8)                       0.03       0.35 r
  U7613/ZN (NAND2_X1)                      0.02       0.37 f
  U5216/ZN (NAND3_X2)                      0.06       0.43 r
  regWrData[24] (out)                      0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7108/ZN (NAND2_X1)                      0.03       0.39 r
  U5220/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[30] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7111/ZN (NAND2_X1)                      0.03       0.39 r
  U5221/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[31] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7109/ZN (NAND2_X1)                      0.03       0.39 r
  U4435/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[28] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7110/ZN (NAND2_X1)                      0.03       0.39 r
  U5219/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[29] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7113/ZN (NAND2_X1)                      0.03       0.39 r
  U5212/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[20] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7112/ZN (NAND2_X1)                      0.03       0.39 r
  U5213/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[21] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7106/ZN (NAND2_X1)                      0.03       0.39 r
  U5214/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[22] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U7107/ZN (NAND2_X1)                      0.03       0.39 r
  U5215/ZN (NAND3_X2)                      0.04       0.43 f
  regWrData[23] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U11829/ZN (INV_X4)                       0.02       0.34 r
  U11834/ZN (INV_X8)                       0.02       0.35 f
  U8853/ZN (NAND2_X2)                      0.03       0.39 r
  U8854/ZN (NAND3_X4)                      0.04       0.43 f
  regWrData[17] (out)                      0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U6481/ZN (NAND2_X4)                      0.03       0.22 r
  U6426/ZN (NAND2_X4)                      0.03       0.25 f
  U6729/ZN (INV_X16)                       0.03       0.27 r
  U4663/ZN (INV_X16)                       0.01       0.28 f
  U8782/ZN (OAI22_X2)                      0.06       0.34 r
  U7098/ZN (NOR2_X4)                       0.02       0.36 f
  U6585/ZN (INV_X1)                        0.06       0.42 r
  regWrData[10] (out)                      0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.13       0.13 r
  U6265/ZN (NAND2_X4)                      0.02       0.15 f
  U6266/ZN (INV_X8)                        0.02       0.17 r
  U6334/ZN (NAND2_X2)                      0.02       0.18 f
  U8772/ZN (INV_X4)                        0.03       0.21 r
  U8540/ZN (NAND2_X4)                      0.03       0.25 f
  U7578/ZN (INV_X16)                       0.03       0.28 r
  U4594/ZN (INV_X4)                        0.02       0.30 f
  U11832/ZN (INV_X1)                       0.03       0.32 r
  U5205/ZN (AOI21_X2)                      0.02       0.35 f
  U5203/ZN (NAND3_X2)                      0.07       0.42 r
  regWrData[3] (out)                       0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6329/ZN (NOR2_X2)                       0.05       0.24 r
  U6473/ZN (OAI21_X4)                      0.02       0.26 f
  U9250/ZN (INV_X4)                        0.02       0.28 r
  U4592/ZN (INV_X2)                        0.01       0.29 f
  U6424/ZN (OAI211_X2)                     0.05       0.34 r
  U6841/ZN (INV_X1)                        0.03       0.37 f
  U10478/ZN (NAND2_X2)                     0.05       0.42 r
  regWrData[0] (out)                       0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U11830/ZN (INV_X4)                       0.01       0.32 f
  U8803/ZN (NAND2_X2)                      0.04       0.35 r
  U4686/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[14] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U11833/ZN (INV_X4)                       0.01       0.32 f
  U8773/ZN (NAND2_X2)                      0.04       0.36 r
  U8775/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[15] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U11833/ZN (INV_X4)                       0.01       0.32 f
  U6894/ZN (NAND2_X1)                      0.03       0.35 r
  U5218/ZN (NAND3_X2)                      0.04       0.39 f
  regWrData[27] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U11830/ZN (INV_X4)                       0.01       0.32 f
  U8828/ZN (NAND2_X2)                      0.03       0.35 r
  U8830/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[18] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U6484/ZN (INV_X4)                        0.02       0.14 f
  U6477/ZN (NAND2_X4)                      0.04       0.18 r
  U4395/ZN (NAND2_X4)                      0.03       0.21 f
  U4394/ZN (INV_X16)                       0.03       0.23 r
  U8309/ZN (INV_X16)                       0.02       0.25 f
  U4393/ZN (OR2_X1)                        0.06       0.32 f
  U5211/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[19] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.00


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7796/ZN (NAND2_X4)                      0.04       0.38 r
  regWrData[1] (out)                       0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.00


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.18       0.18 f
  U7771/ZN (NAND2_X4)                      0.04       0.22 r
  U8360/ZN (INV_X16)                       0.02       0.24 f
  U8550/ZN (INV_X32)                       0.02       0.26 r
  U8549/ZN (INV_X32)                       0.01       0.27 f
  U5207/ZN (AOI21_X2)                      0.06       0.33 r
  U8847/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[9] (out)                       0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U4594/ZN (INV_X4)                        0.03       0.31 r
  U11831/ZN (INV_X8)                       0.01       0.32 f
  U4581/ZN (NAND2_X4)                      0.02       0.34 r
  U8822/ZN (NAND3_X4)                      0.03       0.37 f
  regWrData[26] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6337/ZN (NAND2_X4)                      0.02       0.19 r
  U6425/ZN (INV_X8)                        0.02       0.20 f
  U6426/ZN (NAND2_X4)                      0.04       0.25 r
  U6729/ZN (INV_X16)                       0.02       0.27 f
  U11805/ZN (NAND2_X1)                     0.06       0.33 r
  U8840/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[11] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6337/ZN (NAND2_X4)                      0.02       0.19 r
  U6425/ZN (INV_X8)                        0.02       0.20 f
  U6426/ZN (NAND2_X4)                      0.04       0.25 r
  U6729/ZN (INV_X16)                       0.02       0.27 f
  U11807/ZN (NAND2_X1)                     0.06       0.33 r
  U8835/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[12] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  output external delay                    0.00       2.38
  data required time                                  2.38
  -----------------------------------------------------------
  data required time                                  2.38
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7827/ZN (AOI21_X4)                      0.03       0.38 r
  U6891/ZN (NOR2_X4)                       0.02       0.39 f
  U4299/ZN (NAND2_X4)                      0.02       0.41 r
  U8449/ZN (NAND3_X2)                      0.02       0.44 f
  U8328/ZN (INV_X4)                        0.02       0.46 r
  U6936/ZN (INV_X4)                        0.01       0.47 f
  U7609/ZN (NAND2_X4)                      0.02       0.49 r
  U7610/ZN (NAND2_X4)                      0.02       0.52 f
  U7525/ZN (INV_X8)                        0.02       0.54 r
  U8431/ZN (NAND2_X4)                      0.01       0.55 f
  U8421/ZN (NAND2_X4)                      0.03       0.58 r
  U7635/ZN (NAND2_X4)                      0.02       0.60 f
  U8430/ZN (NAND2_X4)                      0.03       0.63 r
  U7566/ZN (INV_X8)                        0.01       0.64 f
  U9107/ZN (NOR2_X4)                       0.03       0.67 r
  U9108/ZN (AOI21_X4)                      0.02       0.69 f
  U6378/ZN (INV_X4)                        0.02       0.71 r
  U6377/ZN (NAND2_X4)                      0.02       0.73 f
  U6236/ZN (NAND2_X4)                      0.03       0.75 r
  U6235/ZN (INV_X4)                        0.01       0.76 f
  U6234/ZN (OAI22_X4)                      0.05       0.82 r
  U5582/ZN (INV_X8)                        0.02       0.84 f
  U6233/ZN (INV_X16)                       0.02       0.86 r
  U6531/ZN (NOR2_X4)                       0.01       0.87 f
  U7940/ZN (OAI21_X4)                      0.04       0.91 r
  U9122/ZN (XNOR2_X2)                      0.07       0.97 r
  U9123/ZN (INV_X4)                        0.02       0.99 f
  U8072/ZN (NAND2_X4)                      0.03       1.02 r
  U4690/ZN (INV_X8)                        0.01       1.03 f
  U7424/ZN (NAND2_X4)                      0.02       1.05 r
  U9325/ZN (NAND3_X2)                      0.03       1.08 f
  U5564/ZN (INV_X4)                        0.02       1.10 r
  U7893/ZN (OAI21_X4)                      0.02       1.12 f
  U8315/ZN (NAND2_X4)                      0.03       1.15 r
  U8447/ZN (NAND2_X4)                      0.02       1.17 f
  U8318/ZN (INV_X8)                        0.02       1.19 r
  U6898/ZN (OAI21_X2)                      0.02       1.21 f
  U8348/ZN (NAND3_X2)                      0.04       1.24 r
  U8218/ZN (AOI211_X4)                     0.03       1.27 f
  U10043/ZN (OAI21_X4)                     0.05       1.32 r
  U10044/ZN (NAND3_X4)                     0.03       1.35 f
  U10067/ZN (NAND3_X4)                     0.03       1.38 r
  U8462/ZN (NAND2_X4)                      0.02       1.40 f
  U11781/ZN (INV_X4)                       0.02       1.42 r
  U6644/ZN (NAND2_X4)                      0.02       1.43 f
  U7274/ZN (NAND2_X4)                      0.03       1.46 r
  U8281/ZN (NAND2_X4)                      0.02       1.48 f
  U10076/ZN (OAI21_X4)                     0.05       1.52 r
  U7943/ZN (NAND2_X2)                      0.03       1.55 f
  U7928/ZN (OAI21_X4)                      0.04       1.59 r
  U7124/ZN (INV_X4)                        0.01       1.60 f
  U7402/ZN (NAND2_X4)                      0.02       1.62 r
  U7403/ZN (NAND2_X4)                      0.02       1.65 f
  U7094/ZN (NAND2_X4)                      0.03       1.67 r
  U6449/ZN (NAND2_X4)                      0.03       1.70 f
  U5549/ZN (NAND2_X4)                      0.02       1.72 r
  U7838/ZN (INV_X4)                        0.01       1.73 f
  U10126/ZN (NOR2_X4)                      0.04       1.77 r
  U7931/ZN (XNOR2_X2)                      0.06       1.84 r
  U4565/ZN (NAND2_X4)                      0.03       1.87 f
  U8174/ZN (NAND2_X4)                      0.03       1.90 r
  U6945/ZN (INV_X4)                        0.01       1.92 f
  U6943/ZN (NAND2_X4)                      0.02       1.94 r
  U6944/ZN (NAND2_X4)                      0.02       1.96 f
  U7400/ZN (INV_X4)                        0.02       1.97 r
  U7399/ZN (NAND2_X4)                      0.02       1.99 f
  U4260/ZN (NAND2_X4)                      0.03       2.02 r
  U4654/ZN (NOR2_X4)                       0.01       2.03 f
  U10148/ZN (XNOR2_X2)                     0.08       2.12 f
  U8483/ZN (NAND2_X4)                      0.04       2.15 r
  U4687/ZN (INV_X4)                        0.01       2.17 f
  U8401/ZN (OAI211_X4)                     0.05       2.21 r
  U7872/ZN (INV_X4)                        0.01       2.23 f
  U10318/ZN (OAI21_X4)                     0.04       2.27 r
  U4115/ZN (NAND2_X4)                      0.02       2.29 f
  U4681/ZN (OAI21_X4)                      0.03       2.32 r
  U10776/ZN (XNOR2_X2)                     0.06       2.38 r
  U4363/ZN (INV_X4)                        0.02       2.40 f
  U10779/ZN (AOI21_X4)                     0.03       2.43 r
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)                       0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)                       0.11       0.11 r
  U6332/ZN (INV_X4)                                       0.02       0.13 f
  U6331/ZN (NOR2_X4)                                      0.03       0.17 r
  U6328/ZN (NAND2_X4)                                     0.02       0.19 f
  U6330/ZN (INV_X4)                                       0.02       0.21 r
  U8480/ZN (NAND2_X4)                                     0.02       0.22 f
  U4649/ZN (INV_X4)                                       0.02       0.24 r
  U6650/ZN (INV_X8)                                       0.01       0.25 f
  U7967/ZN (OAI221_X4)                                    0.07       0.33 r
  U7966/ZN (INV_X8)                                       0.01       0.34 f
  U7827/ZN (AOI21_X4)                                     0.03       0.38 r
  U6891/ZN (NOR2_X4)                                      0.02       0.39 f
  U4299/ZN (NAND2_X4)                                     0.02       0.41 r
  U8449/ZN (NAND3_X2)                                     0.02       0.44 f
  U8328/ZN (INV_X4)                                       0.02       0.46 r
  U6936/ZN (INV_X4)                                       0.01       0.47 f
  U7609/ZN (NAND2_X4)                                     0.02       0.49 r
  U7610/ZN (NAND2_X4)                                     0.02       0.52 f
  U7525/ZN (INV_X8)                                       0.02       0.54 r
  U8431/ZN (NAND2_X4)                                     0.01       0.55 f
  U8421/ZN (NAND2_X4)                                     0.03       0.58 r
  U7635/ZN (NAND2_X4)                                     0.02       0.60 f
  U8430/ZN (NAND2_X4)                                     0.03       0.63 r
  U7566/ZN (INV_X8)                                       0.01       0.64 f
  U9107/ZN (NOR2_X4)                                      0.03       0.67 r
  U9108/ZN (AOI21_X4)                                     0.02       0.69 f
  U6378/ZN (INV_X4)                                       0.02       0.71 r
  U6377/ZN (NAND2_X4)                                     0.02       0.73 f
  U6236/ZN (NAND2_X4)                                     0.03       0.75 r
  U6235/ZN (INV_X4)                                       0.01       0.76 f
  U6234/ZN (OAI22_X4)                                     0.05       0.82 r
  U5582/ZN (INV_X8)                                       0.02       0.84 f
  U6233/ZN (INV_X16)                                      0.02       0.86 r
  U6531/ZN (NOR2_X4)                                      0.01       0.87 f
  U7940/ZN (OAI21_X4)                                     0.04       0.91 r
  U9122/ZN (XNOR2_X2)                                     0.07       0.97 r
  U9123/ZN (INV_X4)                                       0.02       0.99 f
  U8072/ZN (NAND2_X4)                                     0.03       1.02 r
  U4690/ZN (INV_X8)                                       0.01       1.03 f
  U7424/ZN (NAND2_X4)                                     0.02       1.05 r
  U9325/ZN (NAND3_X2)                                     0.03       1.08 f
  U5564/ZN (INV_X4)                                       0.02       1.10 r
  U7893/ZN (OAI21_X4)                                     0.02       1.12 f
  U8315/ZN (NAND2_X4)                                     0.03       1.15 r
  U7122/ZN (NAND2_X2)                                     0.02       1.17 f
  U8162/ZN (AOI21_X4)                                     0.05       1.22 r
  U7973/ZN (INV_X4)                                       0.01       1.24 f
  U7971/ZN (NAND2_X4)                                     0.02       1.26 r
  U7972/ZN (NAND2_X4)                                     0.02       1.28 f
  U6314/ZN (NAND2_X4)                                     0.03       1.31 r
  U4343/ZN (INV_X4)                                       0.01       1.32 f
  U4195/ZN (INV_X4)                                       0.02       1.33 r
  U6318/ZN (INV_X1)                                       0.02       1.35 f
  U7440/ZN (INV_X2)                                       0.02       1.38 r
  U4339/ZN (NAND2_X4)                                     0.02       1.40 f
  U7514/ZN (NAND2_X2)                                     0.04       1.43 r
  U4231/ZN (NAND2_X4)                                     0.02       1.45 f
  U6610/ZN (NAND2_X4)                                     0.03       1.48 r
  U7770/ZN (INV_X4)                                       0.02       1.50 f
  U6012/ZN (NAND2_X4)                                     0.03       1.52 r
  U7142/ZN (NAND3_X4)                                     0.03       1.55 f
  U4557/ZN (INV_X8)                                       0.02       1.57 r
  U5357/ZN (OAI211_X4)                                    0.03       1.59 f
  U6949/ZN (NAND2_X4)                                     0.02       1.62 r
  U9489/ZN (XNOR2_X2)                                     0.06       1.68 r
  U4630/ZN (INV_X4)                                       0.02       1.70 f
  U4317/ZN (NOR2_X4)                                      0.03       1.73 r
  U7954/ZN (NOR2_X2)                                      0.02       1.75 f
  U7601/ZN (NAND2_X4)                                     0.03       1.78 r
  U8468/ZN (NAND3_X2)                                     0.02       1.81 f
  U6980/ZN (NAND2_X4)                                     0.03       1.83 r
  U10116/ZN (XNOR2_X2)                                    0.06       1.90 r
  U11783/ZN (INV_X4)                                      0.02       1.91 f
  U8282/ZN (NOR2_X4)                                      0.04       1.96 r
  U4219/ZN (INV_X8)                                       0.02       1.97 f
  U10165/ZN (NAND2_X2)                                    0.03       2.00 r
  U10166/ZN (XNOR2_X2)                                    0.07       2.06 r
  U10167/ZN (INV_X4)                                      0.02       2.08 f
  U6390/ZN (OAI21_X4)                                     0.03       2.12 r
  U6389/ZN (OAI21_X4)                                     0.03       2.15 f
  U6388/ZN (AOI211_X4)                                    0.07       2.22 r
  U6387/ZN (NOR2_X4)                                      0.02       2.24 f
  U6386/ZN (NOR2_X4)                                      0.04       2.28 r
  U6382/ZN (AOI21_X4)                                     0.02       2.30 f
  U4631/ZN (NOR3_X4)                                      0.03       2.33 r
  U5133/ZN (INV_X4)                                       0.01       2.35 f
  U5525/ZN (NAND2_X4)                                     0.03       2.37 r
  U5526/ZN (NAND2_X4)                                     0.02       2.39 f
  U4703/ZN (INV_X8)                                       0.02       2.41 r
  U6397/ZN (OAI21_X4)                                     0.01       2.42 f
  ex_mem/product_in_q_reg[31]/D (DFFR_X1)                 0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[31]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7547/ZN (OAI21_X4)                      0.03       0.61 r
  U9082/ZN (XNOR2_X2)                      0.07       0.68 r
  U4647/ZN (INV_X8)                        0.01       0.69 f
  U8423/ZN (NAND2_X4)                      0.03       0.72 r
  U8839/ZN (INV_X8)                        0.01       0.73 f
  U9130/ZN (NOR3_X4)                       0.06       0.79 r
  U8244/ZN (NOR2_X4)                       0.02       0.81 f
  U7542/ZN (INV_X4)                        0.02       0.83 r
  U7909/ZN (NAND2_X4)                      0.01       0.84 f
  U7910/ZN (NAND2_X4)                      0.03       0.87 r
  U7427/ZN (NAND2_X4)                      0.02       0.89 f
  U8145/ZN (NAND2_X1)                      0.06       0.95 r
  U7327/ZN (INV_X2)                        0.02       0.97 f
  U7325/ZN (NAND2_X4)                      0.02       0.99 r
  U7326/ZN (NAND2_X4)                      0.02       1.01 f
  U7267/ZN (INV_X8)                        0.02       1.03 r
  U9173/ZN (OAI21_X4)                      0.02       1.05 f
  U9174/ZN (INV_X4)                        0.02       1.07 r
  U8002/ZN (NAND2_X4)                      0.02       1.09 f
  U6758/ZN (NAND2_X4)                      0.04       1.13 r
  U9192/ZN (XNOR2_X2)                      0.07       1.20 r
  U4223/ZN (INV_X2)                        0.03       1.23 f
  U4364/ZN (NAND2_X4)                      0.03       1.26 r
  U9209/ZN (NAND3_X4)                      0.04       1.30 f
  U7140/ZN (NAND2_X4)                      0.04       1.34 r
  U9219/ZN (XNOR2_X2)                      0.07       1.41 r
  U9220/ZN (INV_X4)                        0.02       1.43 f
  U8246/ZN (NAND2_X4)                      0.02       1.45 r
  U7579/ZN (NAND2_X2)                      0.02       1.47 f
  U9241/ZN (NAND3_X2)                      0.04       1.51 r
  U6906/ZN (NAND3_X1)                      0.03       1.54 f
  U7433/ZN (AND2_X2)                       0.05       1.59 f
  U9457/ZN (OAI21_X4)                      0.04       1.63 r
  U7962/ZN (INV_X4)                        0.01       1.65 f
  U7960/ZN (NAND2_X4)                      0.02       1.67 r
  U7961/ZN (NAND2_X4)                      0.02       1.69 f
  U7963/ZN (NAND2_X4)                      0.03       1.72 r
  U8404/ZN (NAND2_X4)                      0.02       1.74 f
  U9460/ZN (NOR3_X4)                       0.05       1.80 r
  U9463/ZN (OAI21_X4)                      0.03       1.82 f
  U4662/ZN (INV_X8)                        0.02       1.84 r
  U7948/ZN (NOR2_X4)                       0.01       1.86 f
  U4708/ZN (OAI21_X4)                      0.04       1.89 r
  U4652/ZN (NAND2_X4)                      0.02       1.91 f
  U4575/ZN (XNOR2_X2)                      0.06       1.97 f
  U7064/Z (MUX2_X2)                        0.10       2.07 f
  U7977/ZN (NAND2_X4)                      0.03       2.11 r
  U7959/ZN (NAND2_X4)                      0.02       2.13 f
  U8104/ZN (AOI21_X4)                      0.05       2.18 r
  U9560/ZN (OAI21_X4)                      0.03       2.21 f
  U10463/ZN (AOI21_X4)                     0.03       2.24 r
  U10465/ZN (NOR2_X4)                      0.02       2.26 f
  U5972/ZN (INV_X4)                        0.02       2.28 r
  U10466/ZN (XNOR2_X2)                     0.06       2.35 r
  U7431/ZN (NAND2_X4)                      0.02       2.37 f
  U5515/ZN (NAND2_X4)                      0.03       2.39 r
  U4326/ZN (NAND2_X4)                      0.02       2.41 f
  U5368/ZN (NAND2_X4)                      0.02       2.43 r
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)                       0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)                       0.11       0.11 r
  U6332/ZN (INV_X4)                                       0.02       0.13 f
  U6331/ZN (NOR2_X4)                                      0.03       0.17 r
  U6328/ZN (NAND2_X4)                                     0.02       0.19 f
  U6330/ZN (INV_X4)                                       0.02       0.21 r
  U8480/ZN (NAND2_X4)                                     0.02       0.22 f
  U4649/ZN (INV_X4)                                       0.02       0.24 r
  U6650/ZN (INV_X8)                                       0.01       0.25 f
  U7967/ZN (OAI221_X4)                                    0.07       0.33 r
  U7966/ZN (INV_X8)                                       0.01       0.34 f
  U7827/ZN (AOI21_X4)                                     0.03       0.38 r
  U6891/ZN (NOR2_X4)                                      0.02       0.39 f
  U4299/ZN (NAND2_X4)                                     0.02       0.41 r
  U8449/ZN (NAND3_X2)                                     0.02       0.44 f
  U8328/ZN (INV_X4)                                       0.02       0.46 r
  U6936/ZN (INV_X4)                                       0.01       0.47 f
  U7609/ZN (NAND2_X4)                                     0.02       0.49 r
  U7610/ZN (NAND2_X4)                                     0.02       0.52 f
  U7525/ZN (INV_X8)                                       0.02       0.54 r
  U8431/ZN (NAND2_X4)                                     0.01       0.55 f
  U8421/ZN (NAND2_X4)                                     0.03       0.58 r
  U7635/ZN (NAND2_X4)                                     0.02       0.60 f
  U8430/ZN (NAND2_X4)                                     0.03       0.63 r
  U7566/ZN (INV_X8)                                       0.01       0.64 f
  U9107/ZN (NOR2_X4)                                      0.03       0.67 r
  U9108/ZN (AOI21_X4)                                     0.02       0.69 f
  U6378/ZN (INV_X4)                                       0.02       0.71 r
  U6377/ZN (NAND2_X4)                                     0.02       0.73 f
  U6236/ZN (NAND2_X4)                                     0.03       0.75 r
  U6235/ZN (INV_X4)                                       0.01       0.76 f
  U6234/ZN (OAI22_X4)                                     0.05       0.82 r
  U5582/ZN (INV_X8)                                       0.02       0.84 f
  U6233/ZN (INV_X16)                                      0.02       0.86 r
  U6531/ZN (NOR2_X4)                                      0.01       0.87 f
  U7940/ZN (OAI21_X4)                                     0.04       0.91 r
  U9122/ZN (XNOR2_X2)                                     0.07       0.97 r
  U9123/ZN (INV_X4)                                       0.02       0.99 f
  U8072/ZN (NAND2_X4)                                     0.03       1.02 r
  U4690/ZN (INV_X8)                                       0.01       1.03 f
  U7424/ZN (NAND2_X4)                                     0.02       1.05 r
  U9325/ZN (NAND3_X2)                                     0.03       1.08 f
  U5564/ZN (INV_X4)                                       0.02       1.10 r
  U7893/ZN (OAI21_X4)                                     0.02       1.12 f
  U8315/ZN (NAND2_X4)                                     0.03       1.15 r
  U8447/ZN (NAND2_X4)                                     0.02       1.17 f
  U8318/ZN (INV_X8)                                       0.02       1.19 r
  U6898/ZN (OAI21_X2)                                     0.02       1.21 f
  U8348/ZN (NAND3_X2)                                     0.04       1.24 r
  U8218/ZN (AOI211_X4)                                    0.03       1.27 f
  U10043/ZN (OAI21_X4)                                    0.05       1.32 r
  U10044/ZN (NAND3_X4)                                    0.03       1.35 f
  U10067/ZN (NAND3_X4)                                    0.03       1.38 r
  U8462/ZN (NAND2_X4)                                     0.02       1.40 f
  U11781/ZN (INV_X4)                                      0.02       1.42 r
  U6644/ZN (NAND2_X4)                                     0.02       1.43 f
  U7274/ZN (NAND2_X4)                                     0.03       1.46 r
  U8281/ZN (NAND2_X4)                                     0.02       1.48 f
  U10076/ZN (OAI21_X4)                                    0.05       1.52 r
  U7943/ZN (NAND2_X2)                                     0.03       1.55 f
  U7928/ZN (OAI21_X4)                                     0.04       1.59 r
  U7124/ZN (INV_X4)                                       0.01       1.60 f
  U7402/ZN (NAND2_X4)                                     0.02       1.62 r
  U7403/ZN (NAND2_X4)                                     0.02       1.65 f
  U7094/ZN (NAND2_X4)                                     0.03       1.67 r
  U6449/ZN (NAND2_X4)                                     0.03       1.70 f
  U5549/ZN (NAND2_X4)                                     0.02       1.72 r
  U7838/ZN (INV_X4)                                       0.01       1.73 f
  U10126/ZN (NOR2_X4)                                     0.04       1.77 r
  U7931/ZN (XNOR2_X2)                                     0.06       1.84 r
  U4565/ZN (NAND2_X4)                                     0.03       1.87 f
  U8174/ZN (NAND2_X4)                                     0.03       1.90 r
  U6945/ZN (INV_X4)                                       0.01       1.92 f
  U6943/ZN (NAND2_X4)                                     0.02       1.94 r
  U6944/ZN (NAND2_X4)                                     0.02       1.96 f
  U7400/ZN (INV_X4)                                       0.02       1.97 r
  U7399/ZN (NAND2_X4)                                     0.02       1.99 f
  U4260/ZN (NAND2_X4)                                     0.03       2.02 r
  U4654/ZN (NOR2_X4)                                      0.01       2.03 f
  U10148/ZN (XNOR2_X2)                                    0.08       2.12 f
  U8483/ZN (NAND2_X4)                                     0.04       2.15 r
  U4687/ZN (INV_X4)                                       0.01       2.17 f
  U8401/ZN (OAI211_X4)                                    0.05       2.21 r
  U7872/ZN (INV_X4)                                       0.01       2.23 f
  U10318/ZN (OAI21_X4)                                    0.04       2.27 r
  U4115/ZN (NAND2_X4)                                     0.02       2.29 f
  U4681/ZN (OAI21_X4)                                     0.03       2.32 r
  U10776/ZN (XNOR2_X2)                                    0.06       2.38 r
  U4363/ZN (INV_X4)                                       0.02       2.40 f
  U11000/ZN (OAI21_X4)                                    0.03       2.43 r
  ex_mem/product_in_q_reg[30]/D (DFFR_X1)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[30]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7827/ZN (AOI21_X4)                      0.03       0.38 r
  U6891/ZN (NOR2_X4)                       0.02       0.39 f
  U4299/ZN (NAND2_X4)                      0.02       0.41 r
  U8449/ZN (NAND3_X2)                      0.02       0.44 f
  U8328/ZN (INV_X4)                        0.02       0.46 r
  U6936/ZN (INV_X4)                        0.01       0.47 f
  U7609/ZN (NAND2_X4)                      0.02       0.49 r
  U7610/ZN (NAND2_X4)                      0.02       0.52 f
  U7525/ZN (INV_X8)                        0.02       0.54 r
  U8431/ZN (NAND2_X4)                      0.01       0.55 f
  U8421/ZN (NAND2_X4)                      0.03       0.58 r
  U7635/ZN (NAND2_X4)                      0.02       0.60 f
  U8430/ZN (NAND2_X4)                      0.03       0.63 r
  U7566/ZN (INV_X8)                        0.01       0.64 f
  U9107/ZN (NOR2_X4)                       0.03       0.67 r
  U9108/ZN (AOI21_X4)                      0.02       0.69 f
  U6378/ZN (INV_X4)                        0.02       0.71 r
  U6377/ZN (NAND2_X4)                      0.02       0.73 f
  U6236/ZN (NAND2_X4)                      0.03       0.75 r
  U6235/ZN (INV_X4)                        0.01       0.76 f
  U6234/ZN (OAI22_X4)                      0.05       0.82 r
  U5582/ZN (INV_X8)                        0.02       0.84 f
  U6233/ZN (INV_X16)                       0.02       0.86 r
  U6531/ZN (NOR2_X4)                       0.01       0.87 f
  U7940/ZN (OAI21_X4)                      0.04       0.91 r
  U9122/ZN (XNOR2_X2)                      0.07       0.97 r
  U9123/ZN (INV_X4)                        0.02       0.99 f
  U8072/ZN (NAND2_X4)                      0.03       1.02 r
  U4690/ZN (INV_X8)                        0.01       1.03 f
  U7424/ZN (NAND2_X4)                      0.02       1.05 r
  U9325/ZN (NAND3_X2)                      0.03       1.08 f
  U5564/ZN (INV_X4)                        0.02       1.10 r
  U7893/ZN (OAI21_X4)                      0.02       1.12 f
  U8315/ZN (NAND2_X4)                      0.03       1.15 r
  U7129/ZN (INV_X4)                        0.01       1.16 f
  U7425/ZN (OAI21_X4)                      0.03       1.20 r
  U7905/ZN (OAI21_X4)                      0.03       1.22 f
  U7046/ZN (INV_X8)                        0.02       1.24 r
  U7044/ZN (NAND2_X4)                      0.01       1.25 f
  U7045/ZN (NAND2_X4)                      0.03       1.28 r
  U4423/ZN (INV_X8)                        0.01       1.30 f
  U6311/ZN (OAI21_X4)                      0.03       1.33 r
  U4478/ZN (INV_X4)                        0.02       1.34 f
  U6260/ZN (NAND2_X4)                      0.04       1.38 r
  U4676/ZN (NAND2_X2)                      0.02       1.40 f
  U4675/ZN (AOI22_X4)                      0.05       1.45 r
  U7047/ZN (NAND2_X2)                      0.03       1.48 f
  U7049/ZN (NAND2_X4)                      0.04       1.51 r
  U7342/ZN (NOR2_X4)                       0.02       1.53 f
  U6305/ZN (AOI21_X4)                      0.06       1.59 r
  U6298/ZN (NAND3_X4)                      0.04       1.63 f
  U6299/ZN (NAND2_X4)                      0.03       1.66 r
  U7026/ZN (INV_X4)                        0.01       1.67 f
  U10081/ZN (OAI21_X4)                     0.03       1.70 r
  U6754/ZN (NAND2_X2)                      0.03       1.73 f
  U6662/ZN (NAND2_X4)                      0.04       1.77 r
  U4699/ZN (INV_X8)                        0.01       1.78 f
  U4277/ZN (NAND2_X4)                      0.02       1.80 r
  U8225/ZN (NAND3_X2)                      0.03       1.83 f
  U10112/ZN (OAI21_X4)                     0.05       1.88 r
  U6818/ZN (XNOR2_X2)                      0.07       1.94 r
  U7268/ZN (NAND2_X4)                      0.02       1.96 f
  U7266/ZN (NAND2_X4)                      0.03       1.99 r
  U5400/ZN (INV_X4)                        0.01       2.01 f
  U6510/ZN (NAND2_X4)                      0.02       2.03 r
  U4578/ZN (INV_X8)                        0.01       2.04 f
  U10125/ZN (AOI21_X4)                     0.03       2.07 r
  U10148/ZN (XNOR2_X2)                     0.07       2.13 r
  U8483/ZN (NAND2_X4)                      0.03       2.16 f
  U10183/ZN (OAI21_X4)                     0.04       2.21 r
  U7319/ZN (NAND2_X4)                      0.02       2.23 f
  U8113/ZN (INV_X8)                        0.02       2.25 r
  U6386/ZN (NOR2_X4)                       0.01       2.27 f
  U6382/ZN (AOI21_X4)                      0.04       2.31 r
  U4631/ZN (NOR3_X4)                       0.02       2.33 f
  U5133/ZN (INV_X4)                        0.02       2.35 r
  U5525/ZN (NAND2_X4)                      0.02       2.37 f
  U5526/ZN (NAND2_X4)                      0.02       2.39 r
  U4703/ZN (INV_X8)                        0.01       2.40 f
  U6391/ZN (AOI21_X4)                      0.03       2.43 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X1)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6765/ZN (NAND3_X2)                      0.02       1.13 f
  U8261/ZN (NAND2_X2)                      0.04       1.16 r
  U6847/ZN (XNOR2_X2)                      0.07       1.23 r
  U7687/ZN (INV_X4)                        0.02       1.25 f
  U8132/ZN (NAND2_X4)                      0.05       1.29 r
  U4607/ZN (NAND3_X4)                      0.03       1.33 f
  U4606/ZN (AND2_X2)                       0.05       1.38 f
  U8354/ZN (NAND2_X4)                      0.03       1.41 r
  U7229/ZN (INV_X4)                        0.01       1.42 f
  U7222/ZN (NOR2_X4)                       0.02       1.44 r
  U7692/ZN (NOR2_X4)                       0.02       1.46 f
  U7557/ZN (INV_X4)                        0.02       1.48 r
  U4446/ZN (NAND2_X2)                      0.02       1.50 f
  U4356/ZN (NAND2_X4)                      0.03       1.53 r
  U8474/ZN (NAND2_X4)                      0.02       1.55 f
  U4354/ZN (INV_X4)                        0.02       1.57 r
  U9406/ZN (OAI21_X4)                      0.02       1.59 f
  U8156/ZN (NOR2_X4)                       0.04       1.63 r
  U4347/ZN (OAI21_X4)                      0.03       1.66 f
  U4272/ZN (INV_X4)                        0.03       1.68 r
  U9453/ZN (XNOR2_X2)                      0.06       1.75 r
  U8334/ZN (INV_X4)                        0.01       1.76 f
  U8475/ZN (NAND2_X4)                      0.03       1.78 r
  U6023/ZN (INV_X4)                        0.01       1.80 f
  U8108/ZN (AOI21_X4)                      0.06       1.86 r
  U5369/ZN (AOI21_X2)                      0.03       1.89 f
  U7921/ZN (OAI21_X2)                      0.04       1.94 r
  U5370/ZN (XNOR2_X2)                      0.08       2.01 r
  U9552/ZN (OAI21_X4)                      0.03       2.04 f
  U4634/ZN (NAND2_X4)                      0.04       2.08 r
  U6642/ZN (NOR2_X4)                       0.02       2.10 f
  U9553/ZN (OAI21_X4)                      0.04       2.14 r
  U8104/ZN (AOI21_X4)                      0.02       2.16 f
  U9560/ZN (OAI21_X4)                      0.04       2.21 r
  U10463/ZN (AOI21_X4)                     0.02       2.23 f
  U10465/ZN (NOR2_X4)                      0.04       2.27 r
  U5972/ZN (INV_X4)                        0.02       2.28 f
  U10907/ZN (AOI21_X4)                     0.04       2.32 r
  U7168/ZN (XNOR2_X2)                      0.06       2.39 r
  U10916/ZN (OAI221_X2)                    0.03       2.42 f
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)      0.00       2.42 f
  data arrival time                                   2.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7827/ZN (AOI21_X4)                      0.03       0.38 r
  U6891/ZN (NOR2_X4)                       0.02       0.39 f
  U4299/ZN (NAND2_X4)                      0.02       0.41 r
  U8449/ZN (NAND3_X2)                      0.02       0.44 f
  U8328/ZN (INV_X4)                        0.02       0.46 r
  U6936/ZN (INV_X4)                        0.01       0.47 f
  U7609/ZN (NAND2_X4)                      0.02       0.49 r
  U7610/ZN (NAND2_X4)                      0.02       0.52 f
  U7525/ZN (INV_X8)                        0.02       0.54 r
  U8431/ZN (NAND2_X4)                      0.01       0.55 f
  U8421/ZN (NAND2_X4)                      0.03       0.58 r
  U7635/ZN (NAND2_X4)                      0.02       0.60 f
  U8430/ZN (NAND2_X4)                      0.03       0.63 r
  U7566/ZN (INV_X8)                        0.01       0.64 f
  U9107/ZN (NOR2_X4)                       0.03       0.67 r
  U9108/ZN (AOI21_X4)                      0.02       0.69 f
  U6378/ZN (INV_X4)                        0.02       0.71 r
  U6377/ZN (NAND2_X4)                      0.02       0.73 f
  U6236/ZN (NAND2_X4)                      0.03       0.75 r
  U6235/ZN (INV_X4)                        0.01       0.76 f
  U6234/ZN (OAI22_X4)                      0.05       0.82 r
  U5582/ZN (INV_X8)                        0.02       0.84 f
  U6233/ZN (INV_X16)                       0.02       0.86 r
  U6531/ZN (NOR2_X4)                       0.01       0.87 f
  U7940/ZN (OAI21_X4)                      0.04       0.91 r
  U9122/ZN (XNOR2_X2)                      0.07       0.97 r
  U9123/ZN (INV_X4)                        0.02       0.99 f
  U8072/ZN (NAND2_X4)                      0.03       1.02 r
  U4690/ZN (INV_X8)                        0.01       1.03 f
  U7424/ZN (NAND2_X4)                      0.02       1.05 r
  U9325/ZN (NAND3_X2)                      0.03       1.08 f
  U5564/ZN (INV_X4)                        0.02       1.10 r
  U7893/ZN (OAI21_X4)                      0.02       1.12 f
  U8315/ZN (NAND2_X4)                      0.03       1.15 r
  U8447/ZN (NAND2_X4)                      0.02       1.17 f
  U8318/ZN (INV_X8)                        0.02       1.19 r
  U6898/ZN (OAI21_X2)                      0.02       1.21 f
  U8348/ZN (NAND3_X2)                      0.04       1.24 r
  U8218/ZN (AOI211_X4)                     0.03       1.27 f
  U10043/ZN (OAI21_X4)                     0.05       1.32 r
  U10044/ZN (NAND3_X4)                     0.03       1.35 f
  U10067/ZN (NAND3_X4)                     0.03       1.38 r
  U8462/ZN (NAND2_X4)                      0.02       1.40 f
  U11781/ZN (INV_X4)                       0.02       1.42 r
  U6644/ZN (NAND2_X4)                      0.02       1.43 f
  U7274/ZN (NAND2_X4)                      0.03       1.46 r
  U8281/ZN (NAND2_X4)                      0.02       1.48 f
  U10076/ZN (OAI21_X4)                     0.05       1.52 r
  U7943/ZN (NAND2_X2)                      0.03       1.55 f
  U7928/ZN (OAI21_X4)                      0.04       1.59 r
  U7124/ZN (INV_X4)                        0.01       1.60 f
  U7402/ZN (NAND2_X4)                      0.02       1.62 r
  U7403/ZN (NAND2_X4)                      0.02       1.65 f
  U7094/ZN (NAND2_X4)                      0.03       1.67 r
  U6449/ZN (NAND2_X4)                      0.03       1.70 f
  U5549/ZN (NAND2_X4)                      0.02       1.72 r
  U7838/ZN (INV_X4)                        0.01       1.73 f
  U10126/ZN (NOR2_X4)                      0.04       1.77 r
  U7931/ZN (XNOR2_X2)                      0.06       1.84 r
  U4565/ZN (NAND2_X4)                      0.03       1.87 f
  U8174/ZN (NAND2_X4)                      0.03       1.90 r
  U6945/ZN (INV_X4)                        0.01       1.92 f
  U6943/ZN (NAND2_X4)                      0.02       1.94 r
  U6944/ZN (NAND2_X4)                      0.02       1.96 f
  U7400/ZN (INV_X4)                        0.02       1.97 r
  U7399/ZN (NAND2_X4)                      0.02       1.99 f
  U4260/ZN (NAND2_X4)                      0.03       2.02 r
  U4654/ZN (NOR2_X4)                       0.01       2.03 f
  U10148/ZN (XNOR2_X2)                     0.08       2.12 f
  U8483/ZN (NAND2_X4)                      0.04       2.15 r
  U8484/ZN (NAND2_X4)                      0.02       2.18 f
  U6018/ZN (NAND2_X2)                      0.04       2.22 r
  U11795/ZN (INV_X4)                       0.02       2.24 f
  U6598/ZN (AOI21_X4)                      0.04       2.28 r
  U4280/ZN (OAI21_X4)                      0.03       2.31 f
  U10207/ZN (XNOR2_X2)                     0.06       2.37 f
  U10241/ZN (OAI221_X2)                    0.05       2.42 r
  ex_mem/aluRes_q_reg[27]/D (DFFR_X1)      0.00       2.42 r
  data arrival time                                   2.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7827/ZN (AOI21_X4)                      0.03       0.38 r
  U6891/ZN (NOR2_X4)                       0.02       0.39 f
  U4299/ZN (NAND2_X4)                      0.02       0.41 r
  U8449/ZN (NAND3_X2)                      0.02       0.44 f
  U8328/ZN (INV_X4)                        0.02       0.46 r
  U6936/ZN (INV_X4)                        0.01       0.47 f
  U7609/ZN (NAND2_X4)                      0.02       0.49 r
  U7610/ZN (NAND2_X4)                      0.02       0.52 f
  U7525/ZN (INV_X8)                        0.02       0.54 r
  U8431/ZN (NAND2_X4)                      0.01       0.55 f
  U8421/ZN (NAND2_X4)                      0.03       0.58 r
  U7635/ZN (NAND2_X4)                      0.02       0.60 f
  U8430/ZN (NAND2_X4)                      0.03       0.63 r
  U7566/ZN (INV_X8)                        0.01       0.64 f
  U9107/ZN (NOR2_X4)                       0.03       0.67 r
  U9108/ZN (AOI21_X4)                      0.02       0.69 f
  U6378/ZN (INV_X4)                        0.02       0.71 r
  U6377/ZN (NAND2_X4)                      0.02       0.73 f
  U6236/ZN (NAND2_X4)                      0.03       0.75 r
  U6235/ZN (INV_X4)                        0.01       0.76 f
  U6234/ZN (OAI22_X4)                      0.05       0.82 r
  U5582/ZN (INV_X8)                        0.02       0.84 f
  U6233/ZN (INV_X16)                       0.02       0.86 r
  U6531/ZN (NOR2_X4)                       0.01       0.87 f
  U7940/ZN (OAI21_X4)                      0.04       0.91 r
  U9122/ZN (XNOR2_X2)                      0.07       0.97 r
  U9123/ZN (INV_X4)                        0.02       0.99 f
  U8072/ZN (NAND2_X4)                      0.03       1.02 r
  U4690/ZN (INV_X8)                        0.01       1.03 f
  U7424/ZN (NAND2_X4)                      0.02       1.05 r
  U9325/ZN (NAND3_X2)                      0.03       1.08 f
  U5564/ZN (INV_X4)                        0.02       1.10 r
  U7893/ZN (OAI21_X4)                      0.02       1.12 f
  U8315/ZN (NAND2_X4)                      0.03       1.15 r
  U8447/ZN (NAND2_X4)                      0.02       1.17 f
  U8318/ZN (INV_X8)                        0.02       1.19 r
  U6898/ZN (OAI21_X2)                      0.02       1.21 f
  U8348/ZN (NAND3_X2)                      0.04       1.24 r
  U8218/ZN (AOI211_X4)                     0.03       1.27 f
  U10043/ZN (OAI21_X4)                     0.05       1.32 r
  U10044/ZN (NAND3_X4)                     0.03       1.35 f
  U10067/ZN (NAND3_X4)                     0.03       1.38 r
  U8462/ZN (NAND2_X4)                      0.02       1.40 f
  U11781/ZN (INV_X4)                       0.02       1.42 r
  U6644/ZN (NAND2_X4)                      0.02       1.43 f
  U7274/ZN (NAND2_X4)                      0.03       1.46 r
  U8281/ZN (NAND2_X4)                      0.02       1.48 f
  U10076/ZN (OAI21_X4)                     0.05       1.52 r
  U7943/ZN (NAND2_X2)                      0.03       1.55 f
  U7928/ZN (OAI21_X4)                      0.04       1.59 r
  U7124/ZN (INV_X4)                        0.01       1.60 f
  U7402/ZN (NAND2_X4)                      0.02       1.62 r
  U7403/ZN (NAND2_X4)                      0.02       1.65 f
  U7094/ZN (NAND2_X4)                      0.03       1.67 r
  U6449/ZN (NAND2_X4)                      0.03       1.70 f
  U5549/ZN (NAND2_X4)                      0.02       1.72 r
  U7838/ZN (INV_X4)                        0.01       1.73 f
  U10126/ZN (NOR2_X4)                      0.04       1.77 r
  U7931/ZN (XNOR2_X2)                      0.06       1.84 r
  U4565/ZN (NAND2_X4)                      0.03       1.87 f
  U8174/ZN (NAND2_X4)                      0.03       1.90 r
  U6945/ZN (INV_X4)                        0.01       1.92 f
  U6943/ZN (NAND2_X4)                      0.02       1.94 r
  U6944/ZN (NAND2_X4)                      0.02       1.96 f
  U7400/ZN (INV_X4)                        0.02       1.97 r
  U7399/ZN (NAND2_X4)                      0.02       1.99 f
  U4260/ZN (NAND2_X4)                      0.03       2.02 r
  U4654/ZN (NOR2_X4)                       0.01       2.03 f
  U10148/ZN (XNOR2_X2)                     0.08       2.12 f
  U8483/ZN (NAND2_X4)                      0.04       2.15 r
  U8484/ZN (NAND2_X4)                      0.02       2.18 f
  U6018/ZN (NAND2_X2)                      0.04       2.22 r
  U11795/ZN (INV_X4)                       0.02       2.24 f
  U7888/ZN (NAND2_X4)                      0.03       2.27 r
  U7594/ZN (NAND3_X4)                      0.03       2.29 f
  U6569/ZN (OAI21_X4)                      0.04       2.34 r
  U6572/ZN (INV_X4)                        0.01       2.35 f
  U5472/ZN (NAND2_X4)                      0.02       2.37 r
  U5473/ZN (NAND2_X4)                      0.02       2.39 f
  U5372/ZN (INV_X8)                        0.02       2.40 r
  U10808/ZN (OAI21_X4)                     0.01       2.42 f
  ex_mem/aluRes_q_reg[28]/D (DFFR_X1)      0.00       2.42 f
  data arrival time                                   2.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.07       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6332/ZN (INV_X4)                        0.02       0.13 f
  U6331/ZN (NOR2_X4)                       0.03       0.17 r
  U6328/ZN (NAND2_X4)                      0.02       0.19 f
  U6330/ZN (INV_X4)                        0.02       0.21 r
  U8480/ZN (NAND2_X4)                      0.02       0.22 f
  U4649/ZN (INV_X4)                        0.02       0.24 r
  U6650/ZN (INV_X8)                        0.01       0.25 f
  U7967/ZN (OAI221_X4)                     0.07       0.33 r
  U7966/ZN (INV_X8)                        0.01       0.34 f
  U7827/ZN (AOI21_X4)                      0.03       0.38 r
  U6891/ZN (NOR2_X4)                       0.02       0.39 f
  U4299/ZN (NAND2_X4)                      0.02       0.41 r
  U8449/ZN (NAND3_X2)                      0.02       0.44 f
  U8328/ZN (INV_X4)                        0.02       0.46 r
  U6936/ZN (INV_X4)                        0.01       0.47 f
  U7609/ZN (NAND2_X4)                      0.02       0.49 r
  U7610/ZN (NAND2_X4)                      0.02       0.52 f
  U7525/ZN (INV_X8)                        0.02       0.54 r
  U8431/ZN (NAND2_X4)                      0.01       0.55 f
  U8421/ZN (NAND2_X4)                      0.03       0.58 r
  U7635/ZN (NAND2_X4)                      0.02       0.60 f
  U8430/ZN (NAND2_X4)                      0.03       0.63 r
  U7566/ZN (INV_X8)                        0.01       0.64 f
  U9107/ZN (NOR2_X4)                       0.03       0.67 r
  U9108/ZN (AOI21_X4)                      0.02       0.69 f
  U6378/ZN (INV_X4)                        0.02       0.71 r
  U6377/ZN (NAND2_X4)                      0.02       0.73 f
  U6236/ZN (NAND2_X4)                      0.03       0.75 r
  U6235/ZN (INV_X4)                        0.01       0.76 f
  U6234/ZN (OAI22_X4)                      0.05       0.82 r
  U5582/ZN (INV_X8)                        0.02       0.84 f
  U6233/ZN (INV_X16)                       0.02       0.86 r
  U6531/ZN (NOR2_X4)                       0.01       0.87 f
  U7940/ZN (OAI21_X4)                      0.04       0.91 r
  U9122/ZN (XNOR2_X2)                      0.07       0.97 r
  U9123/ZN (INV_X4)                        0.02       0.99 f
  U8072/ZN (NAND2_X4)                      0.03       1.02 r
  U4690/ZN (INV_X8)                        0.01       1.03 f
  U7424/ZN (NAND2_X4)                      0.02       1.05 r
  U9325/ZN (NAND3_X2)                      0.03       1.08 f
  U5564/ZN (INV_X4)                        0.02       1.10 r
  U7893/ZN (OAI21_X4)                      0.02       1.12 f
  U8315/ZN (NAND2_X4)                      0.03       1.15 r
  U7129/ZN (INV_X4)                        0.01       1.16 f
  U7425/ZN (OAI21_X4)                      0.03       1.20 r
  U7905/ZN (OAI21_X4)                      0.03       1.22 f
  U7046/ZN (INV_X8)                        0.02       1.24 r
  U7044/ZN (NAND2_X4)                      0.01       1.25 f
  U7045/ZN (NAND2_X4)                      0.03       1.28 r
  U4423/ZN (INV_X8)                        0.01       1.30 f
  U6311/ZN (OAI21_X4)                      0.03       1.33 r
  U4478/ZN (INV_X4)                        0.02       1.34 f
  U6260/ZN (NAND2_X4)                      0.04       1.38 r
  U4676/ZN (NAND2_X2)                      0.02       1.40 f
  U4675/ZN (AOI22_X4)                      0.05       1.45 r
  U7047/ZN (NAND2_X2)                      0.03       1.48 f
  U7049/ZN (NAND2_X4)                      0.04       1.51 r
  U7342/ZN (NOR2_X4)                       0.02       1.53 f
  U6305/ZN (AOI21_X4)                      0.06       1.59 r
  U6298/ZN (NAND3_X4)                      0.04       1.63 f
  U6299/ZN (NAND2_X4)                      0.03       1.66 r
  U7026/ZN (INV_X4)                        0.01       1.67 f
  U10081/ZN (OAI21_X4)                     0.03       1.70 r
  U6754/ZN (NAND2_X2)                      0.03       1.73 f
  U6662/ZN (NAND2_X4)                      0.04       1.77 r
  U4699/ZN (INV_X8)                        0.01       1.78 f
  U4277/ZN (NAND2_X4)                      0.02       1.80 r
  U8225/ZN (NAND3_X2)                      0.03       1.83 f
  U10112/ZN (OAI21_X4)                     0.05       1.88 r
  U6818/ZN (XNOR2_X2)                      0.07       1.94 r
  U7268/ZN (NAND2_X4)                      0.02       1.96 f
  U7266/ZN (NAND2_X4)                      0.03       1.99 r
  U5400/ZN (INV_X4)                        0.01       2.01 f
  U6510/ZN (NAND2_X4)                      0.02       2.03 r
  U4578/ZN (INV_X8)                        0.01       2.04 f
  U10125/ZN (AOI21_X4)                     0.03       2.07 r
  U10148/ZN (XNOR2_X2)                     0.07       2.13 r
  U8483/ZN (NAND2_X4)                      0.03       2.16 f
  U10183/ZN (OAI21_X4)                     0.04       2.21 r
  U7319/ZN (NAND2_X4)                      0.02       2.23 f
  U8113/ZN (INV_X8)                        0.02       2.25 r
  U4155/ZN (INV_X4)                        0.01       2.26 f
  U10319/ZN (NAND4_X2)                     0.04       2.31 r
  U11844/ZN (NAND3_X2)                     0.03       2.34 f
  U7835/ZN (NAND2_X4)                      0.03       2.37 r
  U7541/ZN (INV_X8)                        0.01       2.38 f
  U6753/ZN (OAI221_X4)                     0.04       2.42 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)      0.00       2.42 r
  data arrival time                                   2.42

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.07       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)                       0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)                       0.11       0.11 r
  U6332/ZN (INV_X4)                                       0.02       0.13 f
  U6331/ZN (NOR2_X4)                                      0.03       0.17 r
  U6328/ZN (NAND2_X4)                                     0.02       0.19 f
  U6330/ZN (INV_X4)                                       0.02       0.21 r
  U8480/ZN (NAND2_X4)                                     0.02       0.22 f
  U4649/ZN (INV_X4)                                       0.02       0.24 r
  U6650/ZN (INV_X8)                                       0.01       0.25 f
  U7967/ZN (OAI221_X4)                                    0.07       0.33 r
  U7966/ZN (INV_X8)                                       0.01       0.34 f
  U7827/ZN (AOI21_X4)                                     0.03       0.38 r
  U6891/ZN (NOR2_X4)                                      0.02       0.39 f
  U4299/ZN (NAND2_X4)                                     0.02       0.41 r
  U8449/ZN (NAND3_X2)                                     0.02       0.44 f
  U8328/ZN (INV_X4)                                       0.02       0.46 r
  U6936/ZN (INV_X4)                                       0.01       0.47 f
  U7609/ZN (NAND2_X4)                                     0.02       0.49 r
  U7610/ZN (NAND2_X4)                                     0.02       0.52 f
  U7525/ZN (INV_X8)                                       0.02       0.54 r
  U8431/ZN (NAND2_X4)                                     0.01       0.55 f
  U8421/ZN (NAND2_X4)                                     0.03       0.58 r
  U7635/ZN (NAND2_X4)                                     0.02       0.60 f
  U8430/ZN (NAND2_X4)                                     0.03       0.63 r
  U7566/ZN (INV_X8)                                       0.01       0.64 f
  U9107/ZN (NOR2_X4)                                      0.03       0.67 r
  U9108/ZN (AOI21_X4)                                     0.02       0.69 f
  U6378/ZN (INV_X4)                                       0.02       0.71 r
  U6377/ZN (NAND2_X4)                                     0.02       0.73 f
  U6236/ZN (NAND2_X4)                                     0.03       0.75 r
  U6235/ZN (INV_X4)                                       0.01       0.76 f
  U6234/ZN (OAI22_X4)                                     0.05       0.82 r
  U5582/ZN (INV_X8)                                       0.02       0.84 f
  U6233/ZN (INV_X16)                                      0.02       0.86 r
  U6531/ZN (NOR2_X4)                                      0.01       0.87 f
  U7940/ZN (OAI21_X4)                                     0.04       0.91 r
  U9122/ZN (XNOR2_X2)                                     0.07       0.97 r
  U9123/ZN (INV_X4)                                       0.02       0.99 f
  U8072/ZN (NAND2_X4)                                     0.03       1.02 r
  U4690/ZN (INV_X8)                                       0.01       1.03 f
  U7424/ZN (NAND2_X4)                                     0.02       1.05 r
  U9325/ZN (NAND3_X2)                                     0.03       1.08 f
  U5564/ZN (INV_X4)                                       0.02       1.10 r
  U7893/ZN (OAI21_X4)                                     0.02       1.12 f
  U8315/ZN (NAND2_X4)                                     0.03       1.15 r
  U8447/ZN (NAND2_X4)                                     0.02       1.17 f
  U8318/ZN (INV_X8)                                       0.02       1.19 r
  U6898/ZN (OAI21_X2)                                     0.02       1.21 f
  U8348/ZN (NAND3_X2)                                     0.04       1.24 r
  U8218/ZN (AOI211_X4)                                    0.03       1.27 f
  U10043/ZN (OAI21_X4)                                    0.05       1.32 r
  U10044/ZN (NAND3_X4)                                    0.03       1.35 f
  U10067/ZN (NAND3_X4)                                    0.03       1.38 r
  U8462/ZN (NAND2_X4)                                     0.02       1.40 f
  U11781/ZN (INV_X4)                                      0.02       1.42 r
  U6644/ZN (NAND2_X4)                                     0.02       1.43 f
  U7274/ZN (NAND2_X4)                                     0.03       1.46 r
  U8281/ZN (NAND2_X4)                                     0.02       1.48 f
  U10076/ZN (OAI21_X4)                                    0.05       1.52 r
  U7943/ZN (NAND2_X2)                                     0.03       1.55 f
  U7928/ZN (OAI21_X4)                                     0.04       1.59 r
  U7124/ZN (INV_X4)                                       0.01       1.60 f
  U7402/ZN (NAND2_X4)                                     0.02       1.62 r
  U7403/ZN (NAND2_X4)                                     0.02       1.65 f
  U7094/ZN (NAND2_X4)                                     0.03       1.67 r
  U6449/ZN (NAND2_X4)                                     0.03       1.70 f
  U5549/ZN (NAND2_X4)                                     0.02       1.72 r
  U7838/ZN (INV_X4)                                       0.01       1.73 f
  U10126/ZN (NOR2_X4)                                     0.04       1.77 r
  U7931/ZN (XNOR2_X2)                                     0.06       1.84 r
  U4565/ZN (NAND2_X4)                                     0.03       1.87 f
  U8174/ZN (NAND2_X4)                                     0.03       1.90 r
  U6945/ZN (INV_X4)                                       0.01       1.92 f
  U6943/ZN (NAND2_X4)                                     0.02       1.94 r
  U6944/ZN (NAND2_X4)                                     0.02       1.96 f
  U7400/ZN (INV_X4)                                       0.02       1.97 r
  U7399/ZN (NAND2_X4)                                     0.02       1.99 f
  U4260/ZN (NAND2_X4)                                     0.03       2.02 r
  U4654/ZN (NOR2_X4)                                      0.01       2.03 f
  U10148/ZN (XNOR2_X2)                                    0.08       2.12 f
  U8483/ZN (NAND2_X4)                                     0.04       2.15 r
  U8484/ZN (NAND2_X4)                                     0.02       2.18 f
  U6018/ZN (NAND2_X2)                                     0.04       2.22 r
  U11795/ZN (INV_X4)                                      0.02       2.24 f
  U7888/ZN (NAND2_X4)                                     0.03       2.27 r
  U7594/ZN (NAND3_X4)                                     0.03       2.29 f
  U6569/ZN (OAI21_X4)                                     0.04       2.34 r
  U5544/ZN (NAND2_X4)                                     0.02       2.35 f
  U5473/ZN (NAND2_X4)                                     0.03       2.39 r
  U5372/ZN (INV_X8)                                       0.01       2.40 f
  U6393/ZN (OAI21_X4)                                     0.03       2.43 r
  ex_mem/product_in_q_reg[28]/D (DFFR_X1)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[28]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U9097/ZN (NAND2_X2)                                     0.05       0.50 r
  U6149/ZN (OAI21_X4)                                     0.03       0.53 f
  U6146/ZN (INV_X8)                                       0.02       0.55 r
  U4705/ZN (NAND2_X4)                                     0.01       0.56 f
  U6142/ZN (NOR3_X2)                                      0.05       0.61 r
  U6244/ZN (NAND3_X2)                                     0.03       0.64 f
  U6243/ZN (NAND2_X4)                                     0.03       0.67 r
  U6163/ZN (NAND2_X2)                                     0.03       0.70 f
  U6138/ZN (NAND2_X4)                                     0.03       0.72 r
  U6129/ZN (INV_X4)                                       0.01       0.74 f
  U6126/ZN (NAND2_X4)                                     0.02       0.76 r
  U6127/ZN (NAND2_X4)                                     0.02       0.78 f
  U6210/ZN (AOI22_X4)                                     0.07       0.85 r
  U6211/ZN (AOI21_X4)                                     0.03       0.88 f
  U6533/ZN (INV_X4)                                       0.02       0.90 r
  U6532/ZN (NAND2_X4)                                     0.01       0.91 f
  U6522/ZN (NAND2_X4)                                     0.02       0.93 r
  U6521/ZN (OAI21_X4)                                     0.03       0.96 f
  U6361/ZN (AOI222_X4)                                    0.12       1.08 r
  U6354/ZN (NAND2_X2)                                     0.03       1.11 f
  U6355/ZN (NAND2_X4)                                     0.03       1.14 r
  U9495/ZN (NAND2_X4)                                     0.03       1.17 f
  U6177/ZN (NAND2_X4)                                     0.03       1.20 r
  U6179/ZN (INV_X4)                                       0.01       1.21 f
  U6285/ZN (OAI21_X4)                                     0.03       1.25 r
  U6283/ZN (NOR2_X4)                                      0.02       1.27 f
  U11801/ZN (OAI211_X4)                                   0.04       1.31 r
  U4671/ZN (INV_X8)                                       0.01       1.33 f
  U5464/ZN (OAI211_X4)                                    0.04       1.37 r
  U6260/ZN (NAND2_X4)                                     0.03       1.39 f
  U4676/ZN (NAND2_X2)                                     0.03       1.43 r
  U4675/ZN (AOI22_X4)                                     0.02       1.45 f
  U7047/ZN (NAND2_X2)                                     0.03       1.48 r
  U7049/ZN (NAND2_X4)                                     0.02       1.51 f
  U7342/ZN (NOR2_X4)                                      0.03       1.54 r
  U7121/ZN (INV_X4)                                       0.02       1.56 f
  U5357/ZN (OAI211_X4)                                    0.05       1.60 r
  U6949/ZN (NAND2_X4)                                     0.02       1.62 f
  U9489/ZN (XNOR2_X2)                                     0.06       1.68 f
  U4630/ZN (INV_X4)                                       0.03       1.71 r
  U4317/ZN (NOR2_X4)                                      0.02       1.73 f
  U7954/ZN (NOR2_X2)                                      0.04       1.77 r
  U7601/ZN (NAND2_X4)                                     0.02       1.79 f
  U8468/ZN (NAND3_X2)                                     0.03       1.82 r
  U6980/ZN (NAND2_X4)                                     0.02       1.84 f
  U10116/ZN (XNOR2_X2)                                    0.06       1.90 f
  U11783/ZN (INV_X4)                                      0.03       1.93 r
  U8282/ZN (NOR2_X4)                                      0.02       1.95 f
  U10149/ZN (OAI21_X4)                                    0.05       1.99 r
  U5351/ZN (INV_X4)                                       0.01       2.00 f
  U7596/ZN (OAI22_X4)                                     0.06       2.06 r
  U7149/ZN (INV_X4)                                       0.01       2.07 f
  U7148/ZN (NAND2_X4)                                     0.02       2.10 r
  U4499/ZN (NAND2_X4)                                     0.02       2.11 f
  U7167/ZN (OAI21_X4)                                     0.04       2.15 r
  U7161/ZN (INV_X4)                                       0.01       2.16 f
  U7159/ZN (NAND2_X4)                                     0.02       2.18 r
  U7160/ZN (NAND2_X4)                                     0.02       2.20 f
  U4494/ZN (NOR2_X4)                                      0.02       2.22 r
  U8110/ZN (NAND2_X4)                                     0.02       2.24 f
  U8353/ZN (NAND2_X4)                                     0.03       2.28 r
  U7208/ZN (INV_X4)                                       0.01       2.29 f
  U10824/ZN (OAI21_X4)                                    0.04       2.33 r
  U7151/ZN (INV_X4)                                       0.01       2.34 f
  U5365/ZN (NAND2_X4)                                     0.02       2.36 r
  U5966/ZN (NAND2_X4)                                     0.02       2.38 f
  U5960/ZN (INV_X8)                                       0.02       2.40 r
  U4495/ZN (OAI21_X2)                                     0.02       2.41 f
  ex_mem/product_in_q_reg[26]/D (DFFR_X1)                 0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[26]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.07       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7547/ZN (OAI21_X4)                      0.03       0.61 r
  U9082/ZN (XNOR2_X2)                      0.07       0.68 r
  U4647/ZN (INV_X8)                        0.01       0.69 f
  U8423/ZN (NAND2_X4)                      0.03       0.72 r
  U8839/ZN (INV_X8)                        0.01       0.73 f
  U9130/ZN (NOR3_X4)                       0.06       0.79 r
  U8244/ZN (NOR2_X4)                       0.02       0.81 f
  U7542/ZN (INV_X4)                        0.02       0.83 r
  U7909/ZN (NAND2_X4)                      0.01       0.84 f
  U7910/ZN (NAND2_X4)                      0.03       0.87 r
  U7427/ZN (NAND2_X4)                      0.02       0.89 f
  U8145/ZN (NAND2_X1)                      0.06       0.95 r
  U7327/ZN (INV_X2)                        0.02       0.97 f
  U7325/ZN (NAND2_X4)                      0.02       0.99 r
  U7326/ZN (NAND2_X4)                      0.02       1.01 f
  U7267/ZN (INV_X8)                        0.02       1.03 r
  U9173/ZN (OAI21_X4)                      0.02       1.05 f
  U9174/ZN (INV_X4)                        0.02       1.07 r
  U8002/ZN (NAND2_X4)                      0.02       1.09 f
  U6758/ZN (NAND2_X4)                      0.04       1.13 r
  U9192/ZN (XNOR2_X2)                      0.07       1.20 r
  U4223/ZN (INV_X2)                        0.03       1.23 f
  U4364/ZN (NAND2_X4)                      0.03       1.26 r
  U9209/ZN (NAND3_X4)                      0.04       1.30 f
  U7140/ZN (NAND2_X4)                      0.04       1.34 r
  U9219/ZN (XNOR2_X2)                      0.07       1.41 r
  U9220/ZN (INV_X4)                        0.02       1.43 f
  U8246/ZN (NAND2_X4)                      0.02       1.45 r
  U7579/ZN (NAND2_X2)                      0.02       1.47 f
  U9241/ZN (NAND3_X2)                      0.04       1.51 r
  U6906/ZN (NAND3_X1)                      0.03       1.54 f
  U7433/ZN (AND2_X2)                       0.05       1.59 f
  U9457/ZN (OAI21_X4)                      0.04       1.63 r
  U7962/ZN (INV_X4)                        0.01       1.65 f
  U7960/ZN (NAND2_X4)                      0.02       1.67 r
  U7961/ZN (NAND2_X4)                      0.02       1.69 f
  U7963/ZN (NAND2_X4)                      0.03       1.72 r
  U8404/ZN (NAND2_X4)                      0.02       1.74 f
  U9460/ZN (NOR3_X4)                       0.05       1.80 r
  U9463/ZN (OAI21_X4)                      0.03       1.82 f
  U4662/ZN (INV_X8)                        0.02       1.84 r
  U7948/ZN (NOR2_X4)                       0.01       1.86 f
  U4708/ZN (OAI21_X4)                      0.04       1.89 r
  U4652/ZN (NAND2_X4)                      0.02       1.91 f
  U4575/ZN (XNOR2_X2)                      0.06       1.97 f
  U7064/Z (MUX2_X2)                        0.10       2.07 f
  U7977/ZN (NAND2_X4)                      0.03       2.11 r
  U7959/ZN (NAND2_X4)                      0.02       2.13 f
  U8104/ZN (AOI21_X4)                      0.05       2.18 r
  U9560/ZN (OAI21_X4)                      0.03       2.21 f
  U10463/ZN (AOI21_X4)                     0.03       2.24 r
  U10465/ZN (NOR2_X4)                      0.02       2.26 f
  U4330/ZN (OAI21_X4)                      0.04       2.30 r
  U5390/ZN (NAND2_X2)                      0.02       2.32 f
  U7345/ZN (NAND2_X4)                      0.03       2.35 r
  U7333/ZN (NAND2_X4)                      0.02       2.37 f
  U4579/ZN (OAI221_X4)                     0.04       2.41 r
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)      0.00       2.41 r
  data arrival time                                   2.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.07       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)                       0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)                       0.11       0.11 r
  U6332/ZN (INV_X4)                                       0.02       0.13 f
  U6331/ZN (NOR2_X4)                                      0.03       0.17 r
  U6328/ZN (NAND2_X4)                                     0.02       0.19 f
  U6330/ZN (INV_X4)                                       0.02       0.21 r
  U8480/ZN (NAND2_X4)                                     0.02       0.22 f
  U4649/ZN (INV_X4)                                       0.02       0.24 r
  U6650/ZN (INV_X8)                                       0.01       0.25 f
  U7967/ZN (OAI221_X4)                                    0.07       0.33 r
  U7966/ZN (INV_X8)                                       0.01       0.34 f
  U7827/ZN (AOI21_X4)                                     0.03       0.38 r
  U6891/ZN (NOR2_X4)                                      0.02       0.39 f
  U4299/ZN (NAND2_X4)                                     0.02       0.41 r
  U8449/ZN (NAND3_X2)                                     0.02       0.44 f
  U8328/ZN (INV_X4)                                       0.02       0.46 r
  U6936/ZN (INV_X4)                                       0.01       0.47 f
  U7609/ZN (NAND2_X4)                                     0.02       0.49 r
  U7610/ZN (NAND2_X4)                                     0.02       0.52 f
  U7525/ZN (INV_X8)                                       0.02       0.54 r
  U8431/ZN (NAND2_X4)                                     0.01       0.55 f
  U8421/ZN (NAND2_X4)                                     0.03       0.58 r
  U7635/ZN (NAND2_X4)                                     0.02       0.60 f
  U8430/ZN (NAND2_X4)                                     0.03       0.63 r
  U7566/ZN (INV_X8)                                       0.01       0.64 f
  U9107/ZN (NOR2_X4)                                      0.03       0.67 r
  U9108/ZN (AOI21_X4)                                     0.02       0.69 f
  U6378/ZN (INV_X4)                                       0.02       0.71 r
  U6377/ZN (NAND2_X4)                                     0.02       0.73 f
  U6236/ZN (NAND2_X4)                                     0.03       0.75 r
  U6235/ZN (INV_X4)                                       0.01       0.76 f
  U6234/ZN (OAI22_X4)                                     0.05       0.82 r
  U5582/ZN (INV_X8)                                       0.02       0.84 f
  U6233/ZN (INV_X16)                                      0.02       0.86 r
  U6531/ZN (NOR2_X4)                                      0.01       0.87 f
  U7940/ZN (OAI21_X4)                                     0.04       0.91 r
  U9122/ZN (XNOR2_X2)                                     0.07       0.97 r
  U9123/ZN (INV_X4)                                       0.02       0.99 f
  U8072/ZN (NAND2_X4)                                     0.03       1.02 r
  U4690/ZN (INV_X8)                                       0.01       1.03 f
  U7424/ZN (NAND2_X4)                                     0.02       1.05 r
  U9325/ZN (NAND3_X2)                                     0.03       1.08 f
  U5564/ZN (INV_X4)                                       0.02       1.10 r
  U7893/ZN (OAI21_X4)                                     0.02       1.12 f
  U8315/ZN (NAND2_X4)                                     0.03       1.15 r
  U7129/ZN (INV_X4)                                       0.01       1.16 f
  U7425/ZN (OAI21_X4)                                     0.03       1.20 r
  U7905/ZN (OAI21_X4)                                     0.03       1.22 f
  U7046/ZN (INV_X8)                                       0.02       1.24 r
  U7044/ZN (NAND2_X4)                                     0.01       1.25 f
  U7045/ZN (NAND2_X4)                                     0.03       1.28 r
  U4423/ZN (INV_X8)                                       0.01       1.30 f
  U6311/ZN (OAI21_X4)                                     0.03       1.33 r
  U4478/ZN (INV_X4)                                       0.02       1.34 f
  U6260/ZN (NAND2_X4)                                     0.04       1.38 r
  U4676/ZN (NAND2_X2)                                     0.02       1.40 f
  U4675/ZN (AOI22_X4)                                     0.05       1.45 r
  U7047/ZN (NAND2_X2)                                     0.03       1.48 f
  U7049/ZN (NAND2_X4)                                     0.04       1.51 r
  U7342/ZN (NOR2_X4)                                      0.02       1.53 f
  U6305/ZN (AOI21_X4)                                     0.06       1.59 r
  U6298/ZN (NAND3_X4)                                     0.04       1.63 f
  U6299/ZN (NAND2_X4)                                     0.03       1.66 r
  U7026/ZN (INV_X4)                                       0.01       1.67 f
  U10081/ZN (OAI21_X4)                                    0.03       1.70 r
  U6754/ZN (NAND2_X2)                                     0.03       1.73 f
  U6662/ZN (NAND2_X4)                                     0.04       1.77 r
  U4699/ZN (INV_X8)                                       0.01       1.78 f
  U4277/ZN (NAND2_X4)                                     0.02       1.80 r
  U8225/ZN (NAND3_X2)                                     0.03       1.83 f
  U10112/ZN (OAI21_X4)                                    0.05       1.88 r
  U6818/ZN (XNOR2_X2)                                     0.07       1.94 r
  U7268/ZN (NAND2_X4)                                     0.02       1.96 f
  U7266/ZN (NAND2_X4)                                     0.03       1.99 r
  U5400/ZN (INV_X4)                                       0.01       2.01 f
  U6510/ZN (NAND2_X4)                                     0.02       2.03 r
  U4578/ZN (INV_X8)                                       0.01       2.04 f
  U10125/ZN (AOI21_X4)                                    0.03       2.07 r
  U10148/ZN (XNOR2_X2)                                    0.07       2.13 r
  U8483/ZN (NAND2_X4)                                     0.03       2.16 f
  U10183/ZN (OAI21_X4)                                    0.04       2.21 r
  U7319/ZN (NAND2_X4)                                     0.02       2.23 f
  U8113/ZN (INV_X8)                                       0.02       2.25 r
  U4155/ZN (INV_X4)                                       0.01       2.26 f
  U10319/ZN (NAND4_X2)                                    0.04       2.31 r
  U11844/ZN (NAND3_X2)                                    0.03       2.34 f
  U7835/ZN (NAND2_X4)                                     0.03       2.37 r
  U7541/ZN (INV_X8)                                       0.01       2.38 f
  U8382/ZN (OAI21_X2)                                     0.03       2.42 r
  ex_mem/product_in_q_reg[29]/D (DFFR_X1)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[29]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U9097/ZN (NAND2_X2)                      0.05       0.50 r
  U6149/ZN (OAI21_X4)                      0.03       0.53 f
  U6146/ZN (INV_X8)                        0.02       0.55 r
  U4705/ZN (NAND2_X4)                      0.01       0.56 f
  U6142/ZN (NOR3_X2)                       0.05       0.61 r
  U6244/ZN (NAND3_X2)                      0.03       0.64 f
  U6243/ZN (NAND2_X4)                      0.03       0.67 r
  U6163/ZN (NAND2_X2)                      0.03       0.70 f
  U6138/ZN (NAND2_X4)                      0.03       0.72 r
  U6129/ZN (INV_X4)                        0.01       0.74 f
  U6126/ZN (NAND2_X4)                      0.02       0.76 r
  U6127/ZN (NAND2_X4)                      0.02       0.78 f
  U6210/ZN (AOI22_X4)                      0.07       0.85 r
  U6211/ZN (AOI21_X4)                      0.03       0.88 f
  U6533/ZN (INV_X4)                        0.02       0.90 r
  U6532/ZN (NAND2_X4)                      0.01       0.91 f
  U6522/ZN (NAND2_X4)                      0.02       0.93 r
  U6521/ZN (OAI21_X4)                      0.03       0.96 f
  U6361/ZN (AOI222_X4)                     0.12       1.08 r
  U6354/ZN (NAND2_X2)                      0.03       1.11 f
  U6355/ZN (NAND2_X4)                      0.03       1.14 r
  U9495/ZN (NAND2_X4)                      0.03       1.17 f
  U6177/ZN (NAND2_X4)                      0.03       1.20 r
  U6179/ZN (INV_X4)                        0.01       1.21 f
  U6285/ZN (OAI21_X4)                      0.03       1.25 r
  U6283/ZN (NOR2_X4)                       0.02       1.27 f
  U11801/ZN (OAI211_X4)                    0.04       1.31 r
  U4671/ZN (INV_X8)                        0.01       1.33 f
  U5464/ZN (OAI211_X4)                     0.04       1.37 r
  U6260/ZN (NAND2_X4)                      0.03       1.39 f
  U4676/ZN (NAND2_X2)                      0.03       1.43 r
  U4675/ZN (AOI22_X4)                      0.02       1.45 f
  U7047/ZN (NAND2_X2)                      0.03       1.48 r
  U7049/ZN (NAND2_X4)                      0.02       1.51 f
  U7342/ZN (NOR2_X4)                       0.03       1.54 r
  U7121/ZN (INV_X4)                        0.02       1.56 f
  U5357/ZN (OAI211_X4)                     0.05       1.60 r
  U6949/ZN (NAND2_X4)                      0.02       1.62 f
  U9489/ZN (XNOR2_X2)                      0.06       1.68 f
  U4630/ZN (INV_X4)                        0.03       1.71 r
  U4317/ZN (NOR2_X4)                       0.02       1.73 f
  U7954/ZN (NOR2_X2)                       0.04       1.77 r
  U7601/ZN (NAND2_X4)                      0.02       1.79 f
  U8468/ZN (NAND3_X2)                      0.03       1.82 r
  U6980/ZN (NAND2_X4)                      0.02       1.84 f
  U10116/ZN (XNOR2_X2)                     0.06       1.90 f
  U11783/ZN (INV_X4)                       0.03       1.93 r
  U8282/ZN (NOR2_X4)                       0.02       1.95 f
  U10149/ZN (OAI21_X4)                     0.05       1.99 r
  U5351/ZN (INV_X4)                        0.01       2.00 f
  U7596/ZN (OAI22_X4)                      0.06       2.06 r
  U7149/ZN (INV_X4)                        0.01       2.07 f
  U7148/ZN (NAND2_X4)                      0.02       2.10 r
  U4499/ZN (NAND2_X4)                      0.02       2.11 f
  U7167/ZN (OAI21_X4)                      0.04       2.15 r
  U7161/ZN (INV_X4)                        0.01       2.16 f
  U7159/ZN (NAND2_X4)                      0.02       2.18 r
  U7160/ZN (NAND2_X4)                      0.02       2.20 f
  U4494/ZN (NOR2_X4)                       0.02       2.22 r
  U8110/ZN (NAND2_X4)                      0.02       2.24 f
  U8353/ZN (NAND2_X4)                      0.03       2.28 r
  U7208/ZN (INV_X4)                        0.01       2.29 f
  U10824/ZN (OAI21_X4)                     0.04       2.33 r
  U7151/ZN (INV_X4)                        0.01       2.34 f
  U5365/ZN (NAND2_X4)                      0.02       2.36 r
  U5966/ZN (NAND2_X4)                      0.02       2.38 f
  U5960/ZN (INV_X8)                        0.02       2.40 r
  U10833/ZN (OAI21_X4)                     0.01       2.41 f
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)      0.00       2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U9097/ZN (NAND2_X2)                                     0.05       0.50 r
  U6149/ZN (OAI21_X4)                                     0.03       0.53 f
  U6146/ZN (INV_X8)                                       0.02       0.55 r
  U4705/ZN (NAND2_X4)                                     0.01       0.56 f
  U6142/ZN (NOR3_X2)                                      0.05       0.61 r
  U6244/ZN (NAND3_X2)                                     0.03       0.64 f
  U6243/ZN (NAND2_X4)                                     0.03       0.67 r
  U6163/ZN (NAND2_X2)                                     0.03       0.70 f
  U6138/ZN (NAND2_X4)                                     0.03       0.72 r
  U6129/ZN (INV_X4)                                       0.01       0.74 f
  U6126/ZN (NAND2_X4)                                     0.02       0.76 r
  U6127/ZN (NAND2_X4)                                     0.02       0.78 f
  U6210/ZN (AOI22_X4)                                     0.07       0.85 r
  U6211/ZN (AOI21_X4)                                     0.03       0.88 f
  U6533/ZN (INV_X4)                                       0.02       0.90 r
  U6532/ZN (NAND2_X4)                                     0.01       0.91 f
  U6522/ZN (NAND2_X4)                                     0.02       0.93 r
  U6521/ZN (OAI21_X4)                                     0.03       0.96 f
  U6361/ZN (AOI222_X4)                                    0.12       1.08 r
  U6354/ZN (NAND2_X2)                                     0.03       1.11 f
  U6355/ZN (NAND2_X4)                                     0.03       1.14 r
  U9495/ZN (NAND2_X4)                                     0.03       1.17 f
  U6177/ZN (NAND2_X4)                                     0.03       1.20 r
  U6179/ZN (INV_X4)                                       0.01       1.21 f
  U6285/ZN (OAI21_X4)                                     0.03       1.25 r
  U6283/ZN (NOR2_X4)                                      0.02       1.27 f
  U11801/ZN (OAI211_X4)                                   0.04       1.31 r
  U4671/ZN (INV_X8)                                       0.01       1.33 f
  U5464/ZN (OAI211_X4)                                    0.04       1.37 r
  U6260/ZN (NAND2_X4)                                     0.03       1.39 f
  U4676/ZN (NAND2_X2)                                     0.03       1.43 r
  U4675/ZN (AOI22_X4)                                     0.02       1.45 f
  U7047/ZN (NAND2_X2)                                     0.03       1.48 r
  U7049/ZN (NAND2_X4)                                     0.02       1.51 f
  U7342/ZN (NOR2_X4)                                      0.03       1.54 r
  U7121/ZN (INV_X4)                                       0.02       1.56 f
  U5357/ZN (OAI211_X4)                                    0.05       1.60 r
  U6949/ZN (NAND2_X4)                                     0.02       1.62 f
  U9489/ZN (XNOR2_X2)                                     0.06       1.68 f
  U4630/ZN (INV_X4)                                       0.03       1.71 r
  U4317/ZN (NOR2_X4)                                      0.02       1.73 f
  U7954/ZN (NOR2_X2)                                      0.04       1.77 r
  U7601/ZN (NAND2_X4)                                     0.02       1.79 f
  U8468/ZN (NAND3_X2)                                     0.03       1.82 r
  U6980/ZN (NAND2_X4)                                     0.02       1.84 f
  U10116/ZN (XNOR2_X2)                                    0.06       1.90 f
  U11783/ZN (INV_X4)                                      0.03       1.93 r
  U8282/ZN (NOR2_X4)                                      0.02       1.95 f
  U10149/ZN (OAI21_X4)                                    0.05       1.99 r
  U5351/ZN (INV_X4)                                       0.01       2.00 f
  U7596/ZN (OAI22_X4)                                     0.06       2.06 r
  U7149/ZN (INV_X4)                                       0.01       2.07 f
  U7148/ZN (NAND2_X4)                                     0.02       2.10 r
  U4499/ZN (NAND2_X4)                                     0.02       2.11 f
  U7167/ZN (OAI21_X4)                                     0.04       2.15 r
  U7158/ZN (NAND2_X2)                                     0.02       2.17 f
  U7160/ZN (NAND2_X4)                                     0.03       2.21 r
  U4494/ZN (NOR2_X4)                                      0.01       2.22 f
  U8110/ZN (NAND2_X4)                                     0.03       2.25 r
  U8353/ZN (NAND2_X4)                                     0.02       2.27 f
  U4280/ZN (OAI21_X4)                                     0.04       2.31 r
  U10207/ZN (XNOR2_X2)                                    0.07       2.38 r
  U6613/ZN (OAI21_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[27]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[27]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.07       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U5369/ZN (AOI21_X2)                                     0.03       1.89 f
  U7921/ZN (OAI21_X2)                                     0.04       1.94 r
  U5370/ZN (XNOR2_X2)                                     0.08       2.01 r
  U9552/ZN (OAI21_X4)                                     0.03       2.04 f
  U4634/ZN (NAND2_X4)                                     0.04       2.08 r
  U6642/ZN (NOR2_X4)                                      0.02       2.10 f
  U9553/ZN (OAI21_X4)                                     0.04       2.14 r
  U8104/ZN (AOI21_X4)                                     0.02       2.16 f
  U9560/ZN (OAI21_X4)                                     0.04       2.21 r
  U10463/ZN (AOI21_X4)                                    0.02       2.23 f
  U10465/ZN (NOR2_X4)                                     0.04       2.27 r
  U5972/ZN (INV_X4)                                       0.02       2.28 f
  U10907/ZN (AOI21_X4)                                    0.04       2.32 r
  U5362/ZN (XNOR2_X2)                                     0.06       2.39 r
  U5347/ZN (OAI21_X2)                                     0.02       2.41 f
  ex_mem/product_in_q_reg[24]/D (DFFR_X1)                 0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[24]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U9097/ZN (NAND2_X2)                                     0.05       0.50 r
  U6149/ZN (OAI21_X4)                                     0.03       0.53 f
  U6146/ZN (INV_X8)                                       0.02       0.55 r
  U4705/ZN (NAND2_X4)                                     0.01       0.56 f
  U6142/ZN (NOR3_X2)                                      0.05       0.61 r
  U6244/ZN (NAND3_X2)                                     0.03       0.64 f
  U6243/ZN (NAND2_X4)                                     0.03       0.67 r
  U6163/ZN (NAND2_X2)                                     0.03       0.70 f
  U6138/ZN (NAND2_X4)                                     0.03       0.72 r
  U6129/ZN (INV_X4)                                       0.01       0.74 f
  U6126/ZN (NAND2_X4)                                     0.02       0.76 r
  U6127/ZN (NAND2_X4)                                     0.02       0.78 f
  U6210/ZN (AOI22_X4)                                     0.07       0.85 r
  U6211/ZN (AOI21_X4)                                     0.03       0.88 f
  U6533/ZN (INV_X4)                                       0.02       0.90 r
  U6532/ZN (NAND2_X4)                                     0.01       0.91 f
  U6522/ZN (NAND2_X4)                                     0.02       0.93 r
  U6521/ZN (OAI21_X4)                                     0.03       0.96 f
  U6361/ZN (AOI222_X4)                                    0.12       1.08 r
  U6354/ZN (NAND2_X2)                                     0.03       1.11 f
  U6355/ZN (NAND2_X4)                                     0.03       1.14 r
  U9495/ZN (NAND2_X4)                                     0.03       1.17 f
  U6177/ZN (NAND2_X4)                                     0.03       1.20 r
  U6179/ZN (INV_X4)                                       0.01       1.21 f
  U6285/ZN (OAI21_X4)                                     0.03       1.25 r
  U6283/ZN (NOR2_X4)                                      0.02       1.27 f
  U11801/ZN (OAI211_X4)                                   0.04       1.31 r
  U4671/ZN (INV_X8)                                       0.01       1.33 f
  U5464/ZN (OAI211_X4)                                    0.04       1.37 r
  U6260/ZN (NAND2_X4)                                     0.03       1.39 f
  U4676/ZN (NAND2_X2)                                     0.03       1.43 r
  U4675/ZN (AOI22_X4)                                     0.02       1.45 f
  U7047/ZN (NAND2_X2)                                     0.03       1.48 r
  U7049/ZN (NAND2_X4)                                     0.02       1.51 f
  U7342/ZN (NOR2_X4)                                      0.03       1.54 r
  U7121/ZN (INV_X4)                                       0.02       1.56 f
  U5357/ZN (OAI211_X4)                                    0.05       1.60 r
  U6949/ZN (NAND2_X4)                                     0.02       1.62 f
  U9489/ZN (XNOR2_X2)                                     0.06       1.68 f
  U4630/ZN (INV_X4)                                       0.03       1.71 r
  U4317/ZN (NOR2_X4)                                      0.02       1.73 f
  U7954/ZN (NOR2_X2)                                      0.04       1.77 r
  U7601/ZN (NAND2_X4)                                     0.02       1.79 f
  U8468/ZN (NAND3_X2)                                     0.03       1.82 r
  U6980/ZN (NAND2_X4)                                     0.02       1.84 f
  U10116/ZN (XNOR2_X2)                                    0.06       1.90 f
  U11783/ZN (INV_X4)                                      0.03       1.93 r
  U8282/ZN (NOR2_X4)                                      0.02       1.95 f
  U10149/ZN (OAI21_X4)                                    0.05       1.99 r
  U5351/ZN (INV_X4)                                       0.01       2.00 f
  U7596/ZN (OAI22_X4)                                     0.06       2.06 r
  U7149/ZN (INV_X4)                                       0.01       2.07 f
  U7148/ZN (NAND2_X4)                                     0.02       2.10 r
  U4499/ZN (NAND2_X4)                                     0.02       2.11 f
  U7167/ZN (OAI21_X4)                                     0.04       2.15 r
  U7161/ZN (INV_X4)                                       0.01       2.16 f
  U7159/ZN (NAND2_X4)                                     0.02       2.18 r
  U7160/ZN (NAND2_X4)                                     0.02       2.20 f
  U4494/ZN (NOR2_X4)                                      0.02       2.22 r
  U8110/ZN (NAND2_X4)                                     0.02       2.24 f
  U8353/ZN (NAND2_X4)                                     0.03       2.28 r
  U5987/ZN (XNOR2_X2)                                     0.07       2.35 r
  U10974/ZN (NAND2_X2)                                    0.02       2.37 f
  U10976/ZN (NAND4_X2)                                    0.03       2.40 r
  ex_mem/product_in_q_reg[25]/D (DFFR_X1)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[25]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7547/ZN (OAI21_X4)                      0.03       0.61 r
  U9082/ZN (XNOR2_X2)                      0.07       0.68 r
  U4647/ZN (INV_X8)                        0.01       0.69 f
  U8423/ZN (NAND2_X4)                      0.03       0.72 r
  U8839/ZN (INV_X8)                        0.01       0.73 f
  U9130/ZN (NOR3_X4)                       0.06       0.79 r
  U8244/ZN (NOR2_X4)                       0.02       0.81 f
  U7542/ZN (INV_X4)                        0.02       0.83 r
  U7909/ZN (NAND2_X4)                      0.01       0.84 f
  U7910/ZN (NAND2_X4)                      0.03       0.87 r
  U7427/ZN (NAND2_X4)                      0.02       0.89 f
  U8145/ZN (NAND2_X1)                      0.06       0.95 r
  U7327/ZN (INV_X2)                        0.02       0.97 f
  U7325/ZN (NAND2_X4)                      0.02       0.99 r
  U7326/ZN (NAND2_X4)                      0.02       1.01 f
  U7267/ZN (INV_X8)                        0.02       1.03 r
  U9173/ZN (OAI21_X4)                      0.02       1.05 f
  U9174/ZN (INV_X4)                        0.02       1.07 r
  U8002/ZN (NAND2_X4)                      0.02       1.09 f
  U6758/ZN (NAND2_X4)                      0.04       1.13 r
  U9192/ZN (XNOR2_X2)                      0.07       1.20 r
  U4223/ZN (INV_X2)                        0.03       1.23 f
  U4364/ZN (NAND2_X4)                      0.03       1.26 r
  U9209/ZN (NAND3_X4)                      0.04       1.30 f
  U7140/ZN (NAND2_X4)                      0.04       1.34 r
  U9219/ZN (XNOR2_X2)                      0.07       1.41 r
  U9220/ZN (INV_X4)                        0.02       1.43 f
  U8246/ZN (NAND2_X4)                      0.02       1.45 r
  U7579/ZN (NAND2_X2)                      0.02       1.47 f
  U9241/ZN (NAND3_X2)                      0.04       1.51 r
  U6906/ZN (NAND3_X1)                      0.03       1.54 f
  U7433/ZN (AND2_X2)                       0.05       1.59 f
  U9457/ZN (OAI21_X4)                      0.04       1.63 r
  U7962/ZN (INV_X4)                        0.01       1.65 f
  U7960/ZN (NAND2_X4)                      0.02       1.67 r
  U7961/ZN (NAND2_X4)                      0.02       1.69 f
  U7963/ZN (NAND2_X4)                      0.03       1.72 r
  U8404/ZN (NAND2_X4)                      0.02       1.74 f
  U9460/ZN (NOR3_X4)                       0.05       1.80 r
  U9463/ZN (OAI21_X4)                      0.03       1.82 f
  U4662/ZN (INV_X8)                        0.02       1.84 r
  U7948/ZN (NOR2_X4)                       0.01       1.86 f
  U4708/ZN (OAI21_X4)                      0.04       1.89 r
  U4652/ZN (NAND2_X4)                      0.02       1.91 f
  U4575/ZN (XNOR2_X2)                      0.06       1.97 f
  U7064/Z (MUX2_X2)                        0.10       2.07 f
  U7977/ZN (NAND2_X4)                      0.03       2.11 r
  U7959/ZN (NAND2_X4)                      0.02       2.13 f
  U8104/ZN (AOI21_X4)                      0.05       2.18 r
  U9560/ZN (OAI21_X4)                      0.03       2.21 f
  U5336/ZN (NAND2_X2)                      0.03       2.23 r
  U9561/ZN (XNOR2_X2)                      0.07       2.30 r
  U4486/ZN (AOI21_X4)                      0.02       2.32 f
  U7217/ZN (NAND4_X4)                      0.04       2.36 r
  U6006/ZN (NAND2_X4)                      0.02       2.38 f
  U4329/ZN (NAND2_X4)                      0.02       2.40 r
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)      0.00       2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7547/ZN (OAI21_X4)                                     0.03       0.61 r
  U9082/ZN (XNOR2_X2)                                     0.07       0.68 r
  U4647/ZN (INV_X8)                                       0.01       0.69 f
  U8423/ZN (NAND2_X4)                                     0.03       0.72 r
  U8839/ZN (INV_X8)                                       0.01       0.73 f
  U9130/ZN (NOR3_X4)                                      0.06       0.79 r
  U8244/ZN (NOR2_X4)                                      0.02       0.81 f
  U7542/ZN (INV_X4)                                       0.02       0.83 r
  U7909/ZN (NAND2_X4)                                     0.01       0.84 f
  U7910/ZN (NAND2_X4)                                     0.03       0.87 r
  U7427/ZN (NAND2_X4)                                     0.02       0.89 f
  U8145/ZN (NAND2_X1)                                     0.06       0.95 r
  U7327/ZN (INV_X2)                                       0.02       0.97 f
  U7325/ZN (NAND2_X4)                                     0.02       0.99 r
  U7326/ZN (NAND2_X4)                                     0.02       1.01 f
  U7267/ZN (INV_X8)                                       0.02       1.03 r
  U9173/ZN (OAI21_X4)                                     0.02       1.05 f
  U9174/ZN (INV_X4)                                       0.02       1.07 r
  U8002/ZN (NAND2_X4)                                     0.02       1.09 f
  U6758/ZN (NAND2_X4)                                     0.04       1.13 r
  U9192/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4223/ZN (INV_X2)                                       0.03       1.23 f
  U4364/ZN (NAND2_X4)                                     0.03       1.26 r
  U9209/ZN (NAND3_X4)                                     0.04       1.30 f
  U7140/ZN (NAND2_X4)                                     0.04       1.34 r
  U9219/ZN (XNOR2_X2)                                     0.07       1.41 r
  U9220/ZN (INV_X4)                                       0.02       1.43 f
  U8246/ZN (NAND2_X4)                                     0.02       1.45 r
  U7579/ZN (NAND2_X2)                                     0.02       1.47 f
  U9241/ZN (NAND3_X2)                                     0.04       1.51 r
  U6906/ZN (NAND3_X1)                                     0.03       1.54 f
  U7433/ZN (AND2_X2)                                      0.05       1.59 f
  U9457/ZN (OAI21_X4)                                     0.04       1.63 r
  U7962/ZN (INV_X4)                                       0.01       1.65 f
  U7960/ZN (NAND2_X4)                                     0.02       1.67 r
  U7961/ZN (NAND2_X4)                                     0.02       1.69 f
  U7963/ZN (NAND2_X4)                                     0.03       1.72 r
  U8404/ZN (NAND2_X4)                                     0.02       1.74 f
  U9460/ZN (NOR3_X4)                                      0.05       1.80 r
  U9463/ZN (OAI21_X4)                                     0.03       1.82 f
  U4662/ZN (INV_X8)                                       0.02       1.84 r
  U7948/ZN (NOR2_X4)                                      0.01       1.86 f
  U4708/ZN (OAI21_X4)                                     0.04       1.89 r
  U4652/ZN (NAND2_X4)                                     0.02       1.91 f
  U4575/ZN (XNOR2_X2)                                     0.06       1.97 f
  U7064/Z (MUX2_X2)                                       0.10       2.07 f
  U7977/ZN (NAND2_X4)                                     0.03       2.11 r
  U7959/ZN (NAND2_X4)                                     0.02       2.13 f
  U8104/ZN (AOI21_X4)                                     0.05       2.18 r
  U9560/ZN (OAI21_X4)                                     0.03       2.21 f
  U10463/ZN (AOI21_X4)                                    0.03       2.24 r
  U10465/ZN (NOR2_X4)                                     0.02       2.26 f
  U4330/ZN (OAI21_X4)                                     0.04       2.30 r
  U5390/ZN (NAND2_X2)                                     0.02       2.32 f
  U7345/ZN (NAND2_X4)                                     0.03       2.35 r
  U7370/ZN (NAND2_X2)                                     0.02       2.37 f
  U7343/ZN (NAND3_X2)                                     0.03       2.40 r
  ex_mem/product_in_q_reg[23]/D (DFFR_X1)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[23]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U9097/ZN (NAND2_X2)                      0.05       0.50 r
  U6149/ZN (OAI21_X4)                      0.03       0.53 f
  U6146/ZN (INV_X8)                        0.02       0.55 r
  U4705/ZN (NAND2_X4)                      0.01       0.56 f
  U6142/ZN (NOR3_X2)                       0.05       0.61 r
  U6244/ZN (NAND3_X2)                      0.03       0.64 f
  U6243/ZN (NAND2_X4)                      0.03       0.67 r
  U6163/ZN (NAND2_X2)                      0.03       0.70 f
  U6138/ZN (NAND2_X4)                      0.03       0.72 r
  U6129/ZN (INV_X4)                        0.01       0.74 f
  U6126/ZN (NAND2_X4)                      0.02       0.76 r
  U6127/ZN (NAND2_X4)                      0.02       0.78 f
  U6210/ZN (AOI22_X4)                      0.07       0.85 r
  U6211/ZN (AOI21_X4)                      0.03       0.88 f
  U6533/ZN (INV_X4)                        0.02       0.90 r
  U6532/ZN (NAND2_X4)                      0.01       0.91 f
  U6522/ZN (NAND2_X4)                      0.02       0.93 r
  U6521/ZN (OAI21_X4)                      0.03       0.96 f
  U6361/ZN (AOI222_X4)                     0.12       1.08 r
  U6354/ZN (NAND2_X2)                      0.03       1.11 f
  U6355/ZN (NAND2_X4)                      0.03       1.14 r
  U9495/ZN (NAND2_X4)                      0.03       1.17 f
  U6177/ZN (NAND2_X4)                      0.03       1.20 r
  U6179/ZN (INV_X4)                        0.01       1.21 f
  U6285/ZN (OAI21_X4)                      0.03       1.25 r
  U6283/ZN (NOR2_X4)                       0.02       1.27 f
  U11801/ZN (OAI211_X4)                    0.04       1.31 r
  U4671/ZN (INV_X8)                        0.01       1.33 f
  U5464/ZN (OAI211_X4)                     0.04       1.37 r
  U6260/ZN (NAND2_X4)                      0.03       1.39 f
  U4676/ZN (NAND2_X2)                      0.03       1.43 r
  U4675/ZN (AOI22_X4)                      0.02       1.45 f
  U7047/ZN (NAND2_X2)                      0.03       1.48 r
  U7049/ZN (NAND2_X4)                      0.02       1.51 f
  U7342/ZN (NOR2_X4)                       0.03       1.54 r
  U7121/ZN (INV_X4)                        0.02       1.56 f
  U5357/ZN (OAI211_X4)                     0.05       1.60 r
  U6949/ZN (NAND2_X4)                      0.02       1.62 f
  U9489/ZN (XNOR2_X2)                      0.06       1.68 f
  U4630/ZN (INV_X4)                        0.03       1.71 r
  U4317/ZN (NOR2_X4)                       0.02       1.73 f
  U7954/ZN (NOR2_X2)                       0.04       1.77 r
  U7601/ZN (NAND2_X4)                      0.02       1.79 f
  U8468/ZN (NAND3_X2)                      0.03       1.82 r
  U6980/ZN (NAND2_X4)                      0.02       1.84 f
  U10116/ZN (XNOR2_X2)                     0.06       1.90 f
  U11783/ZN (INV_X4)                       0.03       1.93 r
  U8282/ZN (NOR2_X4)                       0.02       1.95 f
  U10149/ZN (OAI21_X4)                     0.05       1.99 r
  U5351/ZN (INV_X4)                        0.01       2.00 f
  U7596/ZN (OAI22_X4)                      0.06       2.06 r
  U7149/ZN (INV_X4)                        0.01       2.07 f
  U7148/ZN (NAND2_X4)                      0.02       2.10 r
  U4499/ZN (NAND2_X4)                      0.02       2.11 f
  U7167/ZN (OAI21_X4)                      0.04       2.15 r
  U7161/ZN (INV_X4)                        0.01       2.16 f
  U7159/ZN (NAND2_X4)                      0.02       2.18 r
  U7160/ZN (NAND2_X4)                      0.02       2.20 f
  U4494/ZN (NOR2_X4)                       0.02       2.22 r
  U8110/ZN (NAND2_X4)                      0.02       2.24 f
  U8353/ZN (NAND2_X4)                      0.03       2.28 r
  U5987/ZN (XNOR2_X2)                      0.07       2.35 r
  U10275/ZN (NAND3_X2)                     0.03       2.37 f
  U4327/ZN (NAND2_X4)                      0.02       2.40 r
  ex_mem/aluRes_q_reg[25]/D (DFFR_X2)      0.00       2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U5369/ZN (AOI21_X2)                                     0.03       1.89 f
  U7921/ZN (OAI21_X2)                                     0.04       1.94 r
  U5370/ZN (XNOR2_X2)                                     0.08       2.01 r
  U9552/ZN (OAI21_X4)                                     0.03       2.04 f
  U4634/ZN (NAND2_X4)                                     0.04       2.08 r
  U6642/ZN (NOR2_X4)                                      0.02       2.10 f
  U9553/ZN (OAI21_X4)                                     0.04       2.14 r
  U8104/ZN (AOI21_X4)                                     0.02       2.16 f
  U9560/ZN (OAI21_X4)                                     0.04       2.21 r
  U10463/ZN (AOI21_X4)                                    0.02       2.23 f
  U10465/ZN (NOR2_X4)                                     0.04       2.27 r
  U5972/ZN (INV_X4)                                       0.02       2.28 f
  U10466/ZN (XNOR2_X2)                                    0.06       2.34 f
  U7431/ZN (NAND2_X4)                                     0.03       2.37 r
  U5515/ZN (NAND2_X4)                                     0.02       2.39 f
  ex_mem/product_in_q_reg[22]/D (DFFR_X1)                 0.00       2.39 f
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[22]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6334/ZN (NAND2_X2)                                     0.02       0.19 r
  U8772/ZN (INV_X4)                                       0.02       0.21 f
  U8540/ZN (NAND2_X4)                                     0.05       0.26 r
  U7578/ZN (INV_X16)                                      0.02       0.28 f
  U11828/ZN (INV_X8)                                      0.02       0.31 r
  U7714/ZN (OAI222_X2)                                    0.04       0.34 f
  U4110/Z (BUF_X32)                                       0.17       0.51 f
  U7739/ZN (INV_X1)                                       0.05       0.55 r
  U8816/ZN (NAND2_X2)                                     0.04       0.59 f
  U8875/ZN (NAND2_X2)                                     0.04       0.62 r
  U4791/ZN (NAND3_X2)                                     0.03       0.65 f
  U8876/ZN (INV_X4)                                       0.03       0.69 r
  U5770/Z (XOR2_X2)                                       0.09       0.78 r
  U9586/ZN (XNOR2_X2)                                     0.08       0.85 r
  U4473/ZN (INV_X4)                                       0.01       0.87 f
  U4476/ZN (OAI22_X4)                                     0.04       0.91 r
  U7918/ZN (AOI22_X4)                                     0.03       0.94 f
  U5337/ZN (OAI22_X4)                                     0.05       0.99 r
  U8365/ZN (AOI22_X4)                                     0.03       1.02 f
  U8364/ZN (OAI22_X4)                                     0.06       1.08 r
  U8231/ZN (NAND2_X4)                                     0.02       1.10 f
  U4828/ZN (INV_X4)                                       0.02       1.12 r
  U4485/ZN (NOR2_X4)                                      0.01       1.14 f
  U4484/ZN (OAI21_X4)                                     0.04       1.18 r
  U7659/ZN (NAND3_X4)                                     0.03       1.20 f
  U8363/ZN (NAND2_X4)                                     0.03       1.23 r
  U8362/ZN (AOI22_X4)                                     0.02       1.26 f
  U8067/ZN (OAI22_X4)                                     0.06       1.32 r
  U8230/ZN (NAND2_X4)                                     0.02       1.34 f
  U9620/ZN (OAI21_X4)                                     0.04       1.38 r
  U5936/ZN (NAND2_X4)                                     0.02       1.40 f
  U5335/ZN (NAND3_X4)                                     0.02       1.42 r
  U5939/ZN (INV_X8)                                       0.01       1.43 f
  U10228/ZN (OAI21_X4)                                    0.03       1.46 r
  U8366/ZN (AOI22_X4)                                     0.02       1.49 f
  U8014/ZN (OAI22_X4)                                     0.07       1.55 r
  U4456/ZN (NAND2_X4)                                     0.02       1.57 f
  U10390/ZN (NAND3_X2)                                    0.03       1.60 r
  U10391/ZN (INV_X4)                                      0.01       1.62 f
  U10394/ZN (OAI21_X4)                                    0.04       1.65 r
  U8013/ZN (NAND2_X4)                                     0.02       1.67 f
  U5911/ZN (INV_X8)                                       0.02       1.69 r
  U10730/ZN (OAI21_X4)                                    0.02       1.70 f
  U10731/ZN (OAI21_X4)                                    0.04       1.75 r
  U8361/ZN (AOI21_X4)                                     0.02       1.77 f
  U7036/ZN (XNOR2_X2)                                     0.06       1.83 f
  U5909/ZN (NOR2_X4)                                      0.04       1.88 r
  U10937/Z (MUX2_X2)                                      0.14       2.02 f
  U10938/ZN (NAND2_X2)                                    0.03       2.05 r
  U10939/Z (MUX2_X2)                                      0.05       2.09 r
  U10941/ZN (NAND3_X2)                                    0.02       2.12 f
  U10943/Z (MUX2_X2)                                      0.11       2.22 f
  U5912/ZN (NAND3_X4)                                     0.03       2.25 r
  U11021/ZN (INV_X4)                                      0.01       2.26 f
  U4469/Z (MUX2_X2)                                       0.09       2.35 f
  U11023/ZN (NAND2_X2)                                    0.03       2.38 r
  ex_mem/product_in_q_reg[0]/D (DFFR_X1)                  0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[0]/CK (DFFR_X1)                 0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6765/ZN (NAND3_X2)                      0.02       1.13 f
  U8261/ZN (NAND2_X2)                      0.04       1.16 r
  U6847/ZN (XNOR2_X2)                      0.07       1.23 r
  U7687/ZN (INV_X4)                        0.02       1.25 f
  U8132/ZN (NAND2_X4)                      0.05       1.29 r
  U4607/ZN (NAND3_X4)                      0.03       1.33 f
  U4606/ZN (AND2_X2)                       0.05       1.38 f
  U8354/ZN (NAND2_X4)                      0.03       1.41 r
  U7229/ZN (INV_X4)                        0.01       1.42 f
  U7222/ZN (NOR2_X4)                       0.02       1.44 r
  U7692/ZN (NOR2_X4)                       0.02       1.46 f
  U7557/ZN (INV_X4)                        0.02       1.48 r
  U4446/ZN (NAND2_X2)                      0.02       1.50 f
  U4356/ZN (NAND2_X4)                      0.03       1.53 r
  U8474/ZN (NAND2_X4)                      0.02       1.55 f
  U4354/ZN (INV_X4)                        0.02       1.57 r
  U9406/ZN (OAI21_X4)                      0.02       1.59 f
  U8156/ZN (NOR2_X4)                       0.04       1.63 r
  U4347/ZN (OAI21_X4)                      0.03       1.66 f
  U4272/ZN (INV_X4)                        0.03       1.68 r
  U9453/ZN (XNOR2_X2)                      0.06       1.75 r
  U8334/ZN (INV_X4)                        0.01       1.76 f
  U8475/ZN (NAND2_X4)                      0.03       1.78 r
  U6023/ZN (INV_X4)                        0.01       1.80 f
  U8108/ZN (AOI21_X4)                      0.06       1.86 r
  U5369/ZN (AOI21_X2)                      0.03       1.89 f
  U7921/ZN (OAI21_X2)                      0.04       1.94 r
  U5370/ZN (XNOR2_X2)                      0.08       2.01 r
  U9552/ZN (OAI21_X4)                      0.03       2.04 f
  U4634/ZN (NAND2_X4)                      0.04       2.08 r
  U6642/ZN (NOR2_X4)                       0.02       2.10 f
  U9553/ZN (OAI21_X4)                      0.04       2.14 r
  U5928/ZN (NAND2_X4)                      0.02       2.17 f
  U10667/ZN (AOI21_X4)                     0.03       2.20 r
  U4325/ZN (XNOR2_X2)                      0.07       2.26 r
  U4324/ZN (NAND2_X4)                      0.02       2.28 f
  U5931/ZN (NAND4_X4)                      0.04       2.32 r
  U5932/ZN (NAND2_X4)                      0.02       2.34 f
  U5929/ZN (NAND2_X4)                      0.03       2.37 r
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)      0.00       2.37 r
  data arrival time                                   2.37

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7547/ZN (OAI21_X4)                                     0.03       0.61 r
  U9082/ZN (XNOR2_X2)                                     0.07       0.68 r
  U4647/ZN (INV_X8)                                       0.01       0.69 f
  U8423/ZN (NAND2_X4)                                     0.03       0.72 r
  U8839/ZN (INV_X8)                                       0.01       0.73 f
  U9130/ZN (NOR3_X4)                                      0.06       0.79 r
  U8244/ZN (NOR2_X4)                                      0.02       0.81 f
  U7542/ZN (INV_X4)                                       0.02       0.83 r
  U7909/ZN (NAND2_X4)                                     0.01       0.84 f
  U7910/ZN (NAND2_X4)                                     0.03       0.87 r
  U7427/ZN (NAND2_X4)                                     0.02       0.89 f
  U8145/ZN (NAND2_X1)                                     0.06       0.95 r
  U7327/ZN (INV_X2)                                       0.02       0.97 f
  U7325/ZN (NAND2_X4)                                     0.02       0.99 r
  U7326/ZN (NAND2_X4)                                     0.02       1.01 f
  U7267/ZN (INV_X8)                                       0.02       1.03 r
  U9173/ZN (OAI21_X4)                                     0.02       1.05 f
  U9174/ZN (INV_X4)                                       0.02       1.07 r
  U8002/ZN (NAND2_X4)                                     0.02       1.09 f
  U6758/ZN (NAND2_X4)                                     0.04       1.13 r
  U9192/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4223/ZN (INV_X2)                                       0.03       1.23 f
  U4364/ZN (NAND2_X4)                                     0.03       1.26 r
  U9209/ZN (NAND3_X4)                                     0.04       1.30 f
  U7140/ZN (NAND2_X4)                                     0.04       1.34 r
  U9219/ZN (XNOR2_X2)                                     0.07       1.41 r
  U9220/ZN (INV_X4)                                       0.02       1.43 f
  U8246/ZN (NAND2_X4)                                     0.02       1.45 r
  U7579/ZN (NAND2_X2)                                     0.02       1.47 f
  U9241/ZN (NAND3_X2)                                     0.04       1.51 r
  U6906/ZN (NAND3_X1)                                     0.03       1.54 f
  U7433/ZN (AND2_X2)                                      0.05       1.59 f
  U9457/ZN (OAI21_X4)                                     0.04       1.63 r
  U7962/ZN (INV_X4)                                       0.01       1.65 f
  U7960/ZN (NAND2_X4)                                     0.02       1.67 r
  U7961/ZN (NAND2_X4)                                     0.02       1.69 f
  U7963/ZN (NAND2_X4)                                     0.03       1.72 r
  U8404/ZN (NAND2_X4)                                     0.02       1.74 f
  U9460/ZN (NOR3_X4)                                      0.05       1.80 r
  U9463/ZN (OAI21_X4)                                     0.03       1.82 f
  U4662/ZN (INV_X8)                                       0.02       1.84 r
  U7948/ZN (NOR2_X4)                                      0.01       1.86 f
  U4708/ZN (OAI21_X4)                                     0.04       1.89 r
  U4652/ZN (NAND2_X4)                                     0.02       1.91 f
  U4575/ZN (XNOR2_X2)                                     0.06       1.97 f
  U7064/Z (MUX2_X2)                                       0.10       2.07 f
  U7977/ZN (NAND2_X4)                                     0.03       2.11 r
  U7959/ZN (NAND2_X4)                                     0.02       2.13 f
  U8104/ZN (AOI21_X4)                                     0.05       2.18 r
  U9560/ZN (OAI21_X4)                                     0.03       2.21 f
  U5336/ZN (NAND2_X2)                                     0.03       2.23 r
  U9561/ZN (XNOR2_X2)                                     0.07       2.30 r
  U4486/ZN (AOI21_X4)                                     0.02       2.32 f
  U7217/ZN (NAND4_X4)                                     0.04       2.36 r
  ex_mem/product_in_q_reg[21]/D (DFFR_X1)                 0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[21]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6334/ZN (NAND2_X2)                      0.02       0.19 r
  U8772/ZN (INV_X4)                        0.02       0.21 f
  U8540/ZN (NAND2_X4)                      0.05       0.26 r
  U7578/ZN (INV_X16)                       0.02       0.28 f
  U11828/ZN (INV_X8)                       0.02       0.31 r
  U7714/ZN (OAI222_X2)                     0.04       0.34 f
  U4110/Z (BUF_X32)                        0.17       0.51 f
  U7739/ZN (INV_X1)                        0.05       0.55 r
  U8816/ZN (NAND2_X2)                      0.04       0.59 f
  U8875/ZN (NAND2_X2)                      0.04       0.62 r
  U4791/ZN (NAND3_X2)                      0.03       0.65 f
  U8876/ZN (INV_X4)                        0.03       0.69 r
  U5770/Z (XOR2_X2)                        0.09       0.78 r
  U9586/ZN (XNOR2_X2)                      0.08       0.85 r
  U4473/ZN (INV_X4)                        0.01       0.87 f
  U4476/ZN (OAI22_X4)                      0.04       0.91 r
  U7918/ZN (AOI22_X4)                      0.03       0.94 f
  U5337/ZN (OAI22_X4)                      0.05       0.99 r
  U8365/ZN (AOI22_X4)                      0.03       1.02 f
  U8364/ZN (OAI22_X4)                      0.06       1.08 r
  U8231/ZN (NAND2_X4)                      0.02       1.10 f
  U4828/ZN (INV_X4)                        0.02       1.12 r
  U4485/ZN (NOR2_X4)                       0.01       1.14 f
  U4484/ZN (OAI21_X4)                      0.04       1.18 r
  U7659/ZN (NAND3_X4)                      0.03       1.20 f
  U8363/ZN (NAND2_X4)                      0.03       1.23 r
  U8362/ZN (AOI22_X4)                      0.02       1.26 f
  U8067/ZN (OAI22_X4)                      0.06       1.32 r
  U8230/ZN (NAND2_X4)                      0.02       1.34 f
  U9620/ZN (OAI21_X4)                      0.04       1.38 r
  U5936/ZN (NAND2_X4)                      0.02       1.40 f
  U5335/ZN (NAND3_X4)                      0.02       1.42 r
  U5939/ZN (INV_X8)                        0.01       1.43 f
  U10228/ZN (OAI21_X4)                     0.03       1.46 r
  U8366/ZN (AOI22_X4)                      0.02       1.49 f
  U8014/ZN (OAI22_X4)                      0.07       1.55 r
  U4456/ZN (NAND2_X4)                      0.02       1.57 f
  U10390/ZN (NAND3_X2)                     0.03       1.60 r
  U10391/ZN (INV_X4)                       0.01       1.62 f
  U10394/ZN (OAI21_X4)                     0.04       1.65 r
  U8013/ZN (NAND2_X4)                      0.02       1.67 f
  U5911/ZN (INV_X8)                        0.02       1.69 r
  U10730/ZN (OAI21_X4)                     0.02       1.70 f
  U10731/ZN (OAI21_X4)                     0.04       1.75 r
  U8361/ZN (AOI21_X4)                      0.02       1.77 f
  U7036/ZN (XNOR2_X2)                      0.06       1.83 f
  U5909/ZN (NOR2_X4)                       0.04       1.88 r
  U10937/Z (MUX2_X2)                       0.14       2.02 f
  U10939/Z (MUX2_X2)                       0.10       2.12 f
  U10941/ZN (NAND3_X2)                     0.04       2.16 r
  U10943/Z (MUX2_X2)                       0.07       2.22 r
  U5912/ZN (NAND3_X4)                      0.03       2.25 f
  U5330/ZN (AOI22_X1)                      0.07       2.33 r
  U5921/ZN (NAND3_X2)                      0.02       2.35 f
  ex_mem/aluRes_q_reg[0]/D (DFFR_X2)       0.00       2.35 f
  data arrival time                                   2.35

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X2)      0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6765/ZN (NAND3_X2)                      0.02       1.13 f
  U8261/ZN (NAND2_X2)                      0.04       1.16 r
  U6847/ZN (XNOR2_X2)                      0.07       1.23 r
  U7687/ZN (INV_X4)                        0.02       1.25 f
  U8132/ZN (NAND2_X4)                      0.05       1.29 r
  U4607/ZN (NAND3_X4)                      0.03       1.33 f
  U4606/ZN (AND2_X2)                       0.05       1.38 f
  U8354/ZN (NAND2_X4)                      0.03       1.41 r
  U7229/ZN (INV_X4)                        0.01       1.42 f
  U7222/ZN (NOR2_X4)                       0.02       1.44 r
  U7692/ZN (NOR2_X4)                       0.02       1.46 f
  U7557/ZN (INV_X4)                        0.02       1.48 r
  U4446/ZN (NAND2_X2)                      0.02       1.50 f
  U4356/ZN (NAND2_X4)                      0.03       1.53 r
  U8474/ZN (NAND2_X4)                      0.02       1.55 f
  U4354/ZN (INV_X4)                        0.02       1.57 r
  U9406/ZN (OAI21_X4)                      0.02       1.59 f
  U8156/ZN (NOR2_X4)                       0.04       1.63 r
  U4347/ZN (OAI21_X4)                      0.03       1.66 f
  U4272/ZN (INV_X4)                        0.03       1.68 r
  U9453/ZN (XNOR2_X2)                      0.06       1.75 r
  U8334/ZN (INV_X4)                        0.01       1.76 f
  U8475/ZN (NAND2_X4)                      0.03       1.78 r
  U6023/ZN (INV_X4)                        0.01       1.80 f
  U8108/ZN (AOI21_X4)                      0.06       1.86 r
  U7675/ZN (XNOR2_X2)                      0.07       1.93 r
  U6746/ZN (OAI221_X4)                     0.04       1.97 f
  U8393/ZN (NAND2_X4)                      0.04       2.01 r
  U9544/ZN (OAI21_X4)                      0.03       2.05 f
  U5992/ZN (INV_X8)                        0.02       2.07 r
  U8347/ZN (OAI211_X4)                     0.03       2.10 f
  U6597/ZN (INV_X8)                        0.02       2.12 r
  U9553/ZN (OAI21_X4)                      0.02       2.14 f
  U5928/ZN (NAND2_X4)                      0.03       2.17 r
  U5976/ZN (XNOR2_X2)                      0.06       2.23 r
  U4313/ZN (NAND2_X4)                      0.02       2.25 f
  U5925/ZN (NAND4_X4)                      0.04       2.29 r
  U5926/ZN (NAND2_X4)                      0.02       2.31 f
  U4475/ZN (NAND2_X4)                      0.03       2.34 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X1)      0.00       2.34 r
  data arrival time                                   2.34

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6765/ZN (NAND3_X2)                      0.02       1.13 f
  U8261/ZN (NAND2_X2)                      0.04       1.16 r
  U6847/ZN (XNOR2_X2)                      0.07       1.23 r
  U7687/ZN (INV_X4)                        0.02       1.25 f
  U8132/ZN (NAND2_X4)                      0.05       1.29 r
  U4607/ZN (NAND3_X4)                      0.03       1.33 f
  U4606/ZN (AND2_X2)                       0.05       1.38 f
  U8354/ZN (NAND2_X4)                      0.03       1.41 r
  U7229/ZN (INV_X4)                        0.01       1.42 f
  U7222/ZN (NOR2_X4)                       0.02       1.44 r
  U7692/ZN (NOR2_X4)                       0.02       1.46 f
  U7557/ZN (INV_X4)                        0.02       1.48 r
  U4446/ZN (NAND2_X2)                      0.02       1.50 f
  U4356/ZN (NAND2_X4)                      0.03       1.53 r
  U8474/ZN (NAND2_X4)                      0.02       1.55 f
  U4354/ZN (INV_X4)                        0.02       1.57 r
  U9406/ZN (OAI21_X4)                      0.02       1.59 f
  U8156/ZN (NOR2_X4)                       0.04       1.63 r
  U4347/ZN (OAI21_X4)                      0.03       1.66 f
  U4272/ZN (INV_X4)                        0.03       1.68 r
  U9453/ZN (XNOR2_X2)                      0.06       1.75 r
  U8334/ZN (INV_X4)                        0.01       1.76 f
  U8475/ZN (NAND2_X4)                      0.03       1.78 r
  U6023/ZN (INV_X4)                        0.01       1.80 f
  U8108/ZN (AOI21_X4)                      0.06       1.86 r
  U7675/ZN (XNOR2_X2)                      0.07       1.93 r
  U6746/ZN (OAI221_X4)                     0.04       1.97 f
  U9544/ZN (OAI21_X4)                      0.06       2.03 r
  U5992/ZN (INV_X8)                        0.01       2.04 f
  U8347/ZN (OAI211_X4)                     0.05       2.09 r
  U7008/ZN (NAND2_X2)                      0.03       2.12 f
  U6559/ZN (AOI21_X2)                      0.04       2.16 r
  U10248/ZN (XNOR2_X2)                     0.07       2.23 r
  U5334/ZN (NAND2_X4)                      0.02       2.25 f
  U5923/ZN (NAND4_X4)                      0.04       2.28 r
  U5924/ZN (NAND2_X4)                      0.02       2.30 f
  U5922/ZN (NAND2_X4)                      0.02       2.33 r
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)      0.00       2.33 r
  data arrival time                                   2.33

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U4465/ZN (AOI22_X4)                      0.03       1.99 f
  U4464/ZN (INV_X8)                        0.02       2.01 r
  U5144/ZN (AOI22_X2)                      0.02       2.04 f
  U5954/ZN (INV_X4)                        0.02       2.06 r
  U6956/ZN (NAND2_X2)                      0.02       2.08 f
  U6957/ZN (NAND2_X4)                      0.03       2.10 r
  U4468/ZN (OAI221_X4)                     0.03       2.13 f
  U7081/ZN (XNOR2_X2)                      0.08       2.21 f
  U8719/Z (MUX2_X2)                        0.12       2.33 f
  ifetch/dffa/q_reg[31]/D (DFFRS_X1)       0.00       2.33 f
  data arrival time                                   2.33

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[31]/CK (DFFRS_X1)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U5369/ZN (AOI21_X2)                                     0.03       1.89 f
  U7921/ZN (OAI21_X2)                                     0.04       1.94 r
  U5370/ZN (XNOR2_X2)                                     0.08       2.01 r
  U9552/ZN (OAI21_X4)                                     0.03       2.04 f
  U4634/ZN (NAND2_X4)                                     0.04       2.08 r
  U6642/ZN (NOR2_X4)                                      0.02       2.10 f
  U9553/ZN (OAI21_X4)                                     0.04       2.14 r
  U5928/ZN (NAND2_X4)                                     0.02       2.17 f
  U10667/ZN (AOI21_X4)                                    0.03       2.20 r
  U4325/ZN (XNOR2_X2)                                     0.07       2.26 r
  U4324/ZN (NAND2_X4)                                     0.02       2.28 f
  U5931/ZN (NAND4_X4)                                     0.04       2.32 r
  ex_mem/product_in_q_reg[20]/D (DFFR_X1)                 0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[20]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U4465/ZN (AOI22_X4)                      0.03       1.99 f
  U4464/ZN (INV_X8)                        0.02       2.01 r
  U5981/Z (XOR2_X2)                        0.07       2.08 r
  U5324/ZN (OAI221_X2)                     0.04       2.12 f
  U5916/ZN (XNOR2_X2)                      0.08       2.21 f
  U8724/Z (MUX2_X2)                        0.12       2.32 f
  ifetch/dffa/q_reg[30]/D (DFFRS_X2)       0.00       2.32 f
  data arrival time                                   2.32

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[30]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U5313/Z (XOR2_X2)                        0.08       2.04 r
  U5236/ZN (OAI211_X2)                     0.04       2.08 f
  U5982/ZN (NAND2_X4)                      0.06       2.14 r
  U8718/ZN (INV_X4)                        0.01       2.15 f
  U5917/ZN (NAND2_X2)                      0.03       2.18 r
  U7081/ZN (XNOR2_X2)                      0.07       2.25 r
  U5325/ZN (NAND2_X2)                      0.02       2.27 f
  U5240/ZN (OAI21_X2)                      0.05       2.32 r
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       2.32 r
  data arrival time                                   2.32

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U5350/ZN (INV_X8)                        0.02       0.83 r
  U9084/ZN (NAND3_X4)                      0.03       0.85 f
  U7704/ZN (NAND2_X2)                      0.03       0.89 r
  U9085/ZN (XNOR2_X2)                      0.07       0.96 r
  U9086/ZN (INV_X4)                        0.01       0.97 f
  U8054/ZN (NAND2_X4)                      0.03       1.00 r
  U6007/ZN (NAND2_X4)                      0.02       1.02 f
  U9201/ZN (NAND2_X2)                      0.03       1.05 r
  U9202/ZN (XNOR2_X2)                      0.07       1.12 r
  U9207/ZN (INV_X4)                        0.01       1.13 f
  U7998/ZN (NAND2_X4)                      0.03       1.17 r
  U9228/ZN (NAND2_X2)                      0.02       1.19 f
  U7853/ZN (XNOR2_X2)                      0.06       1.25 f
  U9229/ZN (INV_X4)                        0.02       1.27 r
  U9230/ZN (NAND2_X2)                      0.02       1.29 f
  U9233/ZN (OAI21_X4)                      0.05       1.34 r
  U7144/ZN (INV_X8)                        0.01       1.35 f
  U9234/ZN (AOI21_X4)                      0.06       1.41 r
  U7623/ZN (OAI21_X2)                      0.03       1.44 f
  U7903/ZN (NAND2_X2)                      0.04       1.48 r
  U4982/ZN (AOI21_X2)                      0.03       1.51 f
  U8346/ZN (OAI21_X2)                      0.05       1.56 r
  U7454/ZN (INV_X4)                        0.01       1.58 f
  U8004/ZN (NAND2_X4)                      0.03       1.60 r
  U8005/ZN (NAND2_X4)                      0.02       1.62 f
  U7409/ZN (INV_X4)                        0.02       1.64 r
  U7407/ZN (NAND2_X4)                      0.02       1.66 f
  U7408/ZN (NAND2_X4)                      0.04       1.70 r
  U4335/ZN (XNOR2_X2)                      0.08       1.78 r
  U7790/ZN (OAI22_X4)                      0.04       1.81 f
  U5364/ZN (NAND2_X4)                      0.04       1.85 r
  U4352/ZN (INV_X8)                        0.01       1.87 f
  U9530/ZN (AOI21_X4)                      0.05       1.92 r
  U7599/ZN (OAI211_X4)                     0.03       1.95 f
  U6993/ZN (NAND2_X4)                      0.03       1.99 r
  U5901/ZN (INV_X8)                        0.01       2.00 f
  U9535/ZN (OAI21_X4)                      0.03       2.03 r
  U7671/ZN (NAND2_X4)                      0.02       2.05 f
  U4321/ZN (AND2_X2)                       0.06       2.11 f
  U10704/ZN (OAI21_X4)                     0.03       2.14 r
  U6013/ZN (XNOR2_X2)                      0.07       2.21 r
  U4459/ZN (AOI21_X4)                      0.03       2.24 f
  U4460/ZN (NAND3_X4)                      0.02       2.26 r
  U5900/ZN (NAND2_X2)                      0.02       2.28 f
  U10716/ZN (NAND2_X2)                     0.03       2.31 r
  ex_mem/aluRes_q_reg[16]/D (DFFR_X2)      0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U5350/ZN (INV_X8)                        0.02       0.83 r
  U9084/ZN (NAND3_X4)                      0.03       0.85 f
  U7704/ZN (NAND2_X2)                      0.03       0.89 r
  U9085/ZN (XNOR2_X2)                      0.07       0.96 r
  U9086/ZN (INV_X4)                        0.01       0.97 f
  U8054/ZN (NAND2_X4)                      0.03       1.00 r
  U6007/ZN (NAND2_X4)                      0.02       1.02 f
  U9201/ZN (NAND2_X2)                      0.03       1.05 r
  U9202/ZN (XNOR2_X2)                      0.07       1.12 r
  U9207/ZN (INV_X4)                        0.01       1.13 f
  U7998/ZN (NAND2_X4)                      0.03       1.17 r
  U9228/ZN (NAND2_X2)                      0.02       1.19 f
  U7853/ZN (XNOR2_X2)                      0.06       1.25 f
  U9229/ZN (INV_X4)                        0.02       1.27 r
  U9230/ZN (NAND2_X2)                      0.02       1.29 f
  U9233/ZN (OAI21_X4)                      0.05       1.34 r
  U7144/ZN (INV_X8)                        0.01       1.35 f
  U9234/ZN (AOI21_X4)                      0.06       1.41 r
  U7623/ZN (OAI21_X2)                      0.03       1.44 f
  U7903/ZN (NAND2_X2)                      0.04       1.48 r
  U4982/ZN (AOI21_X2)                      0.03       1.51 f
  U8346/ZN (OAI21_X2)                      0.05       1.56 r
  U7454/ZN (INV_X4)                        0.01       1.58 f
  U8004/ZN (NAND2_X4)                      0.03       1.60 r
  U8005/ZN (NAND2_X4)                      0.02       1.62 f
  U7409/ZN (INV_X4)                        0.02       1.64 r
  U7407/ZN (NAND2_X4)                      0.02       1.66 f
  U7408/ZN (NAND2_X4)                      0.04       1.70 r
  U4335/ZN (XNOR2_X2)                      0.08       1.78 r
  U7790/ZN (OAI22_X4)                      0.04       1.81 f
  U5364/ZN (NAND2_X4)                      0.04       1.85 r
  U4352/ZN (INV_X8)                        0.01       1.87 f
  U9530/ZN (AOI21_X4)                      0.05       1.92 r
  U7599/ZN (OAI211_X4)                     0.03       1.95 f
  U6993/ZN (NAND2_X4)                      0.03       1.99 r
  U5901/ZN (INV_X8)                        0.01       2.00 f
  U9535/ZN (OAI21_X4)                      0.03       2.03 r
  U7671/ZN (NAND2_X4)                      0.02       2.05 f
  U4321/ZN (AND2_X2)                       0.06       2.11 f
  U5902/ZN (XNOR2_X1)                      0.07       2.18 f
  U10718/ZN (AOI21_X2)                     0.05       2.23 r
  U10722/ZN (NAND3_X2)                     0.03       2.25 f
  U10724/ZN (NAND2_X2)                     0.03       2.28 r
  U10725/ZN (NAND2_X2)                     0.02       2.30 f
  ex_mem/aluRes_q_reg[15]/D (DFFR_X1)      0.00       2.30 f
  data arrival time                                   2.30

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X1)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6765/ZN (NAND3_X2)                      0.02       1.13 f
  U8261/ZN (NAND2_X2)                      0.04       1.16 r
  U6847/ZN (XNOR2_X2)                      0.07       1.23 r
  U7687/ZN (INV_X4)                        0.02       1.25 f
  U8132/ZN (NAND2_X4)                      0.05       1.29 r
  U4607/ZN (NAND3_X4)                      0.03       1.33 f
  U4606/ZN (AND2_X2)                       0.05       1.38 f
  U8354/ZN (NAND2_X4)                      0.03       1.41 r
  U7229/ZN (INV_X4)                        0.01       1.42 f
  U7222/ZN (NOR2_X4)                       0.02       1.44 r
  U7692/ZN (NOR2_X4)                       0.02       1.46 f
  U7557/ZN (INV_X4)                        0.02       1.48 r
  U4446/ZN (NAND2_X2)                      0.02       1.50 f
  U4356/ZN (NAND2_X4)                      0.03       1.53 r
  U8474/ZN (NAND2_X4)                      0.02       1.55 f
  U4354/ZN (INV_X4)                        0.02       1.57 r
  U9406/ZN (OAI21_X4)                      0.02       1.59 f
  U8156/ZN (NOR2_X4)                       0.04       1.63 r
  U4347/ZN (OAI21_X4)                      0.03       1.66 f
  U4272/ZN (INV_X4)                        0.03       1.68 r
  U9453/ZN (XNOR2_X2)                      0.06       1.75 r
  U8334/ZN (INV_X4)                        0.01       1.76 f
  U8475/ZN (NAND2_X4)                      0.03       1.78 r
  U6023/ZN (INV_X4)                        0.01       1.80 f
  U8108/ZN (AOI21_X4)                      0.06       1.86 r
  U7675/ZN (XNOR2_X2)                      0.07       1.93 r
  U6746/ZN (OAI221_X4)                     0.04       1.97 f
  U8393/ZN (NAND2_X4)                      0.04       2.01 r
  U9544/ZN (OAI21_X4)                      0.03       2.05 f
  U5992/ZN (INV_X8)                        0.02       2.07 r
  U8347/ZN (OAI211_X4)                     0.03       2.10 f
  U7008/ZN (NAND2_X2)                      0.04       2.14 r
  U10423/ZN (XNOR2_X2)                     0.07       2.21 r
  U5323/ZN (NAND2_X4)                      0.02       2.23 f
  U5913/ZN (NAND4_X4)                      0.03       2.26 r
  U5914/ZN (NAND2_X4)                      0.02       2.28 f
  U5905/ZN (NAND2_X4)                      0.02       2.30 r
  ex_mem/aluRes_q_reg[17]/D (DFFR_X2)      0.00       2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U7675/ZN (XNOR2_X2)                                     0.07       1.93 r
  U6746/ZN (OAI221_X4)                                    0.04       1.97 f
  U8393/ZN (NAND2_X4)                                     0.04       2.01 r
  U9544/ZN (OAI21_X4)                                     0.03       2.05 f
  U5992/ZN (INV_X8)                                       0.02       2.07 r
  U8347/ZN (OAI211_X4)                                    0.03       2.10 f
  U6597/ZN (INV_X8)                                       0.02       2.12 r
  U9553/ZN (OAI21_X4)                                     0.02       2.14 f
  U5928/ZN (NAND2_X4)                                     0.03       2.17 r
  U5976/ZN (XNOR2_X2)                                     0.06       2.23 r
  U4313/ZN (NAND2_X4)                                     0.02       2.25 f
  U5925/ZN (NAND4_X4)                                     0.04       2.29 r
  ex_mem/product_in_q_reg[19]/D (DFFR_X1)                 0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[19]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U4465/ZN (AOI22_X4)                      0.03       1.99 f
  U4464/ZN (INV_X8)                        0.02       2.01 r
  U5981/Z (XOR2_X2)                        0.07       2.08 r
  U5324/ZN (OAI221_X2)                     0.04       2.12 f
  U5916/ZN (XNOR2_X2)                      0.08       2.21 f
  U4466/ZN (NAND2_X1)                      0.04       2.25 r
  U5242/ZN (OAI21_X2)                      0.03       2.28 f
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       2.28 f
  data arrival time                                   2.28

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U5350/ZN (INV_X8)                                       0.02       0.83 r
  U9084/ZN (NAND3_X4)                                     0.03       0.85 f
  U7704/ZN (NAND2_X2)                                     0.03       0.89 r
  U9085/ZN (XNOR2_X2)                                     0.07       0.96 r
  U9086/ZN (INV_X4)                                       0.01       0.97 f
  U8054/ZN (NAND2_X4)                                     0.03       1.00 r
  U6007/ZN (NAND2_X4)                                     0.02       1.02 f
  U9201/ZN (NAND2_X2)                                     0.03       1.05 r
  U9202/ZN (XNOR2_X2)                                     0.07       1.12 r
  U9207/ZN (INV_X4)                                       0.01       1.13 f
  U7998/ZN (NAND2_X4)                                     0.03       1.17 r
  U9228/ZN (NAND2_X2)                                     0.02       1.19 f
  U7853/ZN (XNOR2_X2)                                     0.06       1.25 f
  U9229/ZN (INV_X4)                                       0.02       1.27 r
  U9230/ZN (NAND2_X2)                                     0.02       1.29 f
  U9233/ZN (OAI21_X4)                                     0.05       1.34 r
  U7144/ZN (INV_X8)                                       0.01       1.35 f
  U9234/ZN (AOI21_X4)                                     0.06       1.41 r
  U7623/ZN (OAI21_X2)                                     0.03       1.44 f
  U7903/ZN (NAND2_X2)                                     0.04       1.48 r
  U4982/ZN (AOI21_X2)                                     0.03       1.51 f
  U8346/ZN (OAI21_X2)                                     0.05       1.56 r
  U7454/ZN (INV_X4)                                       0.01       1.58 f
  U8004/ZN (NAND2_X4)                                     0.03       1.60 r
  U8005/ZN (NAND2_X4)                                     0.02       1.62 f
  U7409/ZN (INV_X4)                                       0.02       1.64 r
  U7407/ZN (NAND2_X4)                                     0.02       1.66 f
  U7408/ZN (NAND2_X4)                                     0.04       1.70 r
  U4335/ZN (XNOR2_X2)                                     0.08       1.78 r
  U7790/ZN (OAI22_X4)                                     0.04       1.81 f
  U5364/ZN (NAND2_X4)                                     0.04       1.85 r
  U4352/ZN (INV_X8)                                       0.01       1.87 f
  U9530/ZN (AOI21_X4)                                     0.05       1.92 r
  U7599/ZN (OAI211_X4)                                    0.03       1.95 f
  U6993/ZN (NAND2_X4)                                     0.03       1.99 r
  U5901/ZN (INV_X8)                                       0.01       2.00 f
  U9535/ZN (OAI21_X4)                                     0.03       2.03 r
  U7671/ZN (NAND2_X4)                                     0.02       2.05 f
  U4321/ZN (AND2_X2)                                      0.06       2.11 f
  U10704/ZN (OAI21_X4)                                    0.03       2.14 r
  U6013/ZN (XNOR2_X2)                                     0.07       2.21 r
  U4459/ZN (AOI21_X4)                                     0.03       2.24 f
  U4460/ZN (NAND3_X4)                                     0.02       2.26 r
  U5312/Z (CLKBUF_X3)                                     0.04       2.30 r
  ex_mem/product_in_q_reg[16]/D (DFFR_X1)                 0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[16]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U7675/ZN (XNOR2_X2)                                     0.07       1.93 r
  U6746/ZN (OAI221_X4)                                    0.04       1.97 f
  U9544/ZN (OAI21_X4)                                     0.06       2.03 r
  U5992/ZN (INV_X8)                                       0.01       2.04 f
  U8347/ZN (OAI211_X4)                                    0.05       2.09 r
  U7008/ZN (NAND2_X2)                                     0.03       2.12 f
  U6559/ZN (AOI21_X2)                                     0.04       2.16 r
  U10248/ZN (XNOR2_X2)                                    0.07       2.23 r
  U5334/ZN (NAND2_X4)                                     0.02       2.25 f
  U5923/ZN (NAND4_X4)                                     0.04       2.28 r
  ex_mem/product_in_q_reg[18]/D (DFFR_X1)                 0.00       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[18]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6765/ZN (NAND3_X2)                                     0.02       1.13 f
  U8261/ZN (NAND2_X2)                                     0.04       1.16 r
  U6847/ZN (XNOR2_X2)                                     0.07       1.23 r
  U7687/ZN (INV_X4)                                       0.02       1.25 f
  U8132/ZN (NAND2_X4)                                     0.05       1.29 r
  U4607/ZN (NAND3_X4)                                     0.03       1.33 f
  U4606/ZN (AND2_X2)                                      0.05       1.38 f
  U8354/ZN (NAND2_X4)                                     0.03       1.41 r
  U7229/ZN (INV_X4)                                       0.01       1.42 f
  U7222/ZN (NOR2_X4)                                      0.02       1.44 r
  U7692/ZN (NOR2_X4)                                      0.02       1.46 f
  U7557/ZN (INV_X4)                                       0.02       1.48 r
  U4446/ZN (NAND2_X2)                                     0.02       1.50 f
  U4356/ZN (NAND2_X4)                                     0.03       1.53 r
  U8474/ZN (NAND2_X4)                                     0.02       1.55 f
  U4354/ZN (INV_X4)                                       0.02       1.57 r
  U9406/ZN (OAI21_X4)                                     0.02       1.59 f
  U8156/ZN (NOR2_X4)                                      0.04       1.63 r
  U4347/ZN (OAI21_X4)                                     0.03       1.66 f
  U4272/ZN (INV_X4)                                       0.03       1.68 r
  U9453/ZN (XNOR2_X2)                                     0.06       1.75 r
  U8334/ZN (INV_X4)                                       0.01       1.76 f
  U8475/ZN (NAND2_X4)                                     0.03       1.78 r
  U6023/ZN (INV_X4)                                       0.01       1.80 f
  U8108/ZN (AOI21_X4)                                     0.06       1.86 r
  U7675/ZN (XNOR2_X2)                                     0.07       1.93 r
  U6746/ZN (OAI221_X4)                                    0.04       1.97 f
  U8393/ZN (NAND2_X4)                                     0.04       2.01 r
  U9544/ZN (OAI21_X4)                                     0.03       2.05 f
  U5992/ZN (INV_X8)                                       0.02       2.07 r
  U8347/ZN (OAI211_X4)                                    0.03       2.10 f
  U7008/ZN (NAND2_X2)                                     0.04       2.14 r
  U10423/ZN (XNOR2_X2)                                    0.07       2.21 r
  U5323/ZN (NAND2_X4)                                     0.02       2.23 f
  U4312/ZN (NAND4_X1)                                     0.05       2.27 r
  ex_mem/product_in_q_reg[17]/D (DFFR_X1)                 0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[17]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5934/ZN (INV_X4)                        0.01       1.87 f
  U8498/ZN (XNOR2_X1)                      0.06       1.93 f
  U8706/ZN (OAI211_X2)                     0.06       1.99 r
  U8716/ZN (NAND2_X2)                      0.03       2.02 f
  U5812/ZN (INV_X4)                        0.02       2.04 r
  U8717/ZN (NAND2_X2)                      0.02       2.06 f
  U5704/ZN (INV_X4)                        0.02       2.08 r
  U5982/ZN (NAND2_X4)                      0.02       2.10 f
  U5973/ZN (OAI21_X2)                      0.05       2.15 r
  U5974/ZN (INV_X2)                        0.01       2.16 f
  U8725/Z (MUX2_X2)                        0.11       2.27 f
  ifetch/dffa/q_reg[29]/D (DFFRS_X2)       0.00       2.27 f
  data arrival time                                   2.27

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[29]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U5350/ZN (INV_X8)                                       0.02       0.83 r
  U9084/ZN (NAND3_X4)                                     0.03       0.85 f
  U7704/ZN (NAND2_X2)                                     0.03       0.89 r
  U9085/ZN (XNOR2_X2)                                     0.07       0.96 r
  U9086/ZN (INV_X4)                                       0.01       0.97 f
  U8054/ZN (NAND2_X4)                                     0.03       1.00 r
  U6007/ZN (NAND2_X4)                                     0.02       1.02 f
  U9201/ZN (NAND2_X2)                                     0.03       1.05 r
  U9202/ZN (XNOR2_X2)                                     0.07       1.12 r
  U9207/ZN (INV_X4)                                       0.01       1.13 f
  U7998/ZN (NAND2_X4)                                     0.03       1.17 r
  U9228/ZN (NAND2_X2)                                     0.02       1.19 f
  U7853/ZN (XNOR2_X2)                                     0.06       1.25 f
  U9229/ZN (INV_X4)                                       0.02       1.27 r
  U9230/ZN (NAND2_X2)                                     0.02       1.29 f
  U9233/ZN (OAI21_X4)                                     0.05       1.34 r
  U7144/ZN (INV_X8)                                       0.01       1.35 f
  U9234/ZN (AOI21_X4)                                     0.06       1.41 r
  U7623/ZN (OAI21_X2)                                     0.03       1.44 f
  U7903/ZN (NAND2_X2)                                     0.04       1.48 r
  U4982/ZN (AOI21_X2)                                     0.03       1.51 f
  U8346/ZN (OAI21_X2)                                     0.05       1.56 r
  U7454/ZN (INV_X4)                                       0.01       1.58 f
  U8004/ZN (NAND2_X4)                                     0.03       1.60 r
  U8005/ZN (NAND2_X4)                                     0.02       1.62 f
  U7409/ZN (INV_X4)                                       0.02       1.64 r
  U7407/ZN (NAND2_X4)                                     0.02       1.66 f
  U7408/ZN (NAND2_X4)                                     0.04       1.70 r
  U4335/ZN (XNOR2_X2)                                     0.08       1.78 r
  U7790/ZN (OAI22_X4)                                     0.04       1.81 f
  U5364/ZN (NAND2_X4)                                     0.04       1.85 r
  U4352/ZN (INV_X8)                                       0.01       1.87 f
  U9530/ZN (AOI21_X4)                                     0.05       1.92 r
  U7599/ZN (OAI211_X4)                                    0.03       1.95 f
  U6993/ZN (NAND2_X4)                                     0.03       1.99 r
  U5901/ZN (INV_X8)                                       0.01       2.00 f
  U9535/ZN (OAI21_X4)                                     0.03       2.03 r
  U7671/ZN (NAND2_X4)                                     0.02       2.05 f
  U4321/ZN (AND2_X2)                                      0.06       2.11 f
  U5902/ZN (XNOR2_X1)                                     0.07       2.18 f
  U10718/ZN (AOI21_X2)                                    0.05       2.23 r
  U10722/ZN (NAND3_X2)                                    0.03       2.25 f
  ex_mem/product_in_q_reg[15]/D (DFFR_X1)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[15]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5934/ZN (INV_X4)                        0.01       1.87 f
  U8498/ZN (XNOR2_X1)                      0.06       1.93 f
  U8706/ZN (OAI211_X2)                     0.06       1.99 r
  U8716/ZN (NAND2_X2)                      0.03       2.02 f
  U5812/ZN (INV_X4)                        0.02       2.04 r
  U8717/ZN (NAND2_X2)                      0.02       2.06 f
  U7314/ZN (OAI21_X1)                      0.08       2.14 r
  U8726/ZN (INV_X4)                        0.01       2.14 f
  U8727/Z (MUX2_X2)                        0.11       2.26 f
  ifetch/dffa/q_reg[28]/D (DFFRS_X2)       0.00       2.26 f
  data arrival time                                   2.26

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[28]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U5350/ZN (INV_X8)                        0.02       0.83 r
  U9084/ZN (NAND3_X4)                      0.03       0.85 f
  U7704/ZN (NAND2_X2)                      0.03       0.89 r
  U9085/ZN (XNOR2_X2)                      0.07       0.96 r
  U9086/ZN (INV_X4)                        0.01       0.97 f
  U8054/ZN (NAND2_X4)                      0.03       1.00 r
  U6007/ZN (NAND2_X4)                      0.02       1.02 f
  U9201/ZN (NAND2_X2)                      0.03       1.05 r
  U9202/ZN (XNOR2_X2)                      0.07       1.12 r
  U9207/ZN (INV_X4)                        0.01       1.13 f
  U7998/ZN (NAND2_X4)                      0.03       1.17 r
  U9228/ZN (NAND2_X2)                      0.02       1.19 f
  U7853/ZN (XNOR2_X2)                      0.06       1.25 f
  U9229/ZN (INV_X4)                        0.02       1.27 r
  U9230/ZN (NAND2_X2)                      0.02       1.29 f
  U9233/ZN (OAI21_X4)                      0.05       1.34 r
  U7144/ZN (INV_X8)                        0.01       1.35 f
  U9234/ZN (AOI21_X4)                      0.06       1.41 r
  U7623/ZN (OAI21_X2)                      0.03       1.44 f
  U7903/ZN (NAND2_X2)                      0.04       1.48 r
  U4982/ZN (AOI21_X2)                      0.03       1.51 f
  U8346/ZN (OAI21_X2)                      0.05       1.56 r
  U7454/ZN (INV_X4)                        0.01       1.58 f
  U8004/ZN (NAND2_X4)                      0.03       1.60 r
  U8005/ZN (NAND2_X4)                      0.02       1.62 f
  U7409/ZN (INV_X4)                        0.02       1.64 r
  U7407/ZN (NAND2_X4)                      0.02       1.66 f
  U7408/ZN (NAND2_X4)                      0.04       1.70 r
  U4335/ZN (XNOR2_X2)                      0.08       1.78 r
  U7790/ZN (OAI22_X4)                      0.04       1.81 f
  U5364/ZN (NAND2_X4)                      0.04       1.85 r
  U4352/ZN (INV_X8)                        0.01       1.87 f
  U9530/ZN (AOI21_X4)                      0.05       1.92 r
  U7599/ZN (OAI211_X4)                     0.03       1.95 f
  U6993/ZN (NAND2_X4)                      0.03       1.99 r
  U5901/ZN (INV_X8)                        0.01       2.00 f
  U9535/ZN (OAI21_X4)                      0.03       2.03 r
  U5993/ZN (INV_X1)                        0.02       2.06 f
  U4333/ZN (XNOR2_X1)                      0.10       2.16 r
  U9866/ZN (AOI22_X2)                      0.03       2.19 f
  U9867/ZN (NAND4_X2)                      0.06       2.25 r
  ex_mem/aluRes_q_reg[14]/D (DFFR_X2)      0.00       2.25 r
  data arrival time                                   2.25

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7547/ZN (OAI21_X4)                      0.03       0.61 r
  U9082/ZN (XNOR2_X2)                      0.07       0.68 r
  U4647/ZN (INV_X8)                        0.01       0.69 f
  U8423/ZN (NAND2_X4)                      0.03       0.72 r
  U8839/ZN (INV_X8)                        0.01       0.73 f
  U9130/ZN (NOR3_X4)                       0.06       0.79 r
  U8244/ZN (NOR2_X4)                       0.02       0.81 f
  U7908/ZN (NAND2_X2)                      0.03       0.84 r
  U7910/ZN (NAND2_X4)                      0.02       0.87 f
  U7427/ZN (NAND2_X4)                      0.03       0.89 r
  U7176/ZN (AND2_X2)                       0.05       0.94 r
  U7337/ZN (NOR2_X4)                       0.02       0.96 f
  U9168/ZN (NOR2_X4)                       0.04       1.00 r
  U7084/ZN (XNOR2_X2)                      0.08       1.07 r
  U4211/ZN (NAND2_X4)                      0.03       1.10 f
  U7432/ZN (NAND2_X4)                      0.03       1.13 r
  U5536/ZN (INV_X8)                        0.01       1.14 f
  U7622/ZN (NAND2_X4)                      0.03       1.16 r
  U4425/ZN (NAND2_X4)                      0.02       1.19 f
  U7341/ZN (OAI21_X4)                      0.04       1.22 r
  U9184/ZN (XNOR2_X2)                      0.07       1.29 r
  U9186/ZN (INV_X4)                        0.02       1.31 f
  U8488/ZN (NAND2_X4)                      0.03       1.34 r
  U6874/ZN (NAND2_X4)                      0.03       1.37 f
  U6591/ZN (INV_X8)                        0.02       1.39 r
  U6589/ZN (NAND2_X4)                      0.02       1.40 f
  U6590/ZN (INV_X4)                        0.01       1.42 r
  U6675/ZN (NAND2_X2)                      0.02       1.43 f
  U4341/ZN (NAND2_X4)                      0.02       1.46 r
  U9217/ZN (OAI21_X4)                      0.03       1.48 f
  U7653/Z (BUF_X4)                         0.05       1.53 f
  U7674/ZN (XNOR2_X2)                      0.06       1.59 f
  U7028/ZN (INV_X4)                        0.02       1.61 r
  U5355/ZN (NAND3_X2)                      0.02       1.63 f
  U9291/ZN (OAI21_X4)                      0.05       1.68 r
  U8288/ZN (INV_X8)                        0.02       1.70 f
  U4335/ZN (XNOR2_X2)                      0.07       1.77 f
  U7790/ZN (OAI22_X4)                      0.06       1.83 r
  U5364/ZN (NAND2_X4)                      0.02       1.85 f
  U4352/ZN (INV_X8)                        0.02       1.87 r
  U9530/ZN (AOI21_X4)                      0.02       1.89 f
  U5377/Z (BUF_X32)                        0.16       2.05 f
  U7204/ZN (XNOR2_X1)                      0.10       2.15 r
  U10417/ZN (AOI22_X2)                     0.03       2.18 f
  U10418/ZN (NAND4_X2)                     0.06       2.24 r
  ex_mem/aluRes_q_reg[12]/D (DFFR_X2)      0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U6960/ZN (NAND2_X4)                      0.03       1.96 r
  U5313/Z (XOR2_X2)                        0.08       2.04 r
  U5236/ZN (OAI211_X2)                     0.04       2.08 f
  U5982/ZN (NAND2_X4)                      0.06       2.14 r
  U5973/ZN (OAI21_X2)                      0.03       2.17 f
  U9964/ZN (OAI22_X2)                      0.07       2.24 r
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U5350/ZN (INV_X8)                        0.02       0.83 r
  U9084/ZN (NAND3_X4)                      0.03       0.85 f
  U7704/ZN (NAND2_X2)                      0.03       0.89 r
  U9085/ZN (XNOR2_X2)                      0.07       0.96 r
  U9086/ZN (INV_X4)                        0.01       0.97 f
  U8054/ZN (NAND2_X4)                      0.03       1.00 r
  U6007/ZN (NAND2_X4)                      0.02       1.02 f
  U9201/ZN (NAND2_X2)                      0.03       1.05 r
  U9202/ZN (XNOR2_X2)                      0.07       1.12 r
  U9207/ZN (INV_X4)                        0.01       1.13 f
  U7998/ZN (NAND2_X4)                      0.03       1.17 r
  U9228/ZN (NAND2_X2)                      0.02       1.19 f
  U7853/ZN (XNOR2_X2)                      0.06       1.25 f
  U9229/ZN (INV_X4)                        0.02       1.27 r
  U9230/ZN (NAND2_X2)                      0.02       1.29 f
  U9233/ZN (OAI21_X4)                      0.05       1.34 r
  U7144/ZN (INV_X8)                        0.01       1.35 f
  U9234/ZN (AOI21_X4)                      0.06       1.41 r
  U7623/ZN (OAI21_X2)                      0.03       1.44 f
  U7903/ZN (NAND2_X2)                      0.04       1.48 r
  U4982/ZN (AOI21_X2)                      0.03       1.51 f
  U8346/ZN (OAI21_X2)                      0.05       1.56 r
  U7454/ZN (INV_X4)                        0.01       1.58 f
  U8004/ZN (NAND2_X4)                      0.03       1.60 r
  U8005/ZN (NAND2_X4)                      0.02       1.62 f
  U7409/ZN (INV_X4)                        0.02       1.64 r
  U7407/ZN (NAND2_X4)                      0.02       1.66 f
  U7408/ZN (NAND2_X4)                      0.04       1.70 r
  U4335/ZN (XNOR2_X2)                      0.08       1.78 r
  U7790/ZN (OAI22_X4)                      0.04       1.81 f
  U5364/ZN (NAND2_X4)                      0.04       1.85 r
  U4352/ZN (INV_X8)                        0.01       1.87 f
  U9530/ZN (AOI21_X4)                      0.05       1.92 r
  U7599/ZN (OAI211_X4)                     0.03       1.95 f
  U6993/ZN (NAND2_X4)                      0.03       1.99 r
  U5901/ZN (INV_X8)                        0.01       2.00 f
  U6498/ZN (INV_X1)                        0.03       2.03 r
  U6505/ZN (INV_X4)                        0.01       2.05 f
  U5897/ZN (XNOR2_X1)                      0.10       2.14 r
  U10789/ZN (AOI22_X2)                     0.03       2.17 f
  U10790/ZN (NAND4_X2)                     0.06       2.23 r
  ex_mem/aluRes_q_reg[13]/D (DFFR_X2)      0.00       2.23 r
  data arrival time                                   2.23

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5934/ZN (INV_X4)                        0.01       1.87 f
  U8498/ZN (XNOR2_X1)                      0.06       1.93 f
  U8706/ZN (OAI211_X2)                     0.06       1.99 r
  U8716/ZN (NAND2_X2)                      0.03       2.02 f
  U7583/ZN (OAI21_X1)                      0.08       2.10 r
  U8728/ZN (INV_X4)                        0.01       2.11 f
  U8729/Z (MUX2_X2)                        0.11       2.22 f
  ifetch/dffa/q_reg[27]/D (DFFRS_X2)       0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[27]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U5350/ZN (INV_X8)                                       0.02       0.83 r
  U9084/ZN (NAND3_X4)                                     0.03       0.85 f
  U7704/ZN (NAND2_X2)                                     0.03       0.89 r
  U9085/ZN (XNOR2_X2)                                     0.07       0.96 r
  U9086/ZN (INV_X4)                                       0.01       0.97 f
  U8054/ZN (NAND2_X4)                                     0.03       1.00 r
  U6007/ZN (NAND2_X4)                                     0.02       1.02 f
  U9201/ZN (NAND2_X2)                                     0.03       1.05 r
  U9202/ZN (XNOR2_X2)                                     0.07       1.12 r
  U9207/ZN (INV_X4)                                       0.01       1.13 f
  U7998/ZN (NAND2_X4)                                     0.03       1.17 r
  U9228/ZN (NAND2_X2)                                     0.02       1.19 f
  U7853/ZN (XNOR2_X2)                                     0.06       1.25 f
  U9229/ZN (INV_X4)                                       0.02       1.27 r
  U9230/ZN (NAND2_X2)                                     0.02       1.29 f
  U9233/ZN (OAI21_X4)                                     0.05       1.34 r
  U7144/ZN (INV_X8)                                       0.01       1.35 f
  U9234/ZN (AOI21_X4)                                     0.06       1.41 r
  U7623/ZN (OAI21_X2)                                     0.03       1.44 f
  U7903/ZN (NAND2_X2)                                     0.04       1.48 r
  U4982/ZN (AOI21_X2)                                     0.03       1.51 f
  U8346/ZN (OAI21_X2)                                     0.05       1.56 r
  U7454/ZN (INV_X4)                                       0.01       1.58 f
  U8004/ZN (NAND2_X4)                                     0.03       1.60 r
  U8005/ZN (NAND2_X4)                                     0.02       1.62 f
  U7409/ZN (INV_X4)                                       0.02       1.64 r
  U7407/ZN (NAND2_X4)                                     0.02       1.66 f
  U7408/ZN (NAND2_X4)                                     0.04       1.70 r
  U4335/ZN (XNOR2_X2)                                     0.08       1.78 r
  U7790/ZN (OAI22_X4)                                     0.04       1.81 f
  U5364/ZN (NAND2_X4)                                     0.04       1.85 r
  U4352/ZN (INV_X8)                                       0.01       1.87 f
  U9530/ZN (AOI21_X4)                                     0.05       1.92 r
  U7599/ZN (OAI211_X4)                                    0.03       1.95 f
  U6993/ZN (NAND2_X4)                                     0.03       1.99 r
  U5901/ZN (INV_X8)                                       0.01       2.00 f
  U9535/ZN (OAI21_X4)                                     0.03       2.03 r
  U5993/ZN (INV_X1)                                       0.02       2.06 f
  U4333/ZN (XNOR2_X1)                                     0.10       2.16 r
  U10950/ZN (INV_X4)                                      0.01       2.17 f
  U10954/ZN (OAI211_X2)                                   0.04       2.21 r
  ex_mem/product_in_q_reg[14]/D (DFFR_X1)                 0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[14]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7547/ZN (OAI21_X4)                                     0.03       0.61 r
  U9082/ZN (XNOR2_X2)                                     0.07       0.68 r
  U4647/ZN (INV_X8)                                       0.01       0.69 f
  U8423/ZN (NAND2_X4)                                     0.03       0.72 r
  U8839/ZN (INV_X8)                                       0.01       0.73 f
  U9130/ZN (NOR3_X4)                                      0.06       0.79 r
  U8244/ZN (NOR2_X4)                                      0.02       0.81 f
  U7908/ZN (NAND2_X2)                                     0.03       0.84 r
  U7910/ZN (NAND2_X4)                                     0.02       0.87 f
  U7427/ZN (NAND2_X4)                                     0.03       0.89 r
  U7176/ZN (AND2_X2)                                      0.05       0.94 r
  U7337/ZN (NOR2_X4)                                      0.02       0.96 f
  U9168/ZN (NOR2_X4)                                      0.04       1.00 r
  U7084/ZN (XNOR2_X2)                                     0.08       1.07 r
  U4211/ZN (NAND2_X4)                                     0.03       1.10 f
  U7432/ZN (NAND2_X4)                                     0.03       1.13 r
  U5536/ZN (INV_X8)                                       0.01       1.14 f
  U7622/ZN (NAND2_X4)                                     0.03       1.16 r
  U4425/ZN (NAND2_X4)                                     0.02       1.19 f
  U7341/ZN (OAI21_X4)                                     0.04       1.22 r
  U9184/ZN (XNOR2_X2)                                     0.07       1.29 r
  U9186/ZN (INV_X4)                                       0.02       1.31 f
  U8488/ZN (NAND2_X4)                                     0.03       1.34 r
  U6874/ZN (NAND2_X4)                                     0.03       1.37 f
  U6591/ZN (INV_X8)                                       0.02       1.39 r
  U6589/ZN (NAND2_X4)                                     0.02       1.40 f
  U6590/ZN (INV_X4)                                       0.01       1.42 r
  U6675/ZN (NAND2_X2)                                     0.02       1.43 f
  U4341/ZN (NAND2_X4)                                     0.02       1.46 r
  U9217/ZN (OAI21_X4)                                     0.03       1.48 f
  U7653/Z (BUF_X4)                                        0.05       1.53 f
  U7674/ZN (XNOR2_X2)                                     0.06       1.59 f
  U7028/ZN (INV_X4)                                       0.02       1.61 r
  U5355/ZN (NAND3_X2)                                     0.02       1.63 f
  U9291/ZN (OAI21_X4)                                     0.05       1.68 r
  U8288/ZN (INV_X8)                                       0.02       1.70 f
  U4335/ZN (XNOR2_X2)                                     0.07       1.77 f
  U7790/ZN (OAI22_X4)                                     0.06       1.83 r
  U5364/ZN (NAND2_X4)                                     0.02       1.85 f
  U4352/ZN (INV_X8)                                       0.02       1.87 r
  U9530/ZN (AOI21_X4)                                     0.02       1.89 f
  U5377/Z (BUF_X32)                                       0.16       2.05 f
  U7204/ZN (XNOR2_X1)                                     0.10       2.15 r
  U10983/ZN (INV_X4)                                      0.01       2.16 f
  U10987/ZN (OAI211_X2)                                   0.04       2.20 r
  ex_mem/product_in_q_reg[12]/D (DFFR_X1)                 0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[12]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U5350/ZN (INV_X8)                                       0.02       0.83 r
  U9084/ZN (NAND3_X4)                                     0.03       0.85 f
  U7704/ZN (NAND2_X2)                                     0.03       0.89 r
  U9085/ZN (XNOR2_X2)                                     0.07       0.96 r
  U9086/ZN (INV_X4)                                       0.01       0.97 f
  U8054/ZN (NAND2_X4)                                     0.03       1.00 r
  U6007/ZN (NAND2_X4)                                     0.02       1.02 f
  U9201/ZN (NAND2_X2)                                     0.03       1.05 r
  U9202/ZN (XNOR2_X2)                                     0.07       1.12 r
  U9207/ZN (INV_X4)                                       0.01       1.13 f
  U7998/ZN (NAND2_X4)                                     0.03       1.17 r
  U9228/ZN (NAND2_X2)                                     0.02       1.19 f
  U7853/ZN (XNOR2_X2)                                     0.06       1.25 f
  U9229/ZN (INV_X4)                                       0.02       1.27 r
  U9230/ZN (NAND2_X2)                                     0.02       1.29 f
  U9233/ZN (OAI21_X4)                                     0.05       1.34 r
  U7144/ZN (INV_X8)                                       0.01       1.35 f
  U9234/ZN (AOI21_X4)                                     0.06       1.41 r
  U7623/ZN (OAI21_X2)                                     0.03       1.44 f
  U7903/ZN (NAND2_X2)                                     0.04       1.48 r
  U4982/ZN (AOI21_X2)                                     0.03       1.51 f
  U8346/ZN (OAI21_X2)                                     0.05       1.56 r
  U7454/ZN (INV_X4)                                       0.01       1.58 f
  U8004/ZN (NAND2_X4)                                     0.03       1.60 r
  U8005/ZN (NAND2_X4)                                     0.02       1.62 f
  U7409/ZN (INV_X4)                                       0.02       1.64 r
  U7407/ZN (NAND2_X4)                                     0.02       1.66 f
  U7408/ZN (NAND2_X4)                                     0.04       1.70 r
  U4335/ZN (XNOR2_X2)                                     0.08       1.78 r
  U7790/ZN (OAI22_X4)                                     0.04       1.81 f
  U5364/ZN (NAND2_X4)                                     0.04       1.85 r
  U4352/ZN (INV_X8)                                       0.01       1.87 f
  U9530/ZN (AOI21_X4)                                     0.05       1.92 r
  U7599/ZN (OAI211_X4)                                    0.03       1.95 f
  U6993/ZN (NAND2_X4)                                     0.03       1.99 r
  U5901/ZN (INV_X8)                                       0.01       2.00 f
  U6498/ZN (INV_X1)                                       0.03       2.03 r
  U6505/ZN (INV_X4)                                       0.01       2.05 f
  U5897/ZN (XNOR2_X1)                                     0.10       2.14 r
  U11001/ZN (INV_X4)                                      0.01       2.15 f
  U11005/ZN (OAI211_X2)                                   0.04       2.20 r
  ex_mem/product_in_q_reg[13]/D (DFFR_X1)                 0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[13]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5933/ZN (AOI22_X4)                      0.03       1.89 f
  U5915/ZN (INV_X8)                        0.02       1.91 r
  U8520/ZN (NAND2_X4)                      0.02       1.93 f
  U8519/ZN (OAI211_X1)                     0.06       1.99 r
  U5235/ZN (NAND3_X2)                      0.04       2.02 f
  U8717/ZN (NAND2_X2)                      0.04       2.07 r
  U7314/ZN (OAI21_X1)                      0.05       2.12 f
  U9966/ZN (OAI22_X2)                      0.07       2.19 r
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       2.19 r
  data arrival time                                   2.19

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U8537/ZN (OAI22_X4)                      0.05       1.79 r
  U8530/ZN (NAND2_X4)                      0.02       1.82 f
  U8693/ZN (OAI21_X4)                      0.04       1.86 r
  U5934/ZN (INV_X4)                        0.01       1.87 f
  U8498/ZN (XNOR2_X1)                      0.06       1.93 f
  U8706/ZN (OAI211_X2)                     0.06       1.99 r
  U8716/ZN (NAND2_X2)                      0.03       2.02 f
  U7583/ZN (OAI21_X1)                      0.08       2.10 r
  U9968/ZN (OAI22_X2)                      0.04       2.14 f
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       2.14 f
  data arrival time                                   2.14

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7547/ZN (OAI21_X4)                      0.03       0.61 r
  U9082/ZN (XNOR2_X2)                      0.07       0.68 r
  U4647/ZN (INV_X8)                        0.01       0.69 f
  U8423/ZN (NAND2_X4)                      0.03       0.72 r
  U8839/ZN (INV_X8)                        0.01       0.73 f
  U9130/ZN (NOR3_X4)                       0.06       0.79 r
  U8244/ZN (NOR2_X4)                       0.02       0.81 f
  U7908/ZN (NAND2_X2)                      0.03       0.84 r
  U7910/ZN (NAND2_X4)                      0.02       0.87 f
  U7427/ZN (NAND2_X4)                      0.03       0.89 r
  U7176/ZN (AND2_X2)                       0.05       0.94 r
  U7337/ZN (NOR2_X4)                       0.02       0.96 f
  U9168/ZN (NOR2_X4)                       0.04       1.00 r
  U7084/ZN (XNOR2_X2)                      0.08       1.07 r
  U4211/ZN (NAND2_X4)                      0.03       1.10 f
  U7432/ZN (NAND2_X4)                      0.03       1.13 r
  U5536/ZN (INV_X8)                        0.01       1.14 f
  U7622/ZN (NAND2_X4)                      0.03       1.16 r
  U4425/ZN (NAND2_X4)                      0.02       1.19 f
  U7341/ZN (OAI21_X4)                      0.04       1.22 r
  U9184/ZN (XNOR2_X2)                      0.07       1.29 r
  U9186/ZN (INV_X4)                        0.02       1.31 f
  U8488/ZN (NAND2_X4)                      0.03       1.34 r
  U6874/ZN (NAND2_X4)                      0.03       1.37 f
  U6591/ZN (INV_X8)                        0.02       1.39 r
  U6589/ZN (NAND2_X4)                      0.02       1.40 f
  U6590/ZN (INV_X4)                        0.01       1.42 r
  U6675/ZN (NAND2_X2)                      0.02       1.43 f
  U4341/ZN (NAND2_X4)                      0.02       1.46 r
  U9217/ZN (OAI21_X4)                      0.03       1.48 f
  U7653/Z (BUF_X4)                         0.05       1.53 f
  U7674/ZN (XNOR2_X2)                      0.06       1.59 f
  U7028/ZN (INV_X4)                        0.02       1.61 r
  U4348/ZN (NAND3_X1)                      0.02       1.63 f
  U6545/ZN (AND2_X2)                       0.06       1.69 f
  U6525/ZN (XNOR2_X2)                      0.06       1.76 f
  U9525/Z (MUX2_X2)                        0.12       1.87 f
  U9526/ZN (NAND2_X2)                      0.04       1.92 r
  U6908/ZN (NAND2_X1)                      0.03       1.95 f
  U6994/ZN (XNOR2_X1)                      0.09       2.04 r
  U10822/ZN (AOI22_X2)                     0.03       2.07 f
  U10823/ZN (NAND4_X2)                     0.06       2.13 r
  ex_mem/aluRes_q_reg[11]/D (DFFR_X2)      0.00       2.13 r
  data arrival time                                   2.13

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U8565/ZN (XNOR2_X2)                      0.05       0.25 r
  U8493/ZN (NAND2_X2)                      0.02       0.27 f
  U5138/ZN (NAND2_X2)                      0.03       0.30 r
  U5137/ZN (INV_X4)                        0.02       0.32 f
  U8566/ZN (AOI21_X4)                      0.05       0.37 r
  U8568/ZN (NOR2_X4)                       0.02       0.39 f
  U8500/ZN (INV_X8)                        0.02       0.41 r
  U8516/ZN (NAND2_X4)                      0.02       0.42 f
  U6967/ZN (NAND2_X4)                      0.04       0.46 r
  U5908/ZN (INV_X8)                        0.01       0.47 f
  U8539/ZN (OAI22_X4)                      0.06       0.53 r
  U8514/ZN (NAND2_X4)                      0.02       0.55 f
  U8505/ZN (OAI21_X4)                      0.04       0.59 r
  U8503/ZN (INV_X8)                        0.01       0.60 f
  U8509/ZN (OAI22_X4)                      0.05       0.65 r
  U8532/ZN (NAND2_X4)                      0.02       0.68 f
  U4461/ZN (NAND2_X4)                      0.03       0.71 r
  U5140/ZN (AOI22_X2)                      0.03       0.74 f
  U5139/ZN (INV_X4)                        0.02       0.76 r
  U5077/ZN (NAND2_X2)                      0.02       0.78 f
  U8600/ZN (OAI21_X4)                      0.04       0.82 r
  U8523/ZN (INV_X8)                        0.01       0.84 f
  U8535/ZN (OAI22_X4)                      0.05       0.89 r
  U8529/ZN (NAND2_X4)                      0.02       0.91 f
  U8612/ZN (OAI21_X4)                      0.04       0.95 r
  U5930/ZN (AOI22_X4)                      0.03       0.98 f
  U5927/ZN (INV_X8)                        0.02       1.00 r
  U8513/ZN (NAND2_X4)                      0.02       1.02 f
  U6964/ZN (NAND2_X4)                      0.03       1.05 r
  U4462/ZN (INV_X8)                        0.01       1.06 f
  U8534/ZN (OAI22_X4)                      0.05       1.11 r
  U8528/ZN (NAND2_X4)                      0.02       1.14 f
  U8630/ZN (OAI21_X4)                      0.04       1.18 r
  U8504/ZN (INV_X8)                        0.01       1.19 f
  U8636/ZN (NOR2_X4)                       0.03       1.22 r
  U8638/ZN (NOR2_X4)                       0.02       1.24 f
  U8533/ZN (OAI22_X4)                      0.05       1.29 r
  U8525/ZN (NAND2_X4)                      0.02       1.32 f
  U8648/ZN (OAI21_X4)                      0.04       1.36 r
  U8527/ZN (INV_X8)                        0.01       1.37 f
  U8538/ZN (OAI22_X4)                      0.06       1.43 r
  U8515/ZN (NAND2_X4)                      0.02       1.45 f
  U8657/ZN (OAI21_X4)                      0.04       1.49 r
  U5317/ZN (INV_X8)                        0.01       1.50 f
  U8512/ZN (OAI22_X4)                      0.05       1.55 r
  U8531/ZN (NAND2_X4)                      0.02       1.58 f
  U6969/ZN (NAND2_X4)                      0.04       1.61 r
  U5320/ZN (INV_X8)                        0.01       1.63 f
  U8536/ZN (OAI22_X4)                      0.05       1.68 r
  U8526/ZN (NAND2_X4)                      0.02       1.70 f
  U6962/ZN (NAND2_X4)                      0.03       1.73 r
  U4463/ZN (INV_X8)                        0.01       1.74 f
  U5319/ZN (OAI22_X1)                      0.07       1.81 r
  U8507/ZN (OAI211_X1)                     0.05       1.86 f
  U5234/ZN (NAND3_X2)                      0.05       1.92 r
  U4837/ZN (NAND2_X2)                      0.03       1.95 f
  U4894/ZN (OAI21_X2)                      0.05       2.00 r
  U8730/ZN (INV_X4)                        0.01       2.01 f
  U8731/Z (MUX2_X2)                        0.11       2.12 f
  ifetch/dffa/q_reg[26]/D (DFFRS_X2)       0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[26]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7316/ZN (INV_X2)                        0.02       1.84 f
  U4838/ZN (NAND2_X2)                      0.04       1.87 r
  U5919/ZN (INV_X1)                        0.02       1.89 f
  U7315/ZN (OAI21_X1)                      0.10       1.99 r
  U8732/ZN (INV_X4)                        0.01       2.00 f
  U8733/Z (MUX2_X2)                        0.11       2.11 f
  ifetch/dffa/q_reg[25]/D (DFFRS_X2)       0.00       2.11 f
  data arrival time                                   2.11

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[25]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7547/ZN (OAI21_X4)                                     0.03       0.61 r
  U9082/ZN (XNOR2_X2)                                     0.07       0.68 r
  U4647/ZN (INV_X8)                                       0.01       0.69 f
  U8423/ZN (NAND2_X4)                                     0.03       0.72 r
  U8839/ZN (INV_X8)                                       0.01       0.73 f
  U9130/ZN (NOR3_X4)                                      0.06       0.79 r
  U8244/ZN (NOR2_X4)                                      0.02       0.81 f
  U7908/ZN (NAND2_X2)                                     0.03       0.84 r
  U7910/ZN (NAND2_X4)                                     0.02       0.87 f
  U7427/ZN (NAND2_X4)                                     0.03       0.89 r
  U7176/ZN (AND2_X2)                                      0.05       0.94 r
  U7337/ZN (NOR2_X4)                                      0.02       0.96 f
  U9168/ZN (NOR2_X4)                                      0.04       1.00 r
  U7084/ZN (XNOR2_X2)                                     0.08       1.07 r
  U4211/ZN (NAND2_X4)                                     0.03       1.10 f
  U7432/ZN (NAND2_X4)                                     0.03       1.13 r
  U5536/ZN (INV_X8)                                       0.01       1.14 f
  U7622/ZN (NAND2_X4)                                     0.03       1.16 r
  U4425/ZN (NAND2_X4)                                     0.02       1.19 f
  U7341/ZN (OAI21_X4)                                     0.04       1.22 r
  U9184/ZN (XNOR2_X2)                                     0.07       1.29 r
  U9186/ZN (INV_X4)                                       0.02       1.31 f
  U8488/ZN (NAND2_X4)                                     0.03       1.34 r
  U6874/ZN (NAND2_X4)                                     0.03       1.37 f
  U6591/ZN (INV_X8)                                       0.02       1.39 r
  U6589/ZN (NAND2_X4)                                     0.02       1.40 f
  U6590/ZN (INV_X4)                                       0.01       1.42 r
  U6675/ZN (NAND2_X2)                                     0.02       1.43 f
  U4341/ZN (NAND2_X4)                                     0.02       1.46 r
  U9217/ZN (OAI21_X4)                                     0.03       1.48 f
  U7653/Z (BUF_X4)                                        0.05       1.53 f
  U7674/ZN (XNOR2_X2)                                     0.06       1.59 f
  U7028/ZN (INV_X4)                                       0.02       1.61 r
  U4348/ZN (NAND3_X1)                                     0.02       1.63 f
  U6545/ZN (AND2_X2)                                      0.06       1.69 f
  U6525/ZN (XNOR2_X2)                                     0.06       1.76 f
  U9525/Z (MUX2_X2)                                       0.12       1.87 f
  U9526/ZN (NAND2_X2)                                     0.04       1.92 r
  U6908/ZN (NAND2_X1)                                     0.03       1.95 f
  U6994/ZN (XNOR2_X1)                                     0.09       2.04 r
  U11007/ZN (INV_X4)                                      0.01       2.05 f
  U11011/ZN (OAI211_X2)                                   0.04       2.09 r
  ex_mem/product_in_q_reg[11]/D (DFFR_X1)                 0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[11]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7316/ZN (INV_X2)                        0.02       1.84 f
  U4838/ZN (NAND2_X2)                      0.04       1.87 r
  U8712/ZN (INV_X4)                        0.01       1.89 f
  U8713/ZN (NAND2_X2)                      0.03       1.92 r
  U8714/ZN (INV_X4)                        0.01       1.93 f
  U4837/ZN (NAND2_X2)                      0.03       1.96 r
  U4894/ZN (OAI21_X2)                      0.04       2.00 f
  U9970/ZN (OAI22_X2)                      0.06       2.06 r
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       2.06 r
  data arrival time                                   2.06

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7316/ZN (INV_X2)                        0.02       1.84 f
  U5920/ZN (OAI21_X1)                      0.10       1.93 r
  U8734/ZN (INV_X4)                        0.01       1.94 f
  U8735/Z (MUX2_X2)                        0.11       2.06 f
  ifetch/dffa/q_reg[24]/D (DFFRS_X2)       0.00       2.06 f
  data arrival time                                   2.06

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[24]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7316/ZN (INV_X2)                        0.02       1.84 f
  U4838/ZN (NAND2_X2)                      0.04       1.87 r
  U5919/ZN (INV_X1)                        0.02       1.89 f
  U7315/ZN (OAI21_X1)                      0.10       1.99 r
  U9972/ZN (OAI22_X2)                      0.04       2.04 f
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6758/ZN (NAND2_X4)                      0.03       1.13 f
  U9192/ZN (XNOR2_X2)                      0.06       1.19 f
  U4223/ZN (INV_X2)                        0.04       1.23 r
  U8243/ZN (NAND2_X4)                      0.02       1.25 f
  U5571/ZN (NAND2_X2)                      0.03       1.28 r
  U9236/ZN (XNOR2_X2)                      0.07       1.35 r
  U5555/ZN (INV_X2)                        0.02       1.37 f
  U4490/ZN (NAND2_X4)                      0.03       1.40 r
  U4489/ZN (INV_X4)                        0.01       1.41 f
  U4199/ZN (OAI21_X2)                      0.05       1.45 r
  U9280/ZN (XNOR2_X2)                      0.08       1.53 r
  U9285/ZN (NAND2_X2)                      0.04       1.57 f
  U9509/ZN (NAND2_X2)                      0.03       1.60 r
  U9510/ZN (XNOR2_X2)                      0.07       1.67 r
  U9511/ZN (INV_X4)                        0.01       1.69 f
  U7185/ZN (OAI22_X2)                      0.06       1.75 r
  U8043/ZN (INV_X2)                        0.02       1.77 f
  U7184/ZN (NAND2_X4)                      0.03       1.80 r
  U9513/ZN (INV_X4)                        0.01       1.81 f
  U9519/ZN (OAI21_X4)                      0.03       1.84 r
  U9520/ZN (INV_X4)                        0.02       1.86 f
  U10700/ZN (XNOR2_X2)                     0.07       1.93 f
  U10701/ZN (AOI22_X2)                     0.07       2.00 r
  U10702/ZN (NAND4_X2)                     0.03       2.04 f
  ex_mem/aluRes_q_reg[10]/D (DFFR_X2)      0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X2)     0.00       2.38 r
  library setup time                      -0.07       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7316/ZN (INV_X2)                        0.02       1.84 f
  U4838/ZN (NAND2_X2)                      0.04       1.87 r
  U5920/ZN (OAI21_X1)                      0.05       1.93 f
  U9974/ZN (OAI22_X2)                      0.07       2.00 r
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       2.00 r
  data arrival time                                   2.00

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6758/ZN (NAND2_X4)                      0.03       1.13 f
  U9192/ZN (XNOR2_X2)                      0.06       1.19 f
  U4223/ZN (INV_X2)                        0.04       1.23 r
  U8243/ZN (NAND2_X4)                      0.02       1.25 f
  U5571/ZN (NAND2_X2)                      0.03       1.28 r
  U9236/ZN (XNOR2_X2)                      0.07       1.35 r
  U5555/ZN (INV_X2)                        0.02       1.37 f
  U4490/ZN (NAND2_X4)                      0.03       1.40 r
  U4489/ZN (INV_X4)                        0.01       1.41 f
  U4199/ZN (OAI21_X2)                      0.05       1.45 r
  U9280/ZN (XNOR2_X2)                      0.08       1.53 r
  U9285/ZN (NAND2_X2)                      0.04       1.57 f
  U9509/ZN (NAND2_X2)                      0.03       1.60 r
  U9510/ZN (XNOR2_X2)                      0.07       1.67 r
  U9511/ZN (INV_X4)                        0.01       1.69 f
  U7185/ZN (OAI22_X2)                      0.06       1.75 r
  U9518/ZN (NAND3_X2)                      0.04       1.79 f
  U10446/ZN (NAND2_X2)                     0.04       1.83 r
  U10447/ZN (XNOR2_X2)                     0.07       1.90 r
  U4886/ZN (NOR2_X2)                       0.02       1.92 f
  U4884/ZN (NOR2_X2)                       0.04       1.96 r
  U10448/ZN (NAND4_X2)                     0.03       1.99 f
  ex_mem/aluRes_q_reg[9]/D (DFFR_X2)       0.00       1.99 f
  data arrival time                                   1.99

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X2)      0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6758/ZN (NAND2_X4)                                     0.03       1.13 f
  U9192/ZN (XNOR2_X2)                                     0.06       1.19 f
  U4223/ZN (INV_X2)                                       0.04       1.23 r
  U8243/ZN (NAND2_X4)                                     0.02       1.25 f
  U5571/ZN (NAND2_X2)                                     0.03       1.28 r
  U9236/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5555/ZN (INV_X2)                                       0.02       1.37 f
  U4490/ZN (NAND2_X4)                                     0.03       1.40 r
  U4489/ZN (INV_X4)                                       0.01       1.41 f
  U4199/ZN (OAI21_X2)                                     0.05       1.45 r
  U9280/ZN (XNOR2_X2)                                     0.08       1.53 r
  U9281/ZN (INV_X4)                                       0.01       1.54 f
  U5363/ZN (NAND2_X4)                                     0.03       1.57 r
  U9283/ZN (OAI21_X4)                                     0.03       1.60 f
  U7354/ZN (NAND2_X2)                                     0.04       1.64 r
  U9522/ZN (XNOR2_X2)                                     0.07       1.71 r
  U9523/ZN (INV_X4)                                       0.02       1.73 f
  U6026/ZN (OAI22_X4)                                     0.06       1.78 r
  U6912/ZN (INV_X2)                                       0.02       1.80 f
  U6930/ZN (INV_X2)                                       0.03       1.83 r
  U6027/ZN (OAI21_X4)                                     0.03       1.85 f
  U10699/ZN (INV_X4)                                      0.02       1.87 r
  U10700/ZN (XNOR2_X2)                                    0.07       1.94 r
  U10995/ZN (INV_X4)                                      0.01       1.95 f
  U10998/ZN (OAI211_X2)                                   0.04       1.99 r
  ex_mem/product_in_q_reg[10]/D (DFFR_X1)                 0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[10]/CK (DFFR_X1)                0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7313/ZN (OAI21_X1)                      0.05       1.86 f
  U11347/Z (MUX2_X1)                       0.10       1.96 f
  U11346/ZN (INV_X1)                       0.03       1.99 r
  ifetch/dffa/q_reg[23]/D (DFFRS_X2)       0.00       1.99 r
  data arrival time                                   1.99

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[23]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U5818/ZN (INV_X4)                        0.01       1.79 f
  U8669/ZN (NAND2_X2)                      0.03       1.82 r
  U7313/ZN (OAI21_X1)                      0.05       1.86 f
  U11348/ZN (OAI22_X1)                     0.09       1.96 r
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       1.96 r
  data arrival time                                   1.96

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U7584/ZN (OAI21_X1)                      0.04       1.82 f
  U11401/Z (MUX2_X1)                       0.11       1.94 f
  U11400/ZN (INV_X1)                       0.03       1.97 r
  ifetch/dffa/q_reg[22]/D (DFFRS_X2)       0.00       1.97 r
  data arrival time                                   1.97

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[22]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6267/ZN (INV_X4)                        0.01       0.13 f
  U6265/ZN (NAND2_X4)                      0.02       0.15 r
  U6266/ZN (INV_X8)                        0.01       0.17 f
  U6328/ZN (NAND2_X4)                      0.03       0.19 r
  U5469/ZN (NOR2_X2)                       0.02       0.21 f
  U6473/ZN (OAI21_X4)                      0.04       0.25 r
  U9250/ZN (INV_X4)                        0.02       0.27 f
  U6398/ZN (OAI21_X4)                      0.03       0.30 r
  U6399/ZN (NAND2_X4)                      0.02       0.33 f
  U6443/ZN (OAI21_X4)                      0.06       0.39 r
  U6090/ZN (NAND3_X4)                      0.06       0.45 f
  U7762/ZN (NAND2_X4)                      0.04       0.48 r
  U4247/ZN (INV_X4)                        0.01       0.49 f
  U6809/ZN (NAND2_X4)                      0.02       0.52 r
  U4695/ZN (INV_X8)                        0.02       0.53 f
  U8222/ZN (NAND2_X4)                      0.03       0.56 r
  U7212/ZN (INV_X8)                        0.01       0.58 f
  U7209/ZN (OAI21_X2)                      0.04       0.61 r
  U7304/ZN (XNOR2_X2)                      0.07       0.68 r
  U7237/ZN (NAND2_X4)                      0.03       0.71 f
  U5583/ZN (NAND2_X2)                      0.04       0.75 r
  U5480/ZN (INV_X4)                        0.01       0.76 f
  U5478/ZN (NAND2_X4)                      0.02       0.79 r
  U5479/ZN (NAND2_X4)                      0.02       0.81 f
  U7603/ZN (NAND2_X4)                      0.03       0.84 r
  U7410/ZN (INV_X8)                        0.01       0.85 f
  U8406/ZN (AOI21_X2)                      0.05       0.91 r
  U7284/ZN (OAI21_X2)                      0.03       0.94 f
  U6704/ZN (INV_X4)                        0.02       0.96 r
  U7325/ZN (NAND2_X4)                      0.02       0.98 f
  U7326/ZN (NAND2_X4)                      0.03       1.01 r
  U7267/ZN (INV_X8)                        0.01       1.02 f
  U9173/ZN (OAI21_X4)                      0.04       1.06 r
  U9174/ZN (INV_X4)                        0.02       1.08 f
  U8002/ZN (NAND2_X4)                      0.03       1.10 r
  U6758/ZN (NAND2_X4)                      0.03       1.13 f
  U9192/ZN (XNOR2_X2)                      0.06       1.19 f
  U4223/ZN (INV_X2)                        0.04       1.23 r
  U8243/ZN (NAND2_X4)                      0.02       1.25 f
  U5571/ZN (NAND2_X2)                      0.03       1.28 r
  U9236/ZN (XNOR2_X2)                      0.07       1.35 r
  U5555/ZN (INV_X2)                        0.02       1.37 f
  U4490/ZN (NAND2_X4)                      0.03       1.40 r
  U9270/ZN (NAND2_X2)                      0.02       1.42 f
  U6823/ZN (XNOR2_X2)                      0.06       1.48 f
  U6822/ZN (NAND2_X2)                      0.05       1.53 r
  U4487/ZN (NAND2_X1)                      0.03       1.56 f
  U9516/ZN (XNOR2_X2)                      0.06       1.63 f
  U8181/ZN (OAI22_X1)                      0.10       1.73 r
  U8042/ZN (XNOR2_X1)                      0.10       1.83 r
  U10305/ZN (AOI22_X2)                     0.04       1.88 f
  U10306/ZN (NAND4_X2)                     0.06       1.94 r
  ex_mem/aluRes_q_reg[8]/D (DFFR_X2)       0.00       1.94 r
  data arrival time                                   1.94

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X2)      0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6758/ZN (NAND2_X4)                                     0.03       1.13 f
  U9192/ZN (XNOR2_X2)                                     0.06       1.19 f
  U4223/ZN (INV_X2)                                       0.04       1.23 r
  U8243/ZN (NAND2_X4)                                     0.02       1.25 f
  U5571/ZN (NAND2_X2)                                     0.03       1.28 r
  U9236/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5555/ZN (INV_X2)                                       0.02       1.37 f
  U4490/ZN (NAND2_X4)                                     0.03       1.40 r
  U4489/ZN (INV_X4)                                       0.01       1.41 f
  U4199/ZN (OAI21_X2)                                     0.05       1.45 r
  U9280/ZN (XNOR2_X2)                                     0.08       1.53 r
  U9285/ZN (NAND2_X2)                                     0.04       1.57 f
  U9509/ZN (NAND2_X2)                                     0.03       1.60 r
  U9510/ZN (XNOR2_X2)                                     0.07       1.67 r
  U9511/ZN (INV_X4)                                       0.01       1.69 f
  U7185/ZN (OAI22_X2)                                     0.06       1.75 r
  U9518/ZN (NAND3_X2)                                     0.04       1.79 f
  U10446/ZN (NAND2_X2)                                    0.04       1.83 r
  U10447/ZN (XNOR2_X2)                                    0.07       1.90 r
  U10990/ZN (OAI211_X2)                                   0.03       1.93 f
  ex_mem/product_in_q_reg[9]/D (DFFR_X1)                  0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[9]/CK (DFFR_X1)                 0.00       2.38 r
  library setup time                                     -0.07       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U8667/ZN (INV_X4)                        0.01       1.75 f
  U8668/ZN (NAND2_X2)                      0.03       1.78 r
  U7584/ZN (OAI21_X1)                      0.04       1.82 f
  U11402/ZN (OAI22_X1)                     0.09       1.91 r
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.16       0.16 f
  U11556/ZN (NOR2_X1)                                     0.10       0.25 r
  U11555/ZN (NAND2_X1)                                    0.04       0.30 f
  U11554/ZN (NOR2_X1)                                     0.07       0.36 r
  U11553/ZN (NAND2_X1)                                    0.04       0.41 f
  U11552/ZN (NOR2_X1)                                     0.07       0.48 r
  U11551/ZN (NAND2_X1)                                    0.04       0.52 f
  U11550/ZN (NOR2_X1)                                     0.07       0.59 r
  U11549/ZN (NAND2_X1)                                    0.04       0.63 f
  U11548/ZN (NOR2_X1)                                     0.07       0.70 r
  U11547/ZN (NAND2_X1)                                    0.04       0.74 f
  U11546/ZN (NOR2_X1)                                     0.07       0.81 r
  U11545/ZN (NAND2_X1)                                    0.04       0.85 f
  U11544/ZN (NOR2_X1)                                     0.07       0.92 r
  U11543/ZN (NAND2_X1)                                    0.04       0.96 f
  U11542/ZN (NOR2_X1)                                     0.07       1.03 r
  U11541/ZN (NAND2_X1)                                    0.04       1.08 f
  U11540/ZN (NOR2_X1)                                     0.07       1.15 r
  U11539/ZN (NAND2_X1)                                    0.04       1.19 f
  U11538/ZN (NOR2_X1)                                     0.07       1.26 r
  U11537/ZN (NAND2_X1)                                    0.04       1.30 f
  U11536/ZN (NOR2_X1)                                     0.07       1.37 r
  U11535/ZN (NAND2_X1)                                    0.04       1.41 f
  U11534/ZN (NOR2_X1)                                     0.07       1.48 r
  U11533/ZN (NAND2_X1)                                    0.04       1.53 f
  U11532/ZN (NOR2_X1)                                     0.07       1.60 r
  U11531/ZN (NAND2_X1)                                    0.04       1.64 f
  U11530/ZN (NOR2_X1)                                     0.07       1.71 r
  U11529/ZN (NAND2_X1)                                    0.03       1.74 f
  U11528/Z (XOR2_X1)                                      0.07       1.81 f
  U11527/Z (MUX2_X1)                                      0.12       1.93 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U7312/ZN (OAI21_X1)                      0.05       1.79 f
  U11342/Z (MUX2_X1)                       0.10       1.88 f
  U11341/ZN (INV_X1)                       0.03       1.91 r
  ifetch/dffa/q_reg[21]/D (DFFRS_X2)       0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[21]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U5469/ZN (NOR2_X2)                                      0.02       0.21 f
  U6473/ZN (OAI21_X4)                                     0.04       0.25 r
  U9250/ZN (INV_X4)                                       0.02       0.27 f
  U6398/ZN (OAI21_X4)                                     0.03       0.30 r
  U6399/ZN (NAND2_X4)                                     0.02       0.33 f
  U6443/ZN (OAI21_X4)                                     0.06       0.39 r
  U6090/ZN (NAND3_X4)                                     0.06       0.45 f
  U7762/ZN (NAND2_X4)                                     0.04       0.48 r
  U4247/ZN (INV_X4)                                       0.01       0.49 f
  U6809/ZN (NAND2_X4)                                     0.02       0.52 r
  U4695/ZN (INV_X8)                                       0.02       0.53 f
  U8222/ZN (NAND2_X4)                                     0.03       0.56 r
  U7212/ZN (INV_X8)                                       0.01       0.58 f
  U7209/ZN (OAI21_X2)                                     0.04       0.61 r
  U7304/ZN (XNOR2_X2)                                     0.07       0.68 r
  U7237/ZN (NAND2_X4)                                     0.03       0.71 f
  U5583/ZN (NAND2_X2)                                     0.04       0.75 r
  U5480/ZN (INV_X4)                                       0.01       0.76 f
  U5478/ZN (NAND2_X4)                                     0.02       0.79 r
  U5479/ZN (NAND2_X4)                                     0.02       0.81 f
  U7603/ZN (NAND2_X4)                                     0.03       0.84 r
  U7410/ZN (INV_X8)                                       0.01       0.85 f
  U8406/ZN (AOI21_X2)                                     0.05       0.91 r
  U7284/ZN (OAI21_X2)                                     0.03       0.94 f
  U6704/ZN (INV_X4)                                       0.02       0.96 r
  U7325/ZN (NAND2_X4)                                     0.02       0.98 f
  U7326/ZN (NAND2_X4)                                     0.03       1.01 r
  U7267/ZN (INV_X8)                                       0.01       1.02 f
  U9173/ZN (OAI21_X4)                                     0.04       1.06 r
  U9174/ZN (INV_X4)                                       0.02       1.08 f
  U8002/ZN (NAND2_X4)                                     0.03       1.10 r
  U6758/ZN (NAND2_X4)                                     0.03       1.13 f
  U9192/ZN (XNOR2_X2)                                     0.06       1.19 f
  U4223/ZN (INV_X2)                                       0.04       1.23 r
  U8243/ZN (NAND2_X4)                                     0.02       1.25 f
  U5571/ZN (NAND2_X2)                                     0.03       1.28 r
  U9236/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5555/ZN (INV_X2)                                       0.02       1.37 f
  U4490/ZN (NAND2_X4)                                     0.03       1.40 r
  U9270/ZN (NAND2_X2)                                     0.02       1.42 f
  U6823/ZN (XNOR2_X2)                                     0.06       1.48 f
  U6822/ZN (NAND2_X2)                                     0.05       1.53 r
  U4487/ZN (NAND2_X1)                                     0.03       1.56 f
  U9516/ZN (XNOR2_X2)                                     0.06       1.63 f
  U8181/ZN (OAI22_X1)                                     0.10       1.73 r
  U8042/ZN (XNOR2_X1)                                     0.10       1.83 r
  U10977/ZN (INV_X4)                                      0.01       1.85 f
  U10981/ZN (OAI211_X2)                                   0.04       1.89 r
  ex_mem/product_in_q_reg[8]/D (DFFR_X1)                  0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[8]/CK (DFFR_X1)                 0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U8661/ZN (INV_X4)                        0.01       1.70 f
  U4839/ZN (NAND2_X2)                      0.04       1.74 r
  U7312/ZN (OAI21_X1)                      0.05       1.79 f
  U11343/ZN (OAI22_X1)                     0.09       1.88 r
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       1.88 r
  data arrival time                                   1.88

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11477/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/incPC_q_reg[12]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[12]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11492/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/incPC_q_reg[14]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[14]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11333/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11338/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11104/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[30]/D (DFFR_X2)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[30]/CK (DFFR_X2)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11180/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[7]/D (DFFR_X1)         0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[7]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U11158/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[13]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[13]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U10474/ZN (OAI22_X2)                     0.05       1.85 f
  if_id/incPC_q_reg[1]/D (DFFR_X1)         0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[1]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.16       0.16 f
  U11556/ZN (NOR2_X1)                                     0.10       0.25 r
  U11555/ZN (NAND2_X1)                                    0.04       0.30 f
  U11554/ZN (NOR2_X1)                                     0.07       0.36 r
  U11553/ZN (NAND2_X1)                                    0.04       0.41 f
  U11552/ZN (NOR2_X1)                                     0.07       0.48 r
  U11551/ZN (NAND2_X1)                                    0.04       0.52 f
  U11550/ZN (NOR2_X1)                                     0.07       0.59 r
  U11549/ZN (NAND2_X1)                                    0.04       0.63 f
  U11548/ZN (NOR2_X1)                                     0.07       0.70 r
  U11547/ZN (NAND2_X1)                                    0.04       0.74 f
  U11546/ZN (NOR2_X1)                                     0.07       0.81 r
  U11545/ZN (NAND2_X1)                                    0.04       0.85 f
  U11544/ZN (NOR2_X1)                                     0.07       0.92 r
  U11543/ZN (NAND2_X1)                                    0.04       0.96 f
  U11542/ZN (NOR2_X1)                                     0.07       1.03 r
  U11541/ZN (NAND2_X1)                                    0.04       1.08 f
  U11540/ZN (NOR2_X1)                                     0.07       1.15 r
  U11539/ZN (NAND2_X1)                                    0.04       1.19 f
  U11538/ZN (NOR2_X1)                                     0.07       1.26 r
  U11537/ZN (NAND2_X1)                                    0.04       1.30 f
  U11536/ZN (NOR2_X1)                                     0.07       1.37 r
  U11535/ZN (NAND2_X1)                                    0.04       1.41 f
  U11534/ZN (NOR2_X1)                                     0.07       1.48 r
  U11533/ZN (NAND2_X1)                                    0.04       1.53 f
  U11532/ZN (NOR2_X1)                                     0.07       1.60 r
  U11531/ZN (NAND2_X1)                                    0.04       1.64 f
  U11530/ZN (NOR2_X1)                                     0.07       1.71 r
  U11366/Z (XOR2_X1)                                      0.04       1.74 f
  U11365/Z (MUX2_X1)                                      0.12       1.86 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U5243/ZN (OAI21_X2)                      0.04       1.83 f
  if_id/incPC_q_reg[0]/D (DFFR_X1)         0.00       1.83 f
  data arrival time                                   1.83

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[0]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U5654/ZN (INV_X4)                        0.13       1.80 r
  U5241/ZN (OAI21_X2)                      0.04       1.83 f
  if_id/incPC_q_reg[2]/D (DFFR_X1)         0.00       1.83 f
  data arrival time                                   1.83

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/incPC_q_reg[2]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.07       2.31
  data required time                                  2.31
  -----------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ex_mem/branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/branch_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/branch_q_reg/Q (DFFR_X2)          0.20       0.20 f
  U6683/ZN (NAND2_X4)                      0.05       0.25 r
  U8050/ZN (NAND2_X1)                      0.03       0.28 f
  U4755/ZN (INV_X4)                        0.02       0.30 r
  U5867/ZN (INV_X4)                        0.05       0.36 f
  U4756/ZN (NAND2_X2)                      0.24       0.59 r
  U4883/ZN (INV_X4)                        0.06       0.65 f
  U5316/ZN (OAI211_X1)                     0.09       0.74 r
  U5223/ZN (NAND3_X2)                      0.04       0.78 f
  U8583/ZN (NAND2_X2)                      0.04       0.82 r
  U8584/ZN (INV_X4)                        0.02       0.83 f
  U8585/ZN (NAND2_X2)                      0.03       0.87 r
  U8586/ZN (INV_X4)                        0.02       0.88 f
  U8587/ZN (NAND2_X2)                      0.04       0.92 r
  U8588/ZN (INV_X4)                        0.01       0.93 f
  U8589/ZN (NAND2_X2)                      0.03       0.96 r
  U8595/ZN (INV_X4)                        0.01       0.98 f
  U8596/ZN (NAND2_X2)                      0.05       1.03 r
  U8597/ZN (INV_X4)                        0.01       1.04 f
  U8598/ZN (NAND2_X2)                      0.03       1.07 r
  U8605/ZN (INV_X4)                        0.01       1.08 f
  U8606/ZN (NAND2_X2)                      0.05       1.13 r
  U8607/ZN (INV_X4)                        0.01       1.14 f
  U8608/ZN (NAND2_X2)                      0.03       1.17 r
  U8615/ZN (INV_X4)                        0.01       1.18 f
  U8616/ZN (NAND2_X2)                      0.05       1.23 r
  U8617/ZN (INV_X4)                        0.01       1.24 f
  U8618/ZN (NAND2_X2)                      0.03       1.27 r
  U8685/ZN (INV_X4)                        0.01       1.29 f
  U8624/ZN (NAND2_X2)                      0.05       1.33 r
  U8625/ZN (INV_X4)                        0.01       1.35 f
  U8626/ZN (NAND2_X2)                      0.03       1.38 r
  U8670/ZN (INV_X4)                        0.01       1.39 f
  U8633/ZN (NAND2_X2)                      0.05       1.44 r
  U8634/ZN (INV_X4)                        0.01       1.45 f
  U8635/ZN (NAND2_X2)                      0.03       1.48 r
  U8673/ZN (INV_X4)                        0.01       1.49 f
  U8644/ZN (NAND2_X2)                      0.05       1.54 r
  U8645/ZN (INV_X4)                        0.01       1.55 f
  U8646/ZN (NAND2_X2)                      0.03       1.58 r
  U8651/ZN (INV_X4)                        0.01       1.60 f
  U8652/ZN (NAND2_X2)                      0.04       1.63 r
  U8655/ZN (INV_X4)                        0.01       1.65 f
  U8656/ZN (NAND2_X2)                      0.03       1.68 r
  U4895/ZN (OAI21_X2)                      0.03       1.72 f
  U11337/Z (MUX2_X1)                       0.09       1.81 f
  U11336/ZN (INV_X1)                       0.03       1.84 r
  ifetch/dffa/q_reg[20]/D (DFFRS_X2)       0.00       1.84 r
  data arrival time                                   1.84

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  ifetch/dffa/q_reg[20]/CK (DFFRS_X2)      0.00       2.38 r
  library setup time                      -0.05       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.16       0.16 f
  U11556/ZN (NOR2_X1)                                     0.10       0.25 r
  U11555/ZN (NAND2_X1)                                    0.04       0.30 f
  U11554/ZN (NOR2_X1)                                     0.07       0.36 r
  U11553/ZN (NAND2_X1)                                    0.04       0.41 f
  U11552/ZN (NOR2_X1)                                     0.07       0.48 r
  U11551/ZN (NAND2_X1)                                    0.04       0.52 f
  U11550/ZN (NOR2_X1)                                     0.07       0.59 r
  U11549/ZN (NAND2_X1)                                    0.04       0.63 f
  U11548/ZN (NOR2_X1)                                     0.07       0.70 r
  U11547/ZN (NAND2_X1)                                    0.04       0.74 f
  U11546/ZN (NOR2_X1)                                     0.07       0.81 r
  U11545/ZN (NAND2_X1)                                    0.04       0.85 f
  U11544/ZN (NOR2_X1)                                     0.07       0.92 r
  U11543/ZN (NAND2_X1)                                    0.04       0.96 f
  U11542/ZN (NOR2_X1)                                     0.07       1.03 r
  U11541/ZN (NAND2_X1)                                    0.04       1.08 f
  U11540/ZN (NOR2_X1)                                     0.07       1.15 r
  U11539/ZN (NAND2_X1)                                    0.04       1.19 f
  U11538/ZN (NOR2_X1)                                     0.07       1.26 r
  U11537/ZN (NAND2_X1)                                    0.04       1.30 f
  U11536/ZN (NOR2_X1)                                     0.07       1.37 r
  U11535/ZN (NAND2_X1)                                    0.04       1.41 f
  U11534/ZN (NOR2_X1)                                     0.07       1.48 r
  U11533/ZN (NAND2_X1)                                    0.04       1.53 f
  U11532/ZN (NOR2_X1)                                     0.07       1.60 r
  U11531/ZN (NAND2_X1)                                    0.04       1.64 f
  U11406/ZN (XNOR2_X1)                                    0.07       1.70 f
  U11405/Z (MUX2_X1)                                      0.12       1.82 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       2.38 r
  library setup time                                     -0.05       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11118/ZN (AOI22_X1)                     0.08       1.76 r
  U11117/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[26]/D (DFFR_X2)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[26]/CK (DFFR_X2)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6267/ZN (INV_X4)                                       0.01       0.13 f
  U6265/ZN (NAND2_X4)                                     0.02       0.15 r
  U6266/ZN (INV_X8)                                       0.01       0.17 f
  U6328/ZN (NAND2_X4)                                     0.03       0.19 r
  U6330/ZN (INV_X4)                                       0.01       0.21 f
  U8480/ZN (NAND2_X4)                                     0.02       0.23 r
  U4657/ZN (INV_X4)                                       0.02       0.25 f
  U6673/ZN (INV_X4)                                       0.03       0.28 r
  U7366/ZN (OR2_X4)                                       0.05       0.32 r
  U7368/ZN (NAND3_X4)                                     0.03       0.35 f
  U4537/Z (BUF_X32)                                       0.16       0.51 f
  U8352/ZN (INV_X1)                                       0.04       0.56 r
  U8810/ZN (NAND2_X2)                                     0.04       0.59 f
  U8873/ZN (INV_X4)                                       0.02       0.61 r
  U7862/ZN (OAI221_X1)                                    0.06       0.67 f
  U7250/ZN (INV_X2)                                       0.05       0.72 r
  U4989/ZN (NAND3_X2)                                     0.02       0.75 f
  U4721/ZN (NOR3_X2)                                      0.04       0.78 r
  U8947/ZN (NAND4_X2)                                     0.03       0.81 f
  U8948/ZN (INV_X4)                                       0.02       0.83 r
  U5741/ZN (AND2_X2)                                      0.18       1.02 r
  U9626/ZN (NAND2_X2)                                     0.04       1.06 f
  U9642/ZN (INV_X4)                                       0.05       1.11 r
  U4804/ZN (AOI21_X1)                                     0.03       1.15 f
  U9656/ZN (NAND2_X2)                                     0.04       1.18 r
  U9771/ZN (NAND2_X2)                                     0.02       1.20 f
  U9774/ZN (NAND4_X2)                                     0.08       1.28 r
  U9778/Z (MUX2_X2)                                       0.07       1.35 r
  U9779/ZN (INV_X4)                                       0.01       1.36 f
  U5945/ZN (OAI211_X1)                                    0.14       1.50 r
  U9953/ZN (INV_X4)                                       0.01       1.51 f
  U5047/ZN (NOR2_X2)                                      0.03       1.54 r
  U5046/ZN (NOR2_X2)                                      0.02       1.56 f
  U9954/ZN (NAND4_X2)                                     0.07       1.63 r
  U10964/ZN (INV_X4)                                      0.01       1.64 f
  U10965/Z (MUX2_X2)                                      0.11       1.75 f
  U10967/ZN (NAND3_X2)                                    0.04       1.79 r
  ex_mem/product_in_q_reg[2]/D (DFFR_X1)                  0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.00       2.38
  ex_mem/product_in_q_reg[2]/CK (DFFR_X1)                 0.00       2.38 r
  library setup time                                     -0.06       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11197/ZN (AOI22_X1)                     0.08       1.76 r
  U11196/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[1]/D (DFFR_X1)         0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[1]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11192/ZN (AOI22_X1)                     0.08       1.76 r
  U11191/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[3]/D (DFFR_X1)         0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[3]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11187/ZN (AOI22_X1)                     0.08       1.76 r
  U11186/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[5]/D (DFFR_X1)         0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[5]/CK (DFFR_X1)        0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11149/ZN (AOI22_X1)                     0.08       1.76 r
  U11148/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[15]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[15]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11147/ZN (AOI22_X1)                     0.08       1.76 r
  U11146/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[16]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[16]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11145/ZN (AOI22_X1)                     0.08       1.76 r
  U11144/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[17]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[17]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11143/ZN (AOI22_X1)                     0.08       1.76 r
  U11142/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[18]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[18]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11141/ZN (AOI22_X1)                     0.08       1.76 r
  U11140/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[19]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[19]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11139/ZN (AOI22_X1)                     0.08       1.76 r
  U11138/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[20]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[20]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11137/ZN (AOI22_X1)                     0.08       1.76 r
  U11136/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[21]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[21]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11135/ZN (AOI22_X1)                     0.08       1.76 r
  U11134/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[22]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[22]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11770/ZN (NOR2_X1)                      0.10       0.32 r
  U11769/ZN (AND2_X1)                      0.07       0.39 r
  U11768/ZN (NAND2_X1)                     0.06       0.45 f
  U11767/ZN (INV_X1)                       0.07       0.51 r
  U11766/ZN (NAND2_X1)                     0.06       0.57 f
  U11765/ZN (INV_X1)                       0.07       0.64 r
  U11764/ZN (NOR2_X1)                      0.04       0.68 f
  U11763/ZN (INV_X1)                       0.06       0.74 r
  U11602/Z (XOR2_X1)                       0.09       0.83 r
  U11597/ZN (NOR3_X1)                      0.03       0.86 f
  U11596/ZN (NAND4_X1)                     0.10       0.95 r
  U11595/ZN (AOI21_X1)                     0.04       0.99 f
  U11594/ZN (INV_X1)                       0.04       1.03 r
  U4840/ZN (OAI21_X2)                      0.04       1.07 f
  U5710/ZN (NAND3_X2)                      0.27       1.34 r
  U4109/ZN (OR2_X2)                        0.23       1.57 r
  U5653/ZN (INV_X4)                        0.10       1.67 f
  U11133/ZN (AOI22_X1)                     0.08       1.76 r
  U11132/ZN (INV_X1)                       0.03       1.78 f
  if_id/instr_q_reg[23]/D (DFFR_X1)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.00       2.38
  if_id/instr_q_reg[23]/CK (DFFR_X1)       0.00       2.38 r
  library setup time                      -0.06       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.53


1
