================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  4,037       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 86,540       | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 20,625       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 19,963       | user inline pragmas are applied                                                        |
|               | (4) simplification          | 19,963       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 17,947       | user array partition pragmas are applied                                               |
|               | (2) simplification          | 17,947       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 17,947       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 18,907       | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 17,467       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 16,491       | loop and instruction simplification                                                    |
|               | (2) parallelization         | 16,491       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 16,491       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 16,491       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 16,972       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 17,004       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------------------------+----------------------+----------------+-------------------+-------------------+-------------------+-------------------+
| Function                             | Location             | Compile/Link   | Unroll/Inline     | Array/Struct      | Performance       | HW Transforms     |
+--------------------------------------+----------------------+----------------+-------------------+-------------------+-------------------+-------------------+
| + myproject                          | myproject.cpp:7      | 4,037          | 19,963            | 17,467            | 16,491            | 17,004            |
|  + layernormalize<ap_fixed<16, ...   | nnet_layernorm.h:104 | 4,031          | 19,957            | 16,984            | 16,007            | 16,037            |
|   + layernorm_1d<ap_fixed<16, 6,...  | nnet_layernorm.h:46  | 3,968          | 17,010 (30 calls) | 15,000 (30 calls) | 14,520 (30 calls) | 14,550 (30 calls) |
|      init_invert_sqr_table<config... | nnet_layernorm.h:32  |  415           |                   |                   |                   |                   |
|      product                         | nnet_mult.h:70       |  298 (2 calls) |                   |                   |                   |                   |
+--------------------------------------+----------------------+----------------+-------------------+-------------------+-------------------+-------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


