# VerifAI ğŸš€

**AI-Powered UVM Testbench Generator**

> Transform natural language specifications into production-ready UVM verification environments in seconds.

![License](https://img.shields.io/badge/license-MIT-blue.svg)
![Python](https://img.shields.io/badge/python-3.9+-green.svg)
![UVM](https://img.shields.io/badge/UVM-1.2-orange.svg)

## ğŸ¯ What is VerifAI?

VerifAI is an AI-powered tool that generates complete UVM (Universal Verification Methodology) testbench environments from natural language descriptions. Stop writing boilerplate codeâ€”describe what you want, and let AI do the heavy lifting.

### Example

**Input:**
```
Create a UVM testbench for an APB slave with 4 registers:
- STATUS register at 0x00 (read-only)
- CONTROL register at 0x04 (read-write)  
- DATA register at 0x08 (read-write)
- CONFIG register at 0x0C (read-write)
```

**Output:** Complete UVM environment with:
- âœ… APB Agent (driver, monitor, sequencer)
- âœ… Scoreboard with protocol checking
- âœ… Functional coverage model
- âœ… Sequence library
- âœ… Register model (UVM RAL)
- âœ… Top-level testbench

## âœ¨ Features

- ğŸ¤– **AI-Powered Generation** - Uses LLM to understand specs
- ğŸ“¦ **Protocol Support** - APB, AXI4-Lite (more coming)
- ğŸ¯ **Best Practices** - Generated code follows UVM methodology
- âš¡ **Instant Results** - Seconds, not days
- ğŸ”§ **Customizable** - Template-based architecture
- ğŸ†“ **Free Option** - Works with local LLMs (Ollama)

## ğŸš€ Quick Start

### Installation

```bash
# Clone the repository
git clone https://github.com/yourusername/VerifAI.git
cd VerifAI

# Install dependencies
pip install -r requirements.txt

# (Optional) Set up OpenAI API key for GPT
export OPENAI_API_KEY="your-key-here"
```

### Usage

```bash
# Interactive mode
python verifai.py

# CLI mode
python verifai.py --spec "APB slave with 4 registers" --protocol apb --output ./output

# From specification file
python verifai.py --spec-file my_spec.txt --protocol axi4lite
```

## ğŸ“ Project Structure

```
VerifAI/
â”œâ”€â”€ verifai.py              # Main entry point
â”œâ”€â”€ requirements.txt        # Python dependencies
â”œâ”€â”€ README.md
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ __init__.py
â”‚   â”œâ”€â”€ parser.py           # Natural language parser
â”‚   â”œâ”€â”€ generator.py        # Code generator engine
â”‚   â”œâ”€â”€ llm_client.py       # LLM API client
â”‚   â””â”€â”€ protocols/          # Protocol definitions
â”‚       â”œâ”€â”€ __init__.py
â”‚       â”œâ”€â”€ apb.py
â”‚       â””â”€â”€ axi4lite.py
â”‚
â”œâ”€â”€ templates/              # UVM code templates (Jinja2)
â”‚   â”œâ”€â”€ common/
â”‚   â”‚   â”œâ”€â”€ interface.sv.j2
â”‚   â”‚   â”œâ”€â”€ package.sv.j2
â”‚   â”‚   â””â”€â”€ top_tb.sv.j2
â”‚   â”œâ”€â”€ apb/
â”‚   â”‚   â”œâ”€â”€ apb_agent.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_driver.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_monitor.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_sequencer.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_seq_item.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_sequence_lib.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_scoreboard.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_coverage.sv.j2
â”‚   â”‚   â”œâ”€â”€ apb_env.sv.j2
â”‚   â”‚   â””â”€â”€ apb_interface.sv.j2
â”‚   â””â”€â”€ axi4lite/
â”‚       â””â”€â”€ ... (similar structure)
â”‚
â”œâ”€â”€ examples/               # Example DUTs and generated outputs
â”‚   â”œâ”€â”€ apb_register_block/
â”‚   â””â”€â”€ axi4lite_gpio/
â”‚
â””â”€â”€ tests/                  # Unit tests
    â””â”€â”€ test_generator.py
```

## ğŸ”§ Supported Protocols

| Protocol | Status | Features |
|----------|--------|----------|
| APB | âœ… Ready | Full agent, coverage, scoreboard |
| AXI4-Lite | âœ… Ready | Read/write channels, response checking |
| AXI4 | ğŸš§ Planned | Full AXI4 with bursts |
| AHB | ğŸš§ Planned | AHB-Lite support |

## ğŸ¤– LLM Options

VerifAI supports multiple LLM backends:

| Provider | Cost | Setup |
|----------|------|-------|
| **Ollama (Local)** | Free | `ollama pull llama3.2` |
| **OpenAI GPT-4o-mini** | ~$0.01/generation | Set `OPENAI_API_KEY` |
| **Anthropic Claude** | ~$0.01/generation | Set `ANTHROPIC_API_KEY` |

## ğŸ“Š Demo

```
$ python verifai.py

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    ğŸš€ VerifAI v1.0                        â•‘
â•‘          AI-Powered UVM Testbench Generator               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Enter your specification (or 'help' for examples):
> Create APB testbench for a register block with STATUS (0x00, RO), 
  CONTROL (0x04, RW), DATA (0x08, RW), CONFIG (0x0C, RW)

ğŸ”„ Parsing specification...
ğŸ¤– Generating UVM components...
ğŸ“ Writing files...

âœ… Generated 12 files in ./output/apb_register_block/

Files created:
  â”œâ”€â”€ apb_pkg.sv
  â”œâ”€â”€ apb_interface.sv
  â”œâ”€â”€ apb_seq_item.sv
  â”œâ”€â”€ apb_driver.sv
  â”œâ”€â”€ apb_monitor.sv
  â”œâ”€â”€ apb_sequencer.sv
  â”œâ”€â”€ apb_agent.sv
  â”œâ”€â”€ apb_scoreboard.sv
  â”œâ”€â”€ apb_coverage.sv
  â”œâ”€â”€ apb_env.sv
  â”œâ”€â”€ apb_base_test.sv
  â””â”€â”€ top_tb.sv

Run simulation: cd output/apb_register_block && make sim
```

## ğŸ“ Learning Resources

- [UVM Cookbook](https://verificationacademy.com/cookbook/uvm)
- [AMBA APB Protocol Spec](https://developer.arm.com/documentation/ihi0024/latest)
- [AMBA AXI4-Lite Protocol Spec](https://developer.arm.com/documentation/ihi0022/latest)

## ğŸ¤ Contributing

Contributions are welcome! Please read our [Contributing Guide](CONTRIBUTING.md) first.

## ğŸ“„ License

MIT License - see [LICENSE](LICENSE) for details.

## ğŸ™ Acknowledgments

- UVM-1.2 Class Reference
- ARM AMBA Protocol Specifications
- The verification community

---

**Built with â¤ï¸ for the verification community**

*Star â­ this repo if you find it useful!*
