
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.064388                       # Number of seconds simulated
sim_ticks                                2064388247500                       # Number of ticks simulated
final_tick                               2064388247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79535                       # Simulator instruction rate (inst/s)
host_op_rate                                   139396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              328383816                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826276                       # Number of bytes of host memory used
host_seconds                                  6286.51                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       431653120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          431696576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76914048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76914048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6744580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6745259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1201782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1201782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          209094932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             209115982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37257550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37257550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37257550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         209094932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246373532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6745259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1201782                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6745259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1201782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              428576064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3120512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76725824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               431696576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76914048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  48758                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2920                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5526436                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            410645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            455164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            412294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            430502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            404059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            407341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            407227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           410158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           414150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           425154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           428470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73155                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2064382355500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6745259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1201782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6696501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5993516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.308090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.078468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.997217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5452587     90.97%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       393172      6.56%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35655      0.59%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15806      0.26%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10809      0.18%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10739      0.18%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11735      0.20%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9952      0.17%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53061      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5993516                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.507153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.376617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.493542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         62744     89.49%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6862      9.79%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          292      0.42%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          102      0.15%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           49      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           10      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.098210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.069125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31330     44.68%     44.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              722      1.03%     45.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            37910     54.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70115                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 152320579000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            277879972750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33482505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22746.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41496.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       207.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    209.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1329436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  572390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     259767.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22806614880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12444085500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             26187805800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4081175280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         134835529920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1006025277105                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         356152263750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1562532752235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            756.900135                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 586370328000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   68934320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1409079660750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22504366080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12279168000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             26044902000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3687314400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         134835529920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         980330747850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         378691316250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1558373344500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            754.885299                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 623689434250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   68934320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1371760540750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       4128776495                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4128776495                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          45746989                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           248036728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          45747005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.421923                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           7081500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         633314471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        633314471                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    183982472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       183982472                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64054256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64054256                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     248036728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        248036728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    248036728                       # number of overall hits
system.cpu.dcache.overall_hits::total       248036728                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     37316653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37316653                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8430352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8430352                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     45747005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45747005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     45747005                       # number of overall misses
system.cpu.dcache.overall_misses::total      45747005                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1013142797500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1013142797500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 125848915500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 125848915500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1138991713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1138991713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1138991713000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1138991713000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.168625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168625                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.116305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116305                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.155717                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.155717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.155717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.155717                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27149.883927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27149.883927                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14928.073644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14928.073644                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24897.623637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24897.623637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24897.623637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24897.623637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     30465512                       # number of writebacks
system.cpu.dcache.writebacks::total          30465512                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     37316653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     37316653                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8430352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8430352                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     45747005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     45747005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     45747005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     45747005                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 975826144500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 975826144500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 117418563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 117418563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1093244708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1093244708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1093244708000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1093244708000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.168625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.168625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.116305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.116305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.155717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.155717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.155717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.155717                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26149.883927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26149.883927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13928.073644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13928.073644                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23897.623637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23897.623637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23897.623637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23897.623637                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           612.411373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   612.411373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.299029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.299029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55696500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55696500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55696500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55696500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55696500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55696500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81906.617647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81906.617647                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81906.617647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81906.617647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81906.617647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81906.617647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     55016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     55016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     55016500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55016500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80906.617647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80906.617647                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80906.617647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80906.617647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80906.617647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80906.617647                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6743043                       # number of replacements
system.l2.tags.tagsinuse                 16313.245943                       # Cycle average of tags in use
system.l2.tags.total_refs                    76294524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6759425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.287132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               31447174500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3820.959534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.866043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12490.420366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.233213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.762355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995682                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 106684474                       # Number of tag accesses
system.l2.tags.data_accesses                106684474                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     30465512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         30465512                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            8194590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8194590                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       30807835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30807835                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              39002425                       # number of demand (read+write) hits
system.l2.demand_hits::total                 39002426                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data             39002425                       # number of overall hits
system.l2.overall_hits::total                39002426                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           235762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235762                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6508818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6508818                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6744580                       # number of demand (read+write) misses
system.l2.demand_misses::total                6745259                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6744580                       # number of overall misses
system.l2.overall_misses::total               6745259                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18729839500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18729839500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53978000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 596368895000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 596368895000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  615098734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     615152712500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53978000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 615098734500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    615152712500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     30465512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     30465512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8430352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8430352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     37316653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      37316653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          45747005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             45747685                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         45747005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            45747685                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.027966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027966                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.174421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.147432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147445                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.147432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147445                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79443.843792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79443.843792                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79496.318115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79496.318115                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91624.761209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91624.761209                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79496.318115                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91198.967838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91197.789811                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79496.318115                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91198.967838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91197.789811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1201782                       # number of writebacks
system.l2.writebacks::total                   1201782                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        10372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10372                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       235762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235762                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6508818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6508818                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6744580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6745259                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6744580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6745259                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16372219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16372219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     47188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 531280715000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 531280715000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     47188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 547652934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 547700122500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     47188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 547652934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 547700122500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.027966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.174421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174421                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.147432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.147432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147445                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69443.843792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69443.843792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69496.318115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69496.318115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81624.761209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81624.761209                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69496.318115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81198.967838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81197.789811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69496.318115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81198.967838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81197.789811                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6509497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1201782                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5526436                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235762                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235762                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6509497                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20218736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20218736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20218736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    508610624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    508610624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               508610624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13473477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13473477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13473477                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18287700000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37589206250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     91494697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     45747012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          25197                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        25197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          37317333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     31667294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20822738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8430352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8430352                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     37316653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    137240999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             137242382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4877601088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4877646080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6743043                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         52490728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52465531     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25197      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52490728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76212883500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       68620507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
