// Seed: 3761049124
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic id_11;
endmodule : SymbolIdentifier
module module_2 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output tri  id_3,
    input  wor  id_4
);
  wire id_6;
  ;
  always return 1'b0;
  xor primCall (id_1, id_2, id_4, id_6);
  module_0 modCall_1 ();
endmodule
