;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 52, @810
	JMN 0, <2
	SUB @121, 106
	MOV -1, -22
	MOV -1, <-20
	SPL 0, <2
	SPL 0, <2
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	CMP #10, @220
	CMP #10, @220
	CMP #10, @220
	CMP #10, @220
	MOV -1, <-20
	SLT 20, @12
	ADD 30, 9
	ADD 30, 9
	SPL 0, <2
	SPL 0, <2
	ADD 30, 9
	SUB 300, @140
	JMP -7, @-20
	SUB #12, <200
	SUB @10, @10
	MOV -1, -22
	SUB @10, @10
	ADD @101, 106
	ADD @101, 106
	SPL <127, 106
	SUB @121, 106
	SLT -1, <-20
	SUB @121, 106
	SUB 0, 14
	ADD 270, 60
	JMP -1, -22
	SUB @121, 106
	MOV -1, <-20
	SUB 0, 140
	SPL 0, <802
	SUB 0, 140
	SUB 0, 140
	SUB #10, @220
	SPL 0, <802
	SLT 125, 0
