/*
 * usb_host_register_def.h
 *
 * Created: 07/12/2021 00:08:30
 *  Author: anxia
 */ 


#ifndef USB_HOST_REGISTER_DEF_H_
#define USB_HOST_REGISTER_DEF_H_

#define HWREG8(x)	(*(volatile uint8_t*)(x))
#define HWREG16(x)	(*(volatile uint16_t*)(x))
#define HWREG32(x)	(*(volatile uint32_t*)(x))

#define USB_BASE_ADDR 0x41005000

/* Common Device Registers */
#define CTRLA HWREG8(USB_BASE_ADDR+0x00)
#define SYNCBUSY HWREG8(USB_BASE_ADDR+0x02)
#define QUSCTRL HWREG8(USB_BASE_ADDR+0x03)
#define FSMSTATUS HWREG8(USB_BASE_ADDR+0x0D)

#define DESCADD HWREG32(USB_BASE_ADDR+0x24)
#define DESCADDLL HWREG8(USB_BASE_ADDR+0x24)
#define DESCADDLH HWREG8(USB_BASE_ADDR+0x25)
#define DESCADDHL HWREG8(USB_BASE_ADDR+0x26)
#define DESCADDHH HWREG8(USB_BASE_ADDR+0x27)

#define PADCAL HWREG16(USB_BASE_ADDR+0x28)
#define PADCALL HWREG8(USB_BASE_ADDR+0x28)
#define PADCALH HWREG8(USB_BASE_ADDR+0x29)

/* General Host Registers */
#define CTRLB HWREG16(USB_BASE_ADDR+0x08)
#define CTRLBL HWREG8(USB_BASE_ADDR+0x08)
#define CTRLBH HWREG8(USB_BASE_ADDR+0x09)

#define HSOFC HWREG8(USB_BASE_ADDR+0x0A)
#define STATUS HWREG8(USB_BASE_ADDR+0x0C)

#define FNUM HWREG16(USB_BASE_ADDR+0x10)
#define FNUM0 HWREG8(USB_BASE_ADDR+0x10)
#define FNUM1 HWREG8(USB_BASE_ADDR+0x11)

#define FLENHIGH HWREG8(USB_BASE_ADDR+0x12)

#define INTENCLR HWREG16(USB_BASE_ADDR+0x14)
#define INTENCLR0 HWREG8(USB_BASE_ADDR+0x14)
#define INTENCLR1 HWREG8(USB_BASE_ADDR+0x15)

#define INTENSET HWREG16(USB_BASE_ADDR+0x18)
#define INTENSETL HWREG8(USB_BASE_ADDR+0x18)
#define INTENSETH HWREG8(USB_BASE_ADDR+0x19)

#define INTFLAG HWREG16(USB_BASE_ADDR+0x1C)
#define INTFLAGL HWREG8(USB_BASE_ADDR+0x1C)
#define INTFLAGH HWREG8(USB_BASE_ADDR+0x1D)

#define PINTSMRY HWREG16(USB_BASE_ADDR+0x20)
#define PINTSMRYL HWREG8(USB_BASE_ADDR+0x20)
#define PINTSMRYH HWREG8(USB_BASE_ADDR+0x21)

/* Host Pipe Register 0 */
#define PCFG0 HWREG8(USB_BASE_ADDR+0*0x20+0x100)
#define BINTERVAL0 HWREG8(USB_BASE_ADDR+0*0x20+0x103)
#define PSTATUSCLR0 HWREG8(USB_BASE_ADDR+0*0x20+0x104)
#define PSTATUSET0 HWREG8(USB_BASE_ADDR+0*0x20+0x105)
#define PSTATUS0 HWREG8(USB_BASE_ADDR+0*0x20+0x106)
#define PINTFLAG0 HWREG8(USB_BASE_ADDR+0*0x20+0x107)
#define PINTENCLR0 HWREG8(USB_BASE_ADDR+0*0x20+0x108)
#define PINTENSET0 HWREG8(USB_BASE_ADDR+0*0x20+0x109)

/* Host Pipe Register 1 */
#define PCFG1 HWREG8(USB_BASE_ADDR+1*0x20+0x100)
#define BINTERVAL1 HWREG8(USB_BASE_ADDR+1*0x20+0x103)
#define PSTATUSCLR1 HWREG8(USB_BASE_ADDR+1*0x20+0x104)
#define PSTATUSET1 HWREG8(USB_BASE_ADDR+1*0x20+0x105)
#define PSTATUS1 HWREG8(USB_BASE_ADDR+1*0x20+0x106)
#define PINTFLAG1 HWREG8(USB_BASE_ADDR+1*0x20+0x107)
#define PINTENCLR1 HWREG8(USB_BASE_ADDR+1*0x20+0x108)
#define PINTENSET1 HWREG8(USB_BASE_ADDR+1*0x20+0x109)

/* Host Pipe Register 2 */
#define PCFG2 HWREG8(USB_BASE_ADDR+2*0x20+0x100)
#define BINTERVAL2 HWREG8(USB_BASE_ADDR+2*0x20+0x103)
#define PSTATUSCLR2 HWREG8(USB_BASE_ADDR+2*0x20+0x104)
#define PSTATUSET2 HWREG8(USB_BASE_ADDR+2*0x20+0x105)
#define PSTATUS2 HWREG8(USB_BASE_ADDR+2*0x20+0x106)
#define PINTFLAG2 HWREG8(USB_BASE_ADDR+2*0x20+0x107)
#define PINTENCLR2 HWREG8(USB_BASE_ADDR+2*0x20+0x108)
#define PINTENSET2 HWREG8(USB_BASE_ADDR+2*0x20+0x109)

/* Host Pipe Register 3 */
#define PCFG3 HWREG8(USB_BASE_ADDR+3*0x20+0x100)
#define BINTERVAL3 HWREG8(USB_BASE_ADDR+3*0x20+0x103)
#define PSTATUSCLR3 HWREG8(USB_BASE_ADDR+3*0x20+0x104)
#define PSTATUSET3 HWREG8(USB_BASE_ADDR+3*0x20+0x105)
#define PSTATUS3 HWREG8(USB_BASE_ADDR+3*0x20+0x106)
#define PINTFLAG3 HWREG8(USB_BASE_ADDR+3*0x20+0x107)
#define PINTENCLR3 HWREG8(USB_BASE_ADDR+3*0x20+0x108)
#define PINTENSET3 HWREG8(USB_BASE_ADDR+3*0x20+0x109)

/* Host Pipe Register 4 */
#define PCFG4 HWREG8(USB_BASE_ADDR+4*0x20+0x100)
#define BINTERVAL4 HWREG8(USB_BASE_ADDR+4*0x20+0x103)
#define PSTATUSCLR4 HWREG8(USB_BASE_ADDR+4*0x20+0x104)
#define PSTATUSET4 HWREG8(USB_BASE_ADDR+4*0x20+0x105)
#define PSTATUS4 HWREG8(USB_BASE_ADDR+4*0x20+0x106)
#define PINTFLAG4 HWREG8(USB_BASE_ADDR+4*0x20+0x107)
#define PINTENCLR4 HWREG8(USB_BASE_ADDR+4*0x20+0x108)
#define PINTENSET4 HWREG8(USB_BASE_ADDR+4*0x20+0x109)

/* Host Pipe Register 5 */
#define PCFG5 HWREG8(USB_BASE_ADDR+5*0x20+0x100)
#define BINTERVAL5 HWREG8(USB_BASE_ADDR+5*0x20+0x103)
#define PSTATUSCLR5 HWREG8(USB_BASE_ADDR+5*0x20+0x104)
#define PSTATUSET5 HWREG8(USB_BASE_ADDR+5*0x20+0x105)
#define PSTATUS5 HWREG8(USB_BASE_ADDR+5*0x20+0x106)
#define PINTFLAG5 HWREG8(USB_BASE_ADDR+5*0x20+0x107)
#define PINTENCLR5 HWREG8(USB_BASE_ADDR+5*0x20+0x108)
#define PINTENSET5 HWREG8(USB_BASE_ADDR+5*0x20+0x109)

/* Host Pipe Register 6 */
#define PCFG6 HWREG8(USB_BASE_ADDR+6*0x20+0x100)
#define BINTERVAL6 HWREG8(USB_BASE_ADDR+6*0x20+0x103)
#define PSTATUSCLR6 HWREG8(USB_BASE_ADDR+6*0x20+0x104)
#define PSTATUSET6 HWREG8(USB_BASE_ADDR+6*0x20+0x105)
#define PSTATUS6 HWREG8(USB_BASE_ADDR+6*0x20+0x106)
#define PINTFLAG6 HWREG8(USB_BASE_ADDR+6*0x20+0x107)
#define PINTENCLR6 HWREG8(USB_BASE_ADDR+6*0x20+0x108)
#define PINTENSET6 HWREG8(USB_BASE_ADDR+6*0x20+0x109)

/* Host Pipe Register 7 */
#define PCFG7 HWREG8(USB_BASE_ADDR+7*0x20+0x100)
#define BINTERVAL7 HWREG8(USB_BASE_ADDR+7*0x20+0x103)
#define PSTATUSCLR7 HWREG8(USB_BASE_ADDR+7*0x20+0x104)
#define PSTATUSET7 HWREG8(USB_BASE_ADDR+7*0x20+0x105)
#define PSTATUS7 HWREG8(USB_BASE_ADDR+7*0x20+0x106)
#define PINTFLAG7 HWREG8(USB_BASE_ADDR+7*0x20+0x107)
#define PINTENCLR7 HWREG8(USB_BASE_ADDR+7*0x20+0x108)
#define PINTENSET7 HWREG8(USB_BASE_ADDR+7*0x20+0x109)

/************************************************************************/
/* ???????????????????????????????????????????????????????????????????? */
/* Find the Base address for the pipe RAM                               */
/************************************************************************/
/* Host Pipe 0 Descriptor Bank 0 */
#define ADDR00
#define PCKSIZE00
#define EXTREG00
#define STATUS_BK00
#define CTRL_PIPE00
#define STATUS_PIPE00

/* Host Pipe 0 Descriptor Bank 1 */
#define ADDR01
#define PCKSIZE01
#define STATUS_BK01
#define STATUS_PIPE01

/* Host Pipe 1 Descriptor Bank 0 */
#define ADDR10
#define PCKSIZE10
#define EXTREG10
#define STATUS_BK01
#define CTRL_PIPE10
#define STATUS_PIPE10

/* Host Pipe 1 Descriptor Bank 1 */
#define ADDR11
#define PCKSIZE11
#define STATUS_BK11
#define STATUS_PIPE11

/* Host Pipe 2 Descriptor Bank 0 */
#define ADDR20
#define PCKSIZE20
#define EXTREG20
#define STATUS_BK20
#define CTRL_PIPE20
#define STATUS_PIPE20

/* Host Pipe 2 Descriptor Bank 1 */
#define ADDR21
#define PCKSIZE21
#define STATUS_BK21
#define STATUS_PIPE21

/* Host Pipe 3 Descriptor Bank 0 */
#define ADDR30
#define PCKSIZE30
#define EXTREG30
#define STATUS_BK30
#define CTRL_PIPE30
#define STATUS_PIPE30

/* Host Pipe 3 Descriptor Bank 1 */
#define ADDR31
#define PCKSIZE31
#define STATUS_BK31
#define STATUS_PIPE31

/* Host Pipe 4 Descriptor Bank 0 */
#define ADDR40
#define PCKSIZE40
#define EXTREG40
#define STATUS_BK40
#define CTRL_PIPE40
#define STATUS_PIPE40

/* Host Pipe 4 Descriptor Bank 1 */
#define ADDR41
#define PCKSIZE41
#define STATUS_BK41
#define STATUS_PIPE41

/* Host Pipe 5 Descriptor Bank 0 */
#define ADDR50
#define PCKSIZE50
#define EXTREG50
#define STATUS_BK50
#define CTRL_PIPE50
#define STATUS_PIPE50

/* Host Pipe 5 Descriptor Bank 1 */
#define ADDR51
#define PCKSIZE51
#define STATUS_BK51
#define STATUS_PIPE1

/* Host Pipe 6 Descriptor Bank 0 */
#define ADDR60
#define PCKSIZE60
#define EXTREG60
#define STATUS_BK60
#define CTRL_PIPE60
#define STATUS_PIPE60

/* Host Pipe 6 Descriptor Bank 1 */
#define ADDR61
#define PCKSIZE61
#define STATUS_BK61
#define STATUS_PIPE61

/* Host Pipe 7 Descriptor Bank 0 */
#define ADDR70
#define PCKSIZE70
#define EXTREG70
#define STATUS_BK70
#define CTRL_PIPE70
#define STATUS_PIPE70

/* Host Pipe 7 Descriptor Bank 1 */
#define ADDR71
#define PCKSIZE71
#define STATUS_BK71
#define STATUS_PIPE71




#endif /* USB_HOST_REGISTER_DEF_H_ */