// Seed: 121020569
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_8 = 1'b0;
endmodule
