-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d_3x3_shift_register is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    row : IN STD_LOGIC_VECTOR (10 downto 0);
    linebuf_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_0_ce0 : OUT STD_LOGIC;
    linebuf_0_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_1_ce0 : OUT STD_LOGIC;
    linebuf_0_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_0_ce0 : OUT STD_LOGIC;
    linebuf_1_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_1_ce0 : OUT STD_LOGIC;
    linebuf_1_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_0_ce0 : OUT STD_LOGIC;
    linebuf_2_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_1_ce0 : OUT STD_LOGIC;
    linebuf_2_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    window_adjust_0_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_7_o_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (79 downto 0) );
end;


architecture behav of conv2d_3x3_shift_register is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_77 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_row : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_sobelConvolve_fu_242_ap_ready : STD_LOGIC;
    signal tmp_sobelConvolve_fu_242_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln117_fu_588_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln101_1_fu_420_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_fu_660_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_1_fu_596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_fu_424_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_1_fu_668_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_2_fu_604_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_i_fu_434_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_2_fu_676_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_3_fu_612_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_i_fu_444_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_3_fu_684_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_4_fu_620_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_i_fu_454_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_4_fu_692_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_5_fu_628_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_i_fu_464_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_5_fu_700_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_6_fu_636_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_i_fu_474_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_6_fu_708_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_7_fu_644_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_i_fu_484_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_7_fu_716_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_8_fu_652_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_1_fu_494_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_8_fu_724_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp97_i_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln101_fu_342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i_fu_346_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_i_fu_356_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_i_fu_366_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_i_fu_376_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_i_fu_386_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_i_fu_396_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_i_fu_406_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_fu_416_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp122_i_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln101_2_fu_498_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_i_fu_502_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_i_fu_512_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_i_fu_522_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_i_fu_532_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_i_fu_542_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_i_fu_552_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_i_fu_562_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_2_fu_572_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_3x3_sobelConvolve IS
    port (
        ap_ready : OUT STD_LOGIC;
        window_adjust_0_0_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_0 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_3 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_4 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_5 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_6 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;



begin
    tmp_sobelConvolve_fu_242 : component conv2d_3x3_sobelConvolve
    port map (
        ap_ready => tmp_sobelConvolve_fu_242_ap_ready,
        window_adjust_0_0_0 => window_adjust_0_0_0_i,
        window_adjust_0_2_0 => window_adjust_0_2_0_i,
        window_adjust_1_0_0 => window_adjust_1_0_0_i,
        window_adjust_1_2_0 => window_adjust_1_2_0_i,
        window_adjust_2_0_0 => window_adjust_2_0_0_i,
        window_adjust_2_2_0 => window_adjust_2_2_0_i,
        window_adjust_0_0_1 => window_adjust_0_0_1_i,
        window_adjust_0_2_1 => window_adjust_0_2_1_i,
        window_adjust_1_0_1 => window_adjust_1_0_1_i,
        window_adjust_1_2_1 => window_adjust_1_2_1_i,
        window_adjust_2_0_1 => window_adjust_2_0_1_i,
        window_adjust_2_2_1 => window_adjust_2_2_1_i,
        window_adjust_0_0_2 => window_adjust_0_0_2_i,
        window_adjust_0_2_2 => window_adjust_0_2_2_i,
        window_adjust_1_0_2 => window_adjust_1_0_2_i,
        window_adjust_1_2_2 => window_adjust_1_2_2_i,
        window_adjust_2_0_2 => window_adjust_2_0_2_i,
        window_adjust_2_2_2 => window_adjust_2_2_2_i,
        window_adjust_0_0_3 => window_adjust_0_0_3_i,
        window_adjust_0_2_3 => window_adjust_0_2_3_i,
        window_adjust_1_0_3 => window_adjust_1_0_3_i,
        window_adjust_1_2_3 => window_adjust_1_2_3_i,
        window_adjust_2_0_3 => window_adjust_2_0_3_i,
        window_adjust_2_2_3 => window_adjust_2_2_3_i,
        window_adjust_0_0_4 => window_adjust_0_0_4_i,
        window_adjust_0_2_4 => window_adjust_0_2_4_i,
        window_adjust_1_0_4 => window_adjust_1_0_4_i,
        window_adjust_1_2_4 => window_adjust_1_2_4_i,
        window_adjust_2_0_4 => window_adjust_2_0_4_i,
        window_adjust_2_2_4 => window_adjust_2_2_4_i,
        window_adjust_0_0_5 => window_adjust_0_0_5_i,
        window_adjust_0_2_5 => window_adjust_0_2_5_i,
        window_adjust_1_0_5 => window_adjust_1_0_5_i,
        window_adjust_1_2_5 => window_adjust_1_2_5_i,
        window_adjust_2_0_5 => window_adjust_2_0_5_i,
        window_adjust_2_2_5 => window_adjust_2_2_5_i,
        window_adjust_0_0_6 => window_adjust_0_0_6_i,
        window_adjust_0_2_6 => window_adjust_0_2_6_i,
        window_adjust_1_0_6 => window_adjust_1_0_6_i,
        window_adjust_1_2_6 => window_adjust_1_2_6_i,
        window_adjust_2_0_6 => window_adjust_2_0_6_i,
        window_adjust_2_2_6 => window_adjust_2_2_6_i,
        window_adjust_0_0_7 => window_adjust_0_0_7_i,
        window_adjust_0_2_7 => window_adjust_0_2_7_i,
        window_adjust_1_0_7 => window_adjust_1_0_7_i,
        window_adjust_1_2_7 => window_adjust_1_2_7_i,
        window_adjust_2_0_7 => window_adjust_2_0_7_i,
        window_adjust_2_2_7 => window_adjust_2_2_7_i,
        ap_return => tmp_sobelConvolve_fu_242_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_row <= row;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= tmp_sobelConvolve_fu_242_ap_return;
    cmp122_i_fu_582_p2 <= "1" when (ap_port_reg_row = ap_const_lv11_438) else "0";
    cmp97_i_fu_576_p2 <= "1" when (ap_port_reg_row = ap_const_lv11_1) else "0";
    linebuf_0_0_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_0_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_0_1_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_0_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_1_0_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_1_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_1_1_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_1_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_2_0_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_2_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_2_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_2_1_address0 <= ap_const_lv64_77(7 - 1 downto 0);

    linebuf_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuf_2_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_1_fu_596_p3 <= 
        tmp_i_fu_424_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_1_i_fu_346_p4;
    select_ln117_2_fu_604_p3 <= 
        tmp_10_i_fu_434_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_2_i_fu_356_p4;
    select_ln117_3_fu_612_p3 <= 
        tmp_11_i_fu_444_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_3_i_fu_366_p4;
    select_ln117_4_fu_620_p3 <= 
        tmp_12_i_fu_454_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_4_i_fu_376_p4;
    select_ln117_5_fu_628_p3 <= 
        tmp_13_i_fu_464_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_5_i_fu_386_p4;
    select_ln117_6_fu_636_p3 <= 
        tmp_14_i_fu_474_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_6_i_fu_396_p4;
    select_ln117_7_fu_644_p3 <= 
        tmp_15_i_fu_484_p4 when (cmp97_i_fu_576_p2(0) = '1') else 
        tmp_7_i_fu_406_p4;
    select_ln117_8_fu_652_p3 <= 
        trunc_ln105_1_fu_494_p1 when (cmp97_i_fu_576_p2(0) = '1') else 
        trunc_ln105_fu_416_p1;
    select_ln117_fu_588_p3 <= 
        trunc_ln101_1_fu_420_p1 when (cmp97_i_fu_576_p2(0) = '1') else 
        trunc_ln101_fu_342_p1;
    select_ln119_1_fu_668_p3 <= 
        tmp_i_fu_424_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_18_i_fu_502_p4;
    select_ln119_2_fu_676_p3 <= 
        tmp_10_i_fu_434_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_19_i_fu_512_p4;
    select_ln119_3_fu_684_p3 <= 
        tmp_11_i_fu_444_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_20_i_fu_522_p4;
    select_ln119_4_fu_692_p3 <= 
        tmp_12_i_fu_454_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_21_i_fu_532_p4;
    select_ln119_5_fu_700_p3 <= 
        tmp_13_i_fu_464_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_22_i_fu_542_p4;
    select_ln119_6_fu_708_p3 <= 
        tmp_14_i_fu_474_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_23_i_fu_552_p4;
    select_ln119_7_fu_716_p3 <= 
        tmp_15_i_fu_484_p4 when (cmp122_i_fu_582_p2(0) = '1') else 
        tmp_24_i_fu_562_p4;
    select_ln119_8_fu_724_p3 <= 
        trunc_ln105_1_fu_494_p1 when (cmp122_i_fu_582_p2(0) = '1') else 
        trunc_ln105_2_fu_572_p1;
    select_ln119_fu_660_p3 <= 
        trunc_ln101_1_fu_420_p1 when (cmp122_i_fu_582_p2(0) = '1') else 
        trunc_ln101_2_fu_498_p1;
    tmp_10_i_fu_434_p4 <= linebuf_1_1_q0(69 downto 60);
    tmp_11_i_fu_444_p4 <= linebuf_1_1_q0(59 downto 50);
    tmp_12_i_fu_454_p4 <= linebuf_1_1_q0(49 downto 40);
    tmp_13_i_fu_464_p4 <= linebuf_1_1_q0(39 downto 30);
    tmp_14_i_fu_474_p4 <= linebuf_1_1_q0(29 downto 20);
    tmp_15_i_fu_484_p4 <= linebuf_1_1_q0(19 downto 10);
    tmp_18_i_fu_502_p4 <= linebuf_2_1_q0(79 downto 70);
    tmp_19_i_fu_512_p4 <= linebuf_2_1_q0(69 downto 60);
    tmp_1_i_fu_346_p4 <= linebuf_0_1_q0(79 downto 70);
    tmp_20_i_fu_522_p4 <= linebuf_2_1_q0(59 downto 50);
    tmp_21_i_fu_532_p4 <= linebuf_2_1_q0(49 downto 40);
    tmp_22_i_fu_542_p4 <= linebuf_2_1_q0(39 downto 30);
    tmp_23_i_fu_552_p4 <= linebuf_2_1_q0(29 downto 20);
    tmp_24_i_fu_562_p4 <= linebuf_2_1_q0(19 downto 10);
    tmp_2_i_fu_356_p4 <= linebuf_0_1_q0(69 downto 60);
    tmp_3_i_fu_366_p4 <= linebuf_0_1_q0(59 downto 50);
    tmp_4_i_fu_376_p4 <= linebuf_0_1_q0(49 downto 40);
    tmp_5_i_fu_386_p4 <= linebuf_0_1_q0(39 downto 30);
    tmp_6_i_fu_396_p4 <= linebuf_0_1_q0(29 downto 20);
    tmp_7_i_fu_406_p4 <= linebuf_0_1_q0(19 downto 10);
    tmp_i_fu_424_p4 <= linebuf_1_1_q0(79 downto 70);
    trunc_ln101_1_fu_420_p1 <= linebuf_1_0_q0(10 - 1 downto 0);
    trunc_ln101_2_fu_498_p1 <= linebuf_2_0_q0(10 - 1 downto 0);
    trunc_ln101_fu_342_p1 <= linebuf_0_0_q0(10 - 1 downto 0);
    trunc_ln105_1_fu_494_p1 <= linebuf_1_1_q0(10 - 1 downto 0);
    trunc_ln105_2_fu_572_p1 <= linebuf_2_1_q0(10 - 1 downto 0);
    trunc_ln105_fu_416_p1 <= linebuf_0_1_q0(10 - 1 downto 0);

    window_adjust_0_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_0_i, select_ln117_fu_588_p3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_0_o <= select_ln117_fu_588_p3;
        else 
            window_adjust_0_0_0_o <= window_adjust_0_0_0_i;
        end if; 
    end process;


    window_adjust_0_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_1_i, ap_block_pp0_stage1, select_ln117_1_fu_596_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_1_o <= select_ln117_1_fu_596_p3;
        else 
            window_adjust_0_0_1_o <= window_adjust_0_0_1_i;
        end if; 
    end process;


    window_adjust_0_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_2_i, ap_block_pp0_stage1, select_ln117_2_fu_604_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_2_o <= select_ln117_2_fu_604_p3;
        else 
            window_adjust_0_0_2_o <= window_adjust_0_0_2_i;
        end if; 
    end process;


    window_adjust_0_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_3_i, ap_block_pp0_stage1, select_ln117_3_fu_612_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_3_o <= select_ln117_3_fu_612_p3;
        else 
            window_adjust_0_0_3_o <= window_adjust_0_0_3_i;
        end if; 
    end process;


    window_adjust_0_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_4_i, ap_block_pp0_stage1, select_ln117_4_fu_620_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_4_o <= select_ln117_4_fu_620_p3;
        else 
            window_adjust_0_0_4_o <= window_adjust_0_0_4_i;
        end if; 
    end process;


    window_adjust_0_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_5_i, ap_block_pp0_stage1, select_ln117_5_fu_628_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_5_o <= select_ln117_5_fu_628_p3;
        else 
            window_adjust_0_0_5_o <= window_adjust_0_0_5_i;
        end if; 
    end process;


    window_adjust_0_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_6_i, ap_block_pp0_stage1, select_ln117_6_fu_636_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_6_o <= select_ln117_6_fu_636_p3;
        else 
            window_adjust_0_0_6_o <= window_adjust_0_0_6_i;
        end if; 
    end process;


    window_adjust_0_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_0_7_i, ap_block_pp0_stage1, select_ln117_7_fu_644_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_7_o <= select_ln117_7_fu_644_p3;
        else 
            window_adjust_0_0_7_o <= window_adjust_0_0_7_i;
        end if; 
    end process;


    window_adjust_0_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_0_i, ap_block_pp0_stage1, select_ln117_2_fu_604_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_0_o <= select_ln117_2_fu_604_p3;
        else 
            window_adjust_0_2_0_o <= window_adjust_0_2_0_i;
        end if; 
    end process;


    window_adjust_0_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_1_i, ap_block_pp0_stage1, select_ln117_3_fu_612_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_1_o <= select_ln117_3_fu_612_p3;
        else 
            window_adjust_0_2_1_o <= window_adjust_0_2_1_i;
        end if; 
    end process;


    window_adjust_0_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_2_i, ap_block_pp0_stage1, select_ln117_4_fu_620_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_2_o <= select_ln117_4_fu_620_p3;
        else 
            window_adjust_0_2_2_o <= window_adjust_0_2_2_i;
        end if; 
    end process;


    window_adjust_0_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_3_i, ap_block_pp0_stage1, select_ln117_5_fu_628_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_3_o <= select_ln117_5_fu_628_p3;
        else 
            window_adjust_0_2_3_o <= window_adjust_0_2_3_i;
        end if; 
    end process;


    window_adjust_0_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_4_i, ap_block_pp0_stage1, select_ln117_6_fu_636_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_4_o <= select_ln117_6_fu_636_p3;
        else 
            window_adjust_0_2_4_o <= window_adjust_0_2_4_i;
        end if; 
    end process;


    window_adjust_0_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_5_i, ap_block_pp0_stage1, select_ln117_7_fu_644_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_5_o <= select_ln117_7_fu_644_p3;
        else 
            window_adjust_0_2_5_o <= window_adjust_0_2_5_i;
        end if; 
    end process;


    window_adjust_0_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_6_i, ap_block_pp0_stage1, select_ln117_8_fu_652_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_6_o <= select_ln117_8_fu_652_p3;
        else 
            window_adjust_0_2_6_o <= window_adjust_0_2_6_i;
        end if; 
    end process;


    window_adjust_0_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_0_2_7_i, ap_block_pp0_stage1, select_ln117_1_fu_596_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_7_o <= select_ln117_1_fu_596_p3;
        else 
            window_adjust_0_2_7_o <= window_adjust_0_2_7_i;
        end if; 
    end process;


    window_adjust_0_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_0_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_1_0_0_i, ap_block_pp0_stage1, trunc_ln101_1_fu_420_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_0_o <= trunc_ln101_1_fu_420_p1;
        else 
            window_adjust_1_0_0_o <= window_adjust_1_0_0_i;
        end if; 
    end process;


    window_adjust_1_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_1_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_1_o <= linebuf_1_1_q0(79 downto 70);
        else 
            window_adjust_1_0_1_o <= window_adjust_1_0_1_i;
        end if; 
    end process;


    window_adjust_1_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_2_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_2_o <= linebuf_1_1_q0(69 downto 60);
        else 
            window_adjust_1_0_2_o <= window_adjust_1_0_2_i;
        end if; 
    end process;


    window_adjust_1_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_3_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_3_o <= linebuf_1_1_q0(59 downto 50);
        else 
            window_adjust_1_0_3_o <= window_adjust_1_0_3_i;
        end if; 
    end process;


    window_adjust_1_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_4_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_4_o <= linebuf_1_1_q0(49 downto 40);
        else 
            window_adjust_1_0_4_o <= window_adjust_1_0_4_i;
        end if; 
    end process;


    window_adjust_1_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_5_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_5_o <= linebuf_1_1_q0(39 downto 30);
        else 
            window_adjust_1_0_5_o <= window_adjust_1_0_5_i;
        end if; 
    end process;


    window_adjust_1_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_6_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_6_o <= linebuf_1_1_q0(29 downto 20);
        else 
            window_adjust_1_0_6_o <= window_adjust_1_0_6_i;
        end if; 
    end process;


    window_adjust_1_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_0_7_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_7_o <= linebuf_1_1_q0(19 downto 10);
        else 
            window_adjust_1_0_7_o <= window_adjust_1_0_7_i;
        end if; 
    end process;


    window_adjust_1_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_0_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_0_o <= linebuf_1_1_q0(69 downto 60);
        else 
            window_adjust_1_2_0_o <= window_adjust_1_2_0_i;
        end if; 
    end process;


    window_adjust_1_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_1_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_1_o <= linebuf_1_1_q0(59 downto 50);
        else 
            window_adjust_1_2_1_o <= window_adjust_1_2_1_i;
        end if; 
    end process;


    window_adjust_1_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_2_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_2_o <= linebuf_1_1_q0(49 downto 40);
        else 
            window_adjust_1_2_2_o <= window_adjust_1_2_2_i;
        end if; 
    end process;


    window_adjust_1_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_3_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_3_o <= linebuf_1_1_q0(39 downto 30);
        else 
            window_adjust_1_2_3_o <= window_adjust_1_2_3_i;
        end if; 
    end process;


    window_adjust_1_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_4_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_4_o <= linebuf_1_1_q0(29 downto 20);
        else 
            window_adjust_1_2_4_o <= window_adjust_1_2_4_i;
        end if; 
    end process;


    window_adjust_1_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_5_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_5_o <= linebuf_1_1_q0(19 downto 10);
        else 
            window_adjust_1_2_5_o <= window_adjust_1_2_5_i;
        end if; 
    end process;


    window_adjust_1_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_1_2_6_i, ap_block_pp0_stage1, trunc_ln105_1_fu_494_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_6_o <= trunc_ln105_1_fu_494_p1;
        else 
            window_adjust_1_2_6_o <= window_adjust_1_2_6_i;
        end if; 
    end process;


    window_adjust_1_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, linebuf_1_1_q0, window_adjust_1_2_7_i, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_7_o <= linebuf_1_1_q0(79 downto 70);
        else 
            window_adjust_1_2_7_o <= window_adjust_1_2_7_i;
        end if; 
    end process;


    window_adjust_1_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_1_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_0_i, ap_block_pp0_stage1, select_ln119_fu_660_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_0_o <= select_ln119_fu_660_p3;
        else 
            window_adjust_2_0_0_o <= window_adjust_2_0_0_i;
        end if; 
    end process;


    window_adjust_2_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_1_i, ap_block_pp0_stage1, select_ln119_1_fu_668_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_1_o <= select_ln119_1_fu_668_p3;
        else 
            window_adjust_2_0_1_o <= window_adjust_2_0_1_i;
        end if; 
    end process;


    window_adjust_2_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_2_i, ap_block_pp0_stage1, select_ln119_2_fu_676_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_2_o <= select_ln119_2_fu_676_p3;
        else 
            window_adjust_2_0_2_o <= window_adjust_2_0_2_i;
        end if; 
    end process;


    window_adjust_2_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_3_i, ap_block_pp0_stage1, select_ln119_3_fu_684_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_3_o <= select_ln119_3_fu_684_p3;
        else 
            window_adjust_2_0_3_o <= window_adjust_2_0_3_i;
        end if; 
    end process;


    window_adjust_2_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_4_i, ap_block_pp0_stage1, select_ln119_4_fu_692_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_4_o <= select_ln119_4_fu_692_p3;
        else 
            window_adjust_2_0_4_o <= window_adjust_2_0_4_i;
        end if; 
    end process;


    window_adjust_2_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_5_i, ap_block_pp0_stage1, select_ln119_5_fu_700_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_5_o <= select_ln119_5_fu_700_p3;
        else 
            window_adjust_2_0_5_o <= window_adjust_2_0_5_i;
        end if; 
    end process;


    window_adjust_2_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_6_i, ap_block_pp0_stage1, select_ln119_6_fu_708_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_6_o <= select_ln119_6_fu_708_p3;
        else 
            window_adjust_2_0_6_o <= window_adjust_2_0_6_i;
        end if; 
    end process;


    window_adjust_2_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_0_7_i, ap_block_pp0_stage1, select_ln119_7_fu_716_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_7_o <= select_ln119_7_fu_716_p3;
        else 
            window_adjust_2_0_7_o <= window_adjust_2_0_7_i;
        end if; 
    end process;


    window_adjust_2_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_0_i, ap_block_pp0_stage1, select_ln119_2_fu_676_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_0_o <= select_ln119_2_fu_676_p3;
        else 
            window_adjust_2_2_0_o <= window_adjust_2_2_0_i;
        end if; 
    end process;


    window_adjust_2_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_1_i, ap_block_pp0_stage1, select_ln119_3_fu_684_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_1_o <= select_ln119_3_fu_684_p3;
        else 
            window_adjust_2_2_1_o <= window_adjust_2_2_1_i;
        end if; 
    end process;


    window_adjust_2_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_2_i, ap_block_pp0_stage1, select_ln119_4_fu_692_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_2_o <= select_ln119_4_fu_692_p3;
        else 
            window_adjust_2_2_2_o <= window_adjust_2_2_2_i;
        end if; 
    end process;


    window_adjust_2_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_3_i, ap_block_pp0_stage1, select_ln119_5_fu_700_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_3_o <= select_ln119_5_fu_700_p3;
        else 
            window_adjust_2_2_3_o <= window_adjust_2_2_3_i;
        end if; 
    end process;


    window_adjust_2_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_4_i, ap_block_pp0_stage1, select_ln119_6_fu_708_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_4_o <= select_ln119_6_fu_708_p3;
        else 
            window_adjust_2_2_4_o <= window_adjust_2_2_4_i;
        end if; 
    end process;


    window_adjust_2_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_5_i, ap_block_pp0_stage1, select_ln119_7_fu_716_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_5_o <= select_ln119_7_fu_716_p3;
        else 
            window_adjust_2_2_5_o <= window_adjust_2_2_5_i;
        end if; 
    end process;


    window_adjust_2_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_6_i, ap_block_pp0_stage1, select_ln119_8_fu_724_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_6_o <= select_ln119_8_fu_724_p3;
        else 
            window_adjust_2_2_6_o <= window_adjust_2_2_6_i;
        end if; 
    end process;


    window_adjust_2_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, window_adjust_2_2_7_i, ap_block_pp0_stage1, select_ln119_1_fu_668_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_7_o <= select_ln119_1_fu_668_p3;
        else 
            window_adjust_2_2_7_o <= window_adjust_2_2_7_i;
        end if; 
    end process;


    window_adjust_2_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            window_adjust_2_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
