// Seed: 151691880
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4
);
  id_6(
      .id_0(1 < id_0), .id_1(1 == id_3), .id_2(1'b0), .id_3(1), .id_4(1'b0 == id_2), .id_5(id_0)
  );
  assign id_4 = 1 == id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6
    , id_14,
    input tri id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11
    , id_15,
    input supply1 id_12
);
  wire id_16;
  wor  id_17 = 1'b0;
  wire id_18;
  module_0(
      id_4, id_2, id_6, id_2, id_4
  );
  assign id_5 = id_1 - 1;
endmodule
