Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
==============================================================
Test end!
----PASS!!!
$finish called at time : 2755 ns : File "E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v" Line 270
