m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time5/sim
vreduction_operators
!s110 1693310917
!i10b 1
!s100 ZXhF_W=1OXZHk]a86H@Ab0
!s11b NF;?P0Io@?CgnbLK@7^;m0
ImZFaf3602PG3NSamPLaee1
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time6/sim
w1693310806
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time6/reduction_operators.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time6/reduction_operators.v
L0 2
OP;L;2019.2;69
r1
!s85 0
31
!s108 1693310917.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time6/reduction_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time6/reduction_operators.v|
!i113 1
o-work work
tCvgOpt 0
