//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Fri May  3 16:38:35 EDT 2019
//
//
// Ports:
// Name                         I/O  size props
// obtain_rq_get                  O    65 reg
// RDY_obtain_rq_get              O     1 reg
// RDY_send_rs_put                O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// send_rs_put                    I    32 reg
// EN_send_rs_put                 I     1
// EN_obtain_rq_get               I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTop(CLK,
	     RST_N,

	     EN_obtain_rq_get,
	     obtain_rq_get,
	     RDY_obtain_rq_get,

	     send_rs_put,
	     EN_send_rs_put,
	     RDY_send_rs_put);
  input  CLK;
  input  RST_N;

  // actionvalue method obtain_rq_get
  input  EN_obtain_rq_get;
  output [64 : 0] obtain_rq_get;
  output RDY_obtain_rq_get;

  // action method send_rs_put
  input  [31 : 0] send_rs_put;
  input  EN_send_rs_put;
  output RDY_send_rs_put;

  // signals for module outputs
  wire [64 : 0] obtain_rq_get;
  wire RDY_obtain_rq_get, RDY_send_rs_put;

  // register pgmInitBase
  reg [31 : 0] pgmInitBase;
  wire [31 : 0] pgmInitBase$D_IN;
  wire pgmInitBase$EN;

  // register pgmInitOfs
  reg [6 : 0] pgmInitOfs;
  wire [6 : 0] pgmInitOfs$D_IN;
  wire pgmInitOfs$EN;

  // register pgmInitOn
  reg pgmInitOn;
  wire pgmInitOn$D_IN, pgmInitOn$EN;

  // register proc_m11_stall
  reg proc_m11_stall;
  wire proc_m11_stall$D_IN, proc_m11_stall$EN;

  // register proc_m11_stalled
  reg [153 : 0] proc_m11_stalled;
  wire [153 : 0] proc_m11_stalled$D_IN;
  wire proc_m11_stalled$EN;

  // register proc_m1_elt_f2d
  reg [50 : 0] proc_m1_elt_f2d;
  wire [50 : 0] proc_m1_elt_f2d$D_IN;
  wire proc_m1_elt_f2d$EN;

  // register proc_m1_full_f2d
  reg proc_m1_full_f2d;
  wire proc_m1_full_f2d$D_IN, proc_m1_full_f2d$EN;

  // register proc_m2_rf
  reg [1023 : 0] proc_m2_rf;
  wire [1023 : 0] proc_m2_rf$D_IN;
  wire proc_m2_rf$EN;

  // register proc_m3_sbFlags
  reg [31 : 0] proc_m3_sbFlags;
  reg [31 : 0] proc_m3_sbFlags$D_IN;
  wire proc_m3_sbFlags$EN;

  // register proc_m4_elt_d2e
  reg [153 : 0] proc_m4_elt_d2e;
  reg [153 : 0] proc_m4_elt_d2e$D_IN;
  wire proc_m4_elt_d2e$EN;

  // register proc_m4_full_d2e
  reg proc_m4_full_d2e;
  wire proc_m4_full_d2e$D_IN, proc_m4_full_d2e$EN;

  // register proc_m5_elt_w2d
  reg [8 : 0] proc_m5_elt_w2d;
  wire [8 : 0] proc_m5_elt_w2d$D_IN;
  wire proc_m5_elt_w2d$EN;

  // register proc_m5_full_w2d
  reg proc_m5_full_w2d;
  wire proc_m5_full_w2d$D_IN, proc_m5_full_w2d$EN;

  // register proc_m6_eEpoch
  reg proc_m6_eEpoch;
  wire proc_m6_eEpoch$D_IN, proc_m6_eEpoch$EN;

  // register proc_m7_elt_e2w
  reg [185 : 0] proc_m7_elt_e2w;
  wire [185 : 0] proc_m7_elt_e2w$D_IN;
  wire proc_m7_elt_e2w$EN;

  // register proc_m7_full_e2w
  reg proc_m7_full_e2w;
  wire proc_m7_full_e2w$D_IN, proc_m7_full_e2w$EN;

  // register proc_m8_fEpoch
  reg proc_m8_fEpoch;
  wire proc_m8_fEpoch$D_IN, proc_m8_fEpoch$EN;

  // register proc_m8_pc
  reg [8 : 0] proc_m8_pc;
  wire [8 : 0] proc_m8_pc$D_IN;
  wire proc_m8_pc$EN;

  // register proc_m8_pgm
  reg [4095 : 0] proc_m8_pgm;
  wire [4095 : 0] proc_m8_pgm$D_IN;
  wire proc_m8_pgm$EN;

  // register proc_m8_pinit
  reg proc_m8_pinit;
  wire proc_m8_pinit$D_IN, proc_m8_pinit$EN;

  // register proc_m8_pinitOfs
  reg [6 : 0] proc_m8_pinitOfs;
  wire [6 : 0] proc_m8_pinitOfs$D_IN;
  wire proc_m8_pinitOfs$EN;

  // ports of submodule rqs
  reg [64 : 0] rqs$D_IN;
  wire [64 : 0] rqs$D_OUT;
  wire rqs$CLR, rqs$DEQ, rqs$EMPTY_N, rqs$ENQ, rqs$FULL_N;

  // ports of submodule rss
  wire [31 : 0] rss$D_IN, rss$D_OUT;
  wire rss$CLR, rss$DEQ, rss$EMPTY_N, rss$ENQ, rss$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_proc_m11_reqLd,
       CAN_FIRE_RL_proc_m11_reqSt,
       CAN_FIRE_RL_proc_m11_wbNm,
       CAN_FIRE_RL_proc_m11_wbNmZ,
       WILL_FIRE_RL_pgmInitRq,
       WILL_FIRE_RL_proc_m10_execBypass,
       WILL_FIRE_RL_proc_m10_execNm,
       WILL_FIRE_RL_proc_m11_repLd,
       WILL_FIRE_RL_proc_m11_repSt,
       WILL_FIRE_RL_proc_m11_reqLd,
       WILL_FIRE_RL_proc_m11_reqLdZ,
       WILL_FIRE_RL_proc_m11_reqSt,
       WILL_FIRE_RL_proc_m11_wbNm,
       WILL_FIRE_RL_proc_m11_wbNmZ,
       WILL_FIRE_RL_proc_m11_wrongEpoch,
       WILL_FIRE_RL_proc_m8_instFetch,
       WILL_FIRE_RL_proc_m8_modifyPc,
       WILL_FIRE_RL_proc_m8_pgmInit,
       WILL_FIRE_RL_proc_m8_pgmInitEnd,
       WILL_FIRE_RL_proc_m9_decodeLd,
       WILL_FIRE_RL_proc_m9_decodeNm,
       WILL_FIRE_RL_proc_m9_decodeSt;

  // inputs to muxes for submodule ports
  wire [1023 : 0] MUX_proc_m2_rf$write_1__VAL_1,
		  MUX_proc_m2_rf$write_1__VAL_2;
  wire [185 : 0] MUX_proc_m7_elt_e2w$write_1__VAL_1,
		 MUX_proc_m7_elt_e2w$write_1__VAL_2;
  wire [153 : 0] MUX_proc_m4_elt_d2e$write_1__VAL_1,
		 MUX_proc_m4_elt_d2e$write_1__VAL_2,
		 MUX_proc_m4_elt_d2e$write_1__VAL_3;
  wire [64 : 0] MUX_rqs$enq_1__VAL_1,
		MUX_rqs$enq_1__VAL_2,
		MUX_rqs$enq_1__VAL_3;
  wire [31 : 0] MUX_proc_m3_sbFlags$write_1__VAL_1,
		MUX_proc_m3_sbFlags$write_1__VAL_3,
		MUX_proc_m3_sbFlags$write_1__VAL_4,
		MUX_proc_m3_sbFlags$write_1__VAL_5;
  wire MUX_proc_m11_stall$write_1__SEL_2,
       MUX_proc_m3_sbFlags$write_1__SEL_1,
       MUX_proc_m3_sbFlags$write_1__SEL_2,
       MUX_proc_m4_full_d2e$write_1__SEL_1,
       MUX_proc_m5_elt_w2d$write_1__PSEL_1,
       MUX_proc_m5_elt_w2d$write_1__PSEL_2,
       MUX_proc_m5_elt_w2d$write_1__SEL_1,
       MUX_proc_m6_eEpoch$write_1__SEL_1,
       MUX_proc_m7_full_e2w$write_1__SEL_1;

  // remaining internal signals
  reg [31 : 0] CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7,
	       IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826,
	       IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850,
	       IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862,
	       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577,
	       x_0_rawInst__h74225,
	       x_6__h85708,
	       x__h100154,
	       x__h81791,
	       x__h91509,
	       y__h100316,
	       y__h91671;
  reg [8 : 0] IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277,
	      IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054,
	      x_10__h99929,
	      x_9__h91292;
  reg [1 : 0] x_4__h74589;
  reg CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3,
      CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4,
      SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528,
      SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664;
  wire [4031 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d463;
  wire [3967 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d456;
  wire [3903 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d449;
  wire [3839 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d442;
  wire [3775 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d435;
  wire [3711 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d428;
  wire [3647 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d421;
  wire [3583 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d414;
  wire [3519 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d407;
  wire [3455 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d400;
  wire [3391 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d393;
  wire [3327 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d386;
  wire [3263 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d379;
  wire [3199 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d372;
  wire [3135 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d365;
  wire [3071 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d358;
  wire [3007 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d351;
  wire [2943 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d344;
  wire [2879 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d337;
  wire [2815 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d330;
  wire [2751 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d323;
  wire [2687 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d316;
  wire [2623 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d309;
  wire [2559 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d302;
  wire [2495 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d295;
  wire [2431 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d288;
  wire [2367 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d281;
  wire [2303 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d274;
  wire [2239 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d267;
  wire [2175 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d260;
  wire [2111 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d253;
  wire [2047 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d246;
  wire [1983 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d239;
  wire [1919 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d232;
  wire [1855 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d225;
  wire [1791 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d218;
  wire [1727 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d211;
  wire [1663 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d204;
  wire [1599 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d197;
  wire [1535 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d190;
  wire [1471 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d183;
  wire [1407 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d176;
  wire [1343 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d169;
  wire [1279 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d162;
  wire [1215 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d155;
  wire [1151 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d148;
  wire [1087 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d141;
  wire [1023 : 0] IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d134;
  wire [959 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1149,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d127;
  wire [895 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1144,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d120;
  wire [831 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1139,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d113;
  wire [767 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1134,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d106;
  wire [703 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1129,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d99;
  wire [639 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1124,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d92;
  wire [575 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1119,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d85;
  wire [511 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1114,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d78;
  wire [447 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1109,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d71;
  wire [383 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1104,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d64;
  wire [319 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1099,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d57;
  wire [255 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1094,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d50;
  wire [191 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1089,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d43;
  wire [127 : 0] IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1084,
		 IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d36,
		 _0_CONCAT_proc_m4_elt_d2e_76_BITS_114_TO_83_97__ETC___d857;
  wire [31 : 0] proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834,
		proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840,
		x00154_MINUS_y00316__q6,
		x1509_MINUS_y1671__q5,
		x__h465,
		x__h76539,
		x__h81687,
		x__h85909,
		y__h86080,
		y__h86209;
  wire [11 : 0] proc_m1_elt_f2d_BITS_50_TO_39__q2,
		proc_m4_elt_d2e_BITS_50_TO_39__q1,
		x__h81737;
  wire [8 : 0] IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1041,
	       IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1043,
	       IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1264,
	       IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1266,
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257,
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256,
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034,
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033,
	       x_4__h74170,
	       x__h85972,
	       y__h100440,
	       y__h91353,
	       y__h91795,
	       y__h99996;
  wire [6 : 0] x__h61962;
  wire [4 : 0] x_5__h82044;
  wire NOT_IF_proc_m11_stalled_068_BITS_25_TO_19_235__ETC___d1283,
       NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060,
       NOT_SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m_ETC___d688,
       NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d538,
       NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d669,
       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1029,
       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1045,
       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1252,
       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1268,
       proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878;

  // actionvalue method obtain_rq_get
  assign obtain_rq_get = rqs$D_OUT ;
  assign RDY_obtain_rq_get = rqs$EMPTY_N ;

  // action method send_rs_put
  assign RDY_send_rs_put = rss$FULL_N ;

  // submodule rqs
  FIFO2 #(.width(32'd65), .guarded(32'd1)) rqs(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(rqs$D_IN),
					       .ENQ(rqs$ENQ),
					       .DEQ(rqs$DEQ),
					       .CLR(rqs$CLR),
					       .D_OUT(rqs$D_OUT),
					       .FULL_N(rqs$FULL_N),
					       .EMPTY_N(rqs$EMPTY_N));

  // submodule rss
  FIFO2 #(.width(32'd32), .guarded(32'd1)) rss(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(rss$D_IN),
					       .ENQ(rss$ENQ),
					       .DEQ(rss$DEQ),
					       .CLR(rss$CLR),
					       .D_OUT(rss$D_OUT),
					       .FULL_N(rss$FULL_N),
					       .EMPTY_N(rss$EMPTY_N));

  // rule RL_pgmInitRq
  assign WILL_FIRE_RL_pgmInitRq = pgmInitOn && rqs$FULL_N ;

  // rule RL_proc_m8_pgmInit
  assign WILL_FIRE_RL_proc_m8_pgmInit =
	     !proc_m8_pinit && x__h61962 != 7'h0 && rss$EMPTY_N ;

  // rule RL_proc_m8_pgmInitEnd
  assign WILL_FIRE_RL_proc_m8_pgmInitEnd =
	     !proc_m8_pinit && x__h61962 == 7'h0 && rss$EMPTY_N ;

  // rule RL_proc_m8_instFetch
  assign WILL_FIRE_RL_proc_m8_instFetch = !proc_m1_full_f2d && proc_m8_pinit ;

  // rule RL_proc_m8_modifyPc
  assign WILL_FIRE_RL_proc_m8_modifyPc = proc_m8_pinit && proc_m5_full_w2d ;

  // rule RL_proc_m9_decodeLd
  assign WILL_FIRE_RL_proc_m9_decodeLd =
	     !proc_m5_full_w2d &&
	     NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d538 ;

  // rule RL_proc_m9_decodeSt
  assign WILL_FIRE_RL_proc_m9_decodeSt =
	     !proc_m5_full_w2d &&
	     NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d669 ;

  // rule RL_proc_m9_decodeNm
  assign WILL_FIRE_RL_proc_m9_decodeNm =
	     !proc_m5_full_w2d && !proc_m4_full_d2e &&
	     NOT_SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m_ETC___d688 ;

  // rule RL_proc_m10_execNm
  assign WILL_FIRE_RL_proc_m10_execNm =
	     !proc_m7_full_e2w && proc_m4_elt_d2e[153:152] == 2'h3 &&
	     proc_m4_full_d2e ;

  // rule RL_proc_m10_execBypass
  assign WILL_FIRE_RL_proc_m10_execBypass =
	     !proc_m7_full_e2w && proc_m4_elt_d2e[153:152] != 2'h3 &&
	     proc_m4_full_d2e ;

  // rule RL_proc_m11_wrongEpoch
  assign WILL_FIRE_RL_proc_m11_wrongEpoch =
	     !proc_m11_stall &&
	     !proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_full_e2w &&
	     !WILL_FIRE_RL_proc_m9_decodeNm &&
	     !WILL_FIRE_RL_proc_m9_decodeLd ;

  // rule RL_proc_m11_reqLd
  assign CAN_FIRE_RL_proc_m11_reqLd =
	     !proc_m11_stall && proc_m7_elt_e2w[183:179] != 5'd0 &&
	     proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_elt_e2w[185:184] == 2'h0 &&
	     rqs$FULL_N &&
	     proc_m7_full_e2w ;
  assign WILL_FIRE_RL_proc_m11_reqLd =
	     CAN_FIRE_RL_proc_m11_reqLd && !WILL_FIRE_RL_pgmInitRq ;

  // rule RL_proc_m11_reqLdZ
  assign WILL_FIRE_RL_proc_m11_reqLdZ =
	     !proc_m11_stall &&
	     proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_elt_e2w[185:184] == 2'h0 &&
	     proc_m7_elt_e2w[183:179] == 5'd0 &&
	     proc_m7_full_e2w &&
	     !proc_m5_full_w2d ;

  // rule RL_proc_m11_reqSt
  assign CAN_FIRE_RL_proc_m11_reqSt =
	     !proc_m11_stall &&
	     proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_elt_e2w[185:184] == 2'h1 &&
	     rqs$FULL_N &&
	     proc_m7_full_e2w ;
  assign WILL_FIRE_RL_proc_m11_reqSt =
	     CAN_FIRE_RL_proc_m11_reqSt && !WILL_FIRE_RL_pgmInitRq ;

  // rule RL_proc_m11_repLd
  assign WILL_FIRE_RL_proc_m11_repLd =
	     proc_m11_stalled[153:152] == 2'h0 && rss$EMPTY_N &&
	     proc_m11_stall &&
	     !proc_m5_full_w2d &&
	     !WILL_FIRE_RL_proc_m9_decodeNm &&
	     !WILL_FIRE_RL_proc_m9_decodeLd &&
	     !WILL_FIRE_RL_proc_m8_pgmInitEnd &&
	     !WILL_FIRE_RL_proc_m8_pgmInit ;

  // rule RL_proc_m11_repSt
  assign WILL_FIRE_RL_proc_m11_repSt =
	     proc_m11_stalled[153:152] == 2'h1 && rss$EMPTY_N &&
	     proc_m11_stall &&
	     !proc_m5_full_w2d &&
	     !WILL_FIRE_RL_proc_m8_pgmInitEnd &&
	     !WILL_FIRE_RL_proc_m8_pgmInit ;

  // rule RL_proc_m11_wbNm
  assign CAN_FIRE_RL_proc_m11_wbNm =
	     !proc_m11_stall && proc_m7_elt_e2w[183:179] != 5'd0 &&
	     proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_elt_e2w[185:184] == 2'h3 &&
	     proc_m7_full_e2w &&
	     !proc_m5_full_w2d ;
  assign WILL_FIRE_RL_proc_m11_wbNm =
	     CAN_FIRE_RL_proc_m11_wbNm && !WILL_FIRE_RL_proc_m9_decodeNm &&
	     !WILL_FIRE_RL_proc_m9_decodeLd ;

  // rule RL_proc_m11_wbNmZ
  assign CAN_FIRE_RL_proc_m11_wbNmZ =
	     !proc_m11_stall &&
	     proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 &&
	     proc_m7_elt_e2w[185:184] == 2'h3 &&
	     proc_m7_elt_e2w[183:179] == 5'd0 &&
	     proc_m7_full_e2w &&
	     !proc_m5_full_w2d ;
  assign WILL_FIRE_RL_proc_m11_wbNmZ =
	     CAN_FIRE_RL_proc_m11_wbNmZ && !WILL_FIRE_RL_proc_m9_decodeNm &&
	     !WILL_FIRE_RL_proc_m9_decodeLd ;

  // inputs to muxes for submodule ports
  assign MUX_proc_m11_stall$write_1__SEL_2 =
	     WILL_FIRE_RL_proc_m11_reqSt || WILL_FIRE_RL_proc_m11_reqLd ;
  assign MUX_proc_m3_sbFlags$write_1__SEL_1 =
	     WILL_FIRE_RL_proc_m11_wrongEpoch &&
	     (proc_m7_elt_e2w[185:184] == 2'h0 ||
	      proc_m7_elt_e2w[185:184] == 2'h3) ;
  assign MUX_proc_m3_sbFlags$write_1__SEL_2 =
	     WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ;
  assign MUX_proc_m4_full_d2e$write_1__SEL_1 =
	     WILL_FIRE_RL_proc_m10_execBypass ||
	     WILL_FIRE_RL_proc_m10_execNm ;
  assign MUX_proc_m5_elt_w2d$write_1__PSEL_1 =
	     WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	     WILL_FIRE_RL_proc_m11_reqLdZ ;
  assign MUX_proc_m5_elt_w2d$write_1__SEL_1 =
	     MUX_proc_m5_elt_w2d$write_1__PSEL_1 &&
	     NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 ;
  assign MUX_proc_m5_elt_w2d$write_1__PSEL_2 =
	     WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd ;
  assign MUX_proc_m6_eEpoch$write_1__SEL_1 =
	     MUX_proc_m5_elt_w2d$write_1__PSEL_1 &&
	     NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 ;
  assign MUX_proc_m7_full_e2w$write_1__SEL_1 =
	     WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	     WILL_FIRE_RL_proc_m11_reqSt ||
	     WILL_FIRE_RL_proc_m11_reqLdZ ||
	     WILL_FIRE_RL_proc_m11_reqLd ||
	     WILL_FIRE_RL_proc_m11_wrongEpoch ;
  assign MUX_proc_m2_rf$write_1__VAL_1 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1149,
	       (proc_m11_stalled[151:147] == 5'd1) ?
		 rss$D_OUT :
		 proc_m2_rf[63:32],
	       (proc_m11_stalled[151:147] == 5'd0) ?
		 rss$D_OUT :
		 proc_m2_rf[31:0] } ;
  assign MUX_proc_m2_rf$write_1__VAL_2 =
	     { (proc_m7_elt_e2w[183:179] == 5'd31) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[1023:992],
	       (proc_m7_elt_e2w[183:179] == 5'd30) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[991:960],
	       (proc_m7_elt_e2w[183:179] == 5'd29) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[959:928],
	       (proc_m7_elt_e2w[183:179] == 5'd28) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[927:896],
	       (proc_m7_elt_e2w[183:179] == 5'd27) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[895:864],
	       (proc_m7_elt_e2w[183:179] == 5'd26) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[863:832],
	       (proc_m7_elt_e2w[183:179] == 5'd25) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[831:800],
	       (proc_m7_elt_e2w[183:179] == 5'd24) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[799:768],
	       (proc_m7_elt_e2w[183:179] == 5'd23) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[767:736],
	       (proc_m7_elt_e2w[183:179] == 5'd22) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[735:704],
	       (proc_m7_elt_e2w[183:179] == 5'd21) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[703:672],
	       (proc_m7_elt_e2w[183:179] == 5'd20) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[671:640],
	       (proc_m7_elt_e2w[183:179] == 5'd19) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[639:608],
	       (proc_m7_elt_e2w[183:179] == 5'd18) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[607:576],
	       (proc_m7_elt_e2w[183:179] == 5'd17) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[575:544],
	       (proc_m7_elt_e2w[183:179] == 5'd16) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[543:512],
	       (proc_m7_elt_e2w[183:179] == 5'd15) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[511:480],
	       (proc_m7_elt_e2w[183:179] == 5'd14) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[479:448],
	       (proc_m7_elt_e2w[183:179] == 5'd13) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[447:416],
	       (proc_m7_elt_e2w[183:179] == 5'd12) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[415:384],
	       (proc_m7_elt_e2w[183:179] == 5'd11) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[383:352],
	       (proc_m7_elt_e2w[183:179] == 5'd10) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[351:320],
	       (proc_m7_elt_e2w[183:179] == 5'd9) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[319:288],
	       (proc_m7_elt_e2w[183:179] == 5'd8) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[287:256],
	       (proc_m7_elt_e2w[183:179] == 5'd7) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[255:224],
	       (proc_m7_elt_e2w[183:179] == 5'd6) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[223:192],
	       (proc_m7_elt_e2w[183:179] == 5'd5) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[191:160],
	       (proc_m7_elt_e2w[183:179] == 5'd4) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[159:128],
	       (proc_m7_elt_e2w[183:179] == 5'd3) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[127:96],
	       (proc_m7_elt_e2w[183:179] == 5'd2) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[95:64],
	       (proc_m7_elt_e2w[183:179] == 5'd1) ?
		 proc_m7_elt_e2w[31:0] :
		 proc_m2_rf[63:32],
	       proc_m2_rf[31:0] } ;
  assign MUX_proc_m3_sbFlags$write_1__VAL_1 =
	     { proc_m7_elt_e2w[183:179] != 5'd31 && proc_m3_sbFlags[31],
	       proc_m7_elt_e2w[183:179] != 5'd30 && proc_m3_sbFlags[30],
	       proc_m7_elt_e2w[183:179] != 5'd29 && proc_m3_sbFlags[29],
	       proc_m7_elt_e2w[183:179] != 5'd28 && proc_m3_sbFlags[28],
	       proc_m7_elt_e2w[183:179] != 5'd27 && proc_m3_sbFlags[27],
	       proc_m7_elt_e2w[183:179] != 5'd26 && proc_m3_sbFlags[26],
	       proc_m7_elt_e2w[183:179] != 5'd25 && proc_m3_sbFlags[25],
	       proc_m7_elt_e2w[183:179] != 5'd24 && proc_m3_sbFlags[24],
	       proc_m7_elt_e2w[183:179] != 5'd23 && proc_m3_sbFlags[23],
	       proc_m7_elt_e2w[183:179] != 5'd22 && proc_m3_sbFlags[22],
	       proc_m7_elt_e2w[183:179] != 5'd21 && proc_m3_sbFlags[21],
	       proc_m7_elt_e2w[183:179] != 5'd20 && proc_m3_sbFlags[20],
	       proc_m7_elt_e2w[183:179] != 5'd19 && proc_m3_sbFlags[19],
	       proc_m7_elt_e2w[183:179] != 5'd18 && proc_m3_sbFlags[18],
	       proc_m7_elt_e2w[183:179] != 5'd17 && proc_m3_sbFlags[17],
	       proc_m7_elt_e2w[183:179] != 5'd16 && proc_m3_sbFlags[16],
	       proc_m7_elt_e2w[183:179] != 5'd15 && proc_m3_sbFlags[15],
	       proc_m7_elt_e2w[183:179] != 5'd14 && proc_m3_sbFlags[14],
	       proc_m7_elt_e2w[183:179] != 5'd13 && proc_m3_sbFlags[13],
	       proc_m7_elt_e2w[183:179] != 5'd12 && proc_m3_sbFlags[12],
	       proc_m7_elt_e2w[183:179] != 5'd11 && proc_m3_sbFlags[11],
	       proc_m7_elt_e2w[183:179] != 5'd10 && proc_m3_sbFlags[10],
	       proc_m7_elt_e2w[183:179] != 5'd9 && proc_m3_sbFlags[9],
	       proc_m7_elt_e2w[183:179] != 5'd8 && proc_m3_sbFlags[8],
	       proc_m7_elt_e2w[183:179] != 5'd7 && proc_m3_sbFlags[7],
	       proc_m7_elt_e2w[183:179] != 5'd6 && proc_m3_sbFlags[6],
	       proc_m7_elt_e2w[183:179] != 5'd5 && proc_m3_sbFlags[5],
	       proc_m7_elt_e2w[183:179] != 5'd4 && proc_m3_sbFlags[4],
	       proc_m7_elt_e2w[183:179] != 5'd3 && proc_m3_sbFlags[3],
	       proc_m7_elt_e2w[183:179] != 5'd2 && proc_m3_sbFlags[2],
	       proc_m7_elt_e2w[183:179] != 5'd1 && proc_m3_sbFlags[1],
	       proc_m7_elt_e2w[183:179] != 5'd0 && proc_m3_sbFlags[0] } ;
  assign MUX_proc_m3_sbFlags$write_1__VAL_3 =
	     { proc_m1_elt_f2d[30:26] == 5'd31 || proc_m3_sbFlags[31],
	       proc_m1_elt_f2d[30:26] == 5'd30 || proc_m3_sbFlags[30],
	       proc_m1_elt_f2d[30:26] == 5'd29 || proc_m3_sbFlags[29],
	       proc_m1_elt_f2d[30:26] == 5'd28 || proc_m3_sbFlags[28],
	       proc_m1_elt_f2d[30:26] == 5'd27 || proc_m3_sbFlags[27],
	       proc_m1_elt_f2d[30:26] == 5'd26 || proc_m3_sbFlags[26],
	       proc_m1_elt_f2d[30:26] == 5'd25 || proc_m3_sbFlags[25],
	       proc_m1_elt_f2d[30:26] == 5'd24 || proc_m3_sbFlags[24],
	       proc_m1_elt_f2d[30:26] == 5'd23 || proc_m3_sbFlags[23],
	       proc_m1_elt_f2d[30:26] == 5'd22 || proc_m3_sbFlags[22],
	       proc_m1_elt_f2d[30:26] == 5'd21 || proc_m3_sbFlags[21],
	       proc_m1_elt_f2d[30:26] == 5'd20 || proc_m3_sbFlags[20],
	       proc_m1_elt_f2d[30:26] == 5'd19 || proc_m3_sbFlags[19],
	       proc_m1_elt_f2d[30:26] == 5'd18 || proc_m3_sbFlags[18],
	       proc_m1_elt_f2d[30:26] == 5'd17 || proc_m3_sbFlags[17],
	       proc_m1_elt_f2d[30:26] == 5'd16 || proc_m3_sbFlags[16],
	       proc_m1_elt_f2d[30:26] == 5'd15 || proc_m3_sbFlags[15],
	       proc_m1_elt_f2d[30:26] == 5'd14 || proc_m3_sbFlags[14],
	       proc_m1_elt_f2d[30:26] == 5'd13 || proc_m3_sbFlags[13],
	       proc_m1_elt_f2d[30:26] == 5'd12 || proc_m3_sbFlags[12],
	       proc_m1_elt_f2d[30:26] == 5'd11 || proc_m3_sbFlags[11],
	       proc_m1_elt_f2d[30:26] == 5'd10 || proc_m3_sbFlags[10],
	       proc_m1_elt_f2d[30:26] == 5'd9 || proc_m3_sbFlags[9],
	       proc_m1_elt_f2d[30:26] == 5'd8 || proc_m3_sbFlags[8],
	       proc_m1_elt_f2d[30:26] == 5'd7 || proc_m3_sbFlags[7],
	       proc_m1_elt_f2d[30:26] == 5'd6 || proc_m3_sbFlags[6],
	       proc_m1_elt_f2d[30:26] == 5'd5 || proc_m3_sbFlags[5],
	       proc_m1_elt_f2d[30:26] == 5'd4 || proc_m3_sbFlags[4],
	       proc_m1_elt_f2d[30:26] == 5'd3 || proc_m3_sbFlags[3],
	       proc_m1_elt_f2d[30:26] == 5'd2 || proc_m3_sbFlags[2],
	       proc_m1_elt_f2d[30:26] == 5'd1 || proc_m3_sbFlags[1],
	       proc_m1_elt_f2d[30:26] == 5'd0 || proc_m3_sbFlags[0] } ;
  assign MUX_proc_m3_sbFlags$write_1__VAL_4 =
	     { x_5__h82044 == 5'd31 || proc_m3_sbFlags[31],
	       x_5__h82044 == 5'd30 || proc_m3_sbFlags[30],
	       x_5__h82044 == 5'd29 || proc_m3_sbFlags[29],
	       x_5__h82044 == 5'd28 || proc_m3_sbFlags[28],
	       x_5__h82044 == 5'd27 || proc_m3_sbFlags[27],
	       x_5__h82044 == 5'd26 || proc_m3_sbFlags[26],
	       x_5__h82044 == 5'd25 || proc_m3_sbFlags[25],
	       x_5__h82044 == 5'd24 || proc_m3_sbFlags[24],
	       x_5__h82044 == 5'd23 || proc_m3_sbFlags[23],
	       x_5__h82044 == 5'd22 || proc_m3_sbFlags[22],
	       x_5__h82044 == 5'd21 || proc_m3_sbFlags[21],
	       x_5__h82044 == 5'd20 || proc_m3_sbFlags[20],
	       x_5__h82044 == 5'd19 || proc_m3_sbFlags[19],
	       x_5__h82044 == 5'd18 || proc_m3_sbFlags[18],
	       x_5__h82044 == 5'd17 || proc_m3_sbFlags[17],
	       x_5__h82044 == 5'd16 || proc_m3_sbFlags[16],
	       x_5__h82044 == 5'd15 || proc_m3_sbFlags[15],
	       x_5__h82044 == 5'd14 || proc_m3_sbFlags[14],
	       x_5__h82044 == 5'd13 || proc_m3_sbFlags[13],
	       x_5__h82044 == 5'd12 || proc_m3_sbFlags[12],
	       x_5__h82044 == 5'd11 || proc_m3_sbFlags[11],
	       x_5__h82044 == 5'd10 || proc_m3_sbFlags[10],
	       x_5__h82044 == 5'd9 || proc_m3_sbFlags[9],
	       x_5__h82044 == 5'd8 || proc_m3_sbFlags[8],
	       x_5__h82044 == 5'd7 || proc_m3_sbFlags[7],
	       x_5__h82044 == 5'd6 || proc_m3_sbFlags[6],
	       x_5__h82044 == 5'd5 || proc_m3_sbFlags[5],
	       x_5__h82044 == 5'd4 || proc_m3_sbFlags[4],
	       x_5__h82044 == 5'd3 || proc_m3_sbFlags[3],
	       x_5__h82044 == 5'd2 || proc_m3_sbFlags[2],
	       x_5__h82044 == 5'd1 || proc_m3_sbFlags[1],
	       x_5__h82044 == 5'd0 || proc_m3_sbFlags[0] } ;
  assign MUX_proc_m3_sbFlags$write_1__VAL_5 =
	     { proc_m11_stalled[151:147] != 5'd31 && proc_m3_sbFlags[31],
	       proc_m11_stalled[151:147] != 5'd30 && proc_m3_sbFlags[30],
	       proc_m11_stalled[151:147] != 5'd29 && proc_m3_sbFlags[29],
	       proc_m11_stalled[151:147] != 5'd28 && proc_m3_sbFlags[28],
	       proc_m11_stalled[151:147] != 5'd27 && proc_m3_sbFlags[27],
	       proc_m11_stalled[151:147] != 5'd26 && proc_m3_sbFlags[26],
	       proc_m11_stalled[151:147] != 5'd25 && proc_m3_sbFlags[25],
	       proc_m11_stalled[151:147] != 5'd24 && proc_m3_sbFlags[24],
	       proc_m11_stalled[151:147] != 5'd23 && proc_m3_sbFlags[23],
	       proc_m11_stalled[151:147] != 5'd22 && proc_m3_sbFlags[22],
	       proc_m11_stalled[151:147] != 5'd21 && proc_m3_sbFlags[21],
	       proc_m11_stalled[151:147] != 5'd20 && proc_m3_sbFlags[20],
	       proc_m11_stalled[151:147] != 5'd19 && proc_m3_sbFlags[19],
	       proc_m11_stalled[151:147] != 5'd18 && proc_m3_sbFlags[18],
	       proc_m11_stalled[151:147] != 5'd17 && proc_m3_sbFlags[17],
	       proc_m11_stalled[151:147] != 5'd16 && proc_m3_sbFlags[16],
	       proc_m11_stalled[151:147] != 5'd15 && proc_m3_sbFlags[15],
	       proc_m11_stalled[151:147] != 5'd14 && proc_m3_sbFlags[14],
	       proc_m11_stalled[151:147] != 5'd13 && proc_m3_sbFlags[13],
	       proc_m11_stalled[151:147] != 5'd12 && proc_m3_sbFlags[12],
	       proc_m11_stalled[151:147] != 5'd11 && proc_m3_sbFlags[11],
	       proc_m11_stalled[151:147] != 5'd10 && proc_m3_sbFlags[10],
	       proc_m11_stalled[151:147] != 5'd9 && proc_m3_sbFlags[9],
	       proc_m11_stalled[151:147] != 5'd8 && proc_m3_sbFlags[8],
	       proc_m11_stalled[151:147] != 5'd7 && proc_m3_sbFlags[7],
	       proc_m11_stalled[151:147] != 5'd6 && proc_m3_sbFlags[6],
	       proc_m11_stalled[151:147] != 5'd5 && proc_m3_sbFlags[5],
	       proc_m11_stalled[151:147] != 5'd4 && proc_m3_sbFlags[4],
	       proc_m11_stalled[151:147] != 5'd3 && proc_m3_sbFlags[3],
	       proc_m11_stalled[151:147] != 5'd2 && proc_m3_sbFlags[2],
	       proc_m11_stalled[151:147] != 5'd1 && proc_m3_sbFlags[1],
	       proc_m11_stalled[151:147] != 5'd0 && proc_m3_sbFlags[0] } ;
  assign MUX_proc_m4_elt_d2e$write_1__VAL_1 =
	     { x_4__h74589,
	       proc_m1_elt_f2d[30:26],
	       x__h76539,
	       64'd0,
	       proc_m1_elt_f2d } ;
  assign MUX_proc_m4_elt_d2e$write_1__VAL_2 =
	     { x_4__h74589,
	       5'h0,
	       x__h81687,
	       x__h81791,
	       32'h0,
	       proc_m1_elt_f2d } ;
  assign MUX_proc_m4_elt_d2e$write_1__VAL_3 =
	     { x_4__h74589,
	       x_5__h82044,
	       32'h0,
	       SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577,
	       x__h81791,
	       proc_m1_elt_f2d } ;
  assign MUX_proc_m7_elt_e2w$write_1__VAL_1 =
	     { proc_m4_elt_d2e, x_6__h85708 } ;
  assign MUX_proc_m7_elt_e2w$write_1__VAL_2 = { proc_m4_elt_d2e, 32'h0 } ;
  assign MUX_rqs$enq_1__VAL_1 = { x__h465, 33'd0 } ;
  assign MUX_rqs$enq_1__VAL_2 = { proc_m7_elt_e2w[178:147], 33'd0 } ;
  assign MUX_rqs$enq_1__VAL_3 =
	     { proc_m7_elt_e2w[178:147], 1'd1, proc_m7_elt_e2w[146:115] } ;

  // register pgmInitBase
  assign pgmInitBase$D_IN = 32'h0 ;
  assign pgmInitBase$EN = 1'b0 ;

  // register pgmInitOfs
  assign pgmInitOfs$D_IN = pgmInitOfs + 7'd1 ;
  assign pgmInitOfs$EN = WILL_FIRE_RL_pgmInitRq ;

  // register pgmInitOn
  assign pgmInitOn$D_IN = 1'd0 ;
  assign pgmInitOn$EN = WILL_FIRE_RL_pgmInitRq && ~pgmInitOfs == 7'd0 ;

  // register proc_m11_stall
  assign proc_m11_stall$D_IN = !MUX_proc_m5_elt_w2d$write_1__PSEL_2 ;
  assign proc_m11_stall$EN =
	     WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd ||
	     WILL_FIRE_RL_proc_m11_reqSt ||
	     WILL_FIRE_RL_proc_m11_reqLd ;

  // register proc_m11_stalled
  assign proc_m11_stalled$D_IN = proc_m7_elt_e2w[185:32] ;
  assign proc_m11_stalled$EN = MUX_proc_m11_stall$write_1__SEL_2 ;

  // register proc_m1_elt_f2d
  assign proc_m1_elt_f2d$D_IN =
	     { x_0_rawInst__h74225,
	       proc_m8_pc,
	       x_4__h74170,
	       proc_m8_fEpoch } ;
  assign proc_m1_elt_f2d$EN = WILL_FIRE_RL_proc_m8_instFetch ;

  // register proc_m1_full_f2d
  assign proc_m1_full_f2d$D_IN =
	     !WILL_FIRE_RL_proc_m9_decodeNm &&
	     !WILL_FIRE_RL_proc_m9_decodeSt &&
	     !WILL_FIRE_RL_proc_m9_decodeLd &&
	     !WILL_FIRE_RL_proc_m8_modifyPc ;
  assign proc_m1_full_f2d$EN =
	     WILL_FIRE_RL_proc_m9_decodeNm || WILL_FIRE_RL_proc_m9_decodeSt ||
	     WILL_FIRE_RL_proc_m9_decodeLd ||
	     WILL_FIRE_RL_proc_m8_modifyPc ||
	     WILL_FIRE_RL_proc_m8_instFetch ;

  // register proc_m2_rf
  assign proc_m2_rf$D_IN =
	     WILL_FIRE_RL_proc_m11_repLd ?
	       MUX_proc_m2_rf$write_1__VAL_1 :
	       MUX_proc_m2_rf$write_1__VAL_2 ;
  assign proc_m2_rf$EN =
	     WILL_FIRE_RL_proc_m11_repLd || WILL_FIRE_RL_proc_m11_wbNm ;

  // register proc_m3_sbFlags
  always@(MUX_proc_m3_sbFlags$write_1__SEL_1 or
	  MUX_proc_m3_sbFlags$write_1__VAL_1 or
	  MUX_proc_m3_sbFlags$write_1__SEL_2 or
	  WILL_FIRE_RL_proc_m9_decodeLd or
	  MUX_proc_m3_sbFlags$write_1__VAL_3 or
	  WILL_FIRE_RL_proc_m9_decodeNm or
	  MUX_proc_m3_sbFlags$write_1__VAL_4 or
	  WILL_FIRE_RL_proc_m11_repLd or MUX_proc_m3_sbFlags$write_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_proc_m3_sbFlags$write_1__SEL_1:
	  proc_m3_sbFlags$D_IN = MUX_proc_m3_sbFlags$write_1__VAL_1;
      MUX_proc_m3_sbFlags$write_1__SEL_2:
	  proc_m3_sbFlags$D_IN = MUX_proc_m3_sbFlags$write_1__VAL_1;
      WILL_FIRE_RL_proc_m9_decodeLd:
	  proc_m3_sbFlags$D_IN = MUX_proc_m3_sbFlags$write_1__VAL_3;
      WILL_FIRE_RL_proc_m9_decodeNm:
	  proc_m3_sbFlags$D_IN = MUX_proc_m3_sbFlags$write_1__VAL_4;
      WILL_FIRE_RL_proc_m11_repLd:
	  proc_m3_sbFlags$D_IN = MUX_proc_m3_sbFlags$write_1__VAL_5;
      default: proc_m3_sbFlags$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign proc_m3_sbFlags$EN =
	     WILL_FIRE_RL_proc_m11_wrongEpoch &&
	     (proc_m7_elt_e2w[185:184] == 2'h0 ||
	      proc_m7_elt_e2w[185:184] == 2'h3) ||
	     WILL_FIRE_RL_proc_m11_wbNmZ ||
	     WILL_FIRE_RL_proc_m11_wbNm ||
	     WILL_FIRE_RL_proc_m9_decodeLd ||
	     WILL_FIRE_RL_proc_m9_decodeNm ||
	     WILL_FIRE_RL_proc_m11_repLd ;

  // register proc_m4_elt_d2e
  always@(WILL_FIRE_RL_proc_m9_decodeLd or
	  MUX_proc_m4_elt_d2e$write_1__VAL_1 or
	  WILL_FIRE_RL_proc_m9_decodeSt or
	  MUX_proc_m4_elt_d2e$write_1__VAL_2 or
	  WILL_FIRE_RL_proc_m9_decodeNm or MUX_proc_m4_elt_d2e$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_proc_m9_decodeLd:
	  proc_m4_elt_d2e$D_IN = MUX_proc_m4_elt_d2e$write_1__VAL_1;
      WILL_FIRE_RL_proc_m9_decodeSt:
	  proc_m4_elt_d2e$D_IN = MUX_proc_m4_elt_d2e$write_1__VAL_2;
      WILL_FIRE_RL_proc_m9_decodeNm:
	  proc_m4_elt_d2e$D_IN = MUX_proc_m4_elt_d2e$write_1__VAL_3;
      default: proc_m4_elt_d2e$D_IN =
		   154'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign proc_m4_elt_d2e$EN =
	     WILL_FIRE_RL_proc_m9_decodeLd || WILL_FIRE_RL_proc_m9_decodeSt ||
	     WILL_FIRE_RL_proc_m9_decodeNm ;

  // register proc_m4_full_d2e
  assign proc_m4_full_d2e$D_IN = !MUX_proc_m4_full_d2e$write_1__SEL_1 ;
  assign proc_m4_full_d2e$EN =
	     WILL_FIRE_RL_proc_m10_execBypass ||
	     WILL_FIRE_RL_proc_m10_execNm ||
	     WILL_FIRE_RL_proc_m9_decodeNm ||
	     WILL_FIRE_RL_proc_m9_decodeSt ||
	     WILL_FIRE_RL_proc_m9_decodeLd ;

  // register proc_m5_elt_w2d
  assign proc_m5_elt_w2d$D_IN =
	     MUX_proc_m5_elt_w2d$write_1__SEL_1 ? x_9__h91292 : x_10__h99929 ;
  assign proc_m5_elt_w2d$EN =
	     (WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	      WILL_FIRE_RL_proc_m11_reqLdZ) &&
	     NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 ||
	     (WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd) &&
	     NOT_IF_proc_m11_stalled_068_BITS_25_TO_19_235__ETC___d1283 ;

  // register proc_m5_full_w2d
  assign proc_m5_full_w2d$D_IN = !WILL_FIRE_RL_proc_m8_modifyPc ;
  assign proc_m5_full_w2d$EN =
	     (WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	      WILL_FIRE_RL_proc_m11_reqLdZ) &&
	     NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 ||
	     (WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd) &&
	     NOT_IF_proc_m11_stalled_068_BITS_25_TO_19_235__ETC___d1283 ||
	     WILL_FIRE_RL_proc_m8_modifyPc ;

  // register proc_m6_eEpoch
  assign proc_m6_eEpoch$D_IN =
	     MUX_proc_m6_eEpoch$write_1__SEL_1 ?
	       !proc_m6_eEpoch :
	       !proc_m6_eEpoch ;
  assign proc_m6_eEpoch$EN =
	     (WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	      WILL_FIRE_RL_proc_m11_reqLdZ) &&
	     NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 ||
	     (WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd) &&
	     NOT_IF_proc_m11_stalled_068_BITS_25_TO_19_235__ETC___d1283 ;

  // register proc_m7_elt_e2w
  assign proc_m7_elt_e2w$D_IN =
	     WILL_FIRE_RL_proc_m10_execNm ?
	       MUX_proc_m7_elt_e2w$write_1__VAL_1 :
	       MUX_proc_m7_elt_e2w$write_1__VAL_2 ;
  assign proc_m7_elt_e2w$EN =
	     WILL_FIRE_RL_proc_m10_execNm ||
	     WILL_FIRE_RL_proc_m10_execBypass ;

  // register proc_m7_full_e2w
  assign proc_m7_full_e2w$D_IN = !MUX_proc_m7_full_e2w$write_1__SEL_1 ;
  assign proc_m7_full_e2w$EN =
	     WILL_FIRE_RL_proc_m11_wbNmZ || WILL_FIRE_RL_proc_m11_wbNm ||
	     WILL_FIRE_RL_proc_m11_reqSt ||
	     WILL_FIRE_RL_proc_m11_reqLdZ ||
	     WILL_FIRE_RL_proc_m11_reqLd ||
	     WILL_FIRE_RL_proc_m11_wrongEpoch ||
	     WILL_FIRE_RL_proc_m10_execBypass ||
	     WILL_FIRE_RL_proc_m10_execNm ;

  // register proc_m8_fEpoch
  assign proc_m8_fEpoch$D_IN = !proc_m8_fEpoch ;
  assign proc_m8_fEpoch$EN = WILL_FIRE_RL_proc_m8_modifyPc ;

  // register proc_m8_pc
  assign proc_m8_pc$D_IN =
	     WILL_FIRE_RL_proc_m8_modifyPc ? proc_m5_elt_w2d : x_4__h74170 ;
  assign proc_m8_pc$EN =
	     WILL_FIRE_RL_proc_m8_instFetch || WILL_FIRE_RL_proc_m8_modifyPc ;

  // register proc_m8_pgm
  assign proc_m8_pgm$D_IN =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d463,
	       (proc_m8_pinitOfs == 7'd1) ? rss$D_OUT : proc_m8_pgm[63:32],
	       (proc_m8_pinitOfs == 7'd0) ? rss$D_OUT : proc_m8_pgm[31:0] } ;
  assign proc_m8_pgm$EN =
	     WILL_FIRE_RL_proc_m8_pgmInitEnd || WILL_FIRE_RL_proc_m8_pgmInit ;

  // register proc_m8_pinit
  assign proc_m8_pinit$D_IN = 1'd1 ;
  assign proc_m8_pinit$EN = WILL_FIRE_RL_proc_m8_pgmInitEnd ;

  // register proc_m8_pinitOfs
  assign proc_m8_pinitOfs$D_IN = proc_m8_pinitOfs + 7'h01 ;
  assign proc_m8_pinitOfs$EN = WILL_FIRE_RL_proc_m8_pgmInit ;

  // submodule rqs
  always@(WILL_FIRE_RL_pgmInitRq or
	  MUX_rqs$enq_1__VAL_1 or
	  WILL_FIRE_RL_proc_m11_reqLd or
	  MUX_rqs$enq_1__VAL_2 or
	  WILL_FIRE_RL_proc_m11_reqSt or MUX_rqs$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_pgmInitRq: rqs$D_IN = MUX_rqs$enq_1__VAL_1;
      WILL_FIRE_RL_proc_m11_reqLd: rqs$D_IN = MUX_rqs$enq_1__VAL_2;
      WILL_FIRE_RL_proc_m11_reqSt: rqs$D_IN = MUX_rqs$enq_1__VAL_3;
      default: rqs$D_IN = 65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rqs$ENQ =
	     WILL_FIRE_RL_pgmInitRq || WILL_FIRE_RL_proc_m11_reqLd ||
	     WILL_FIRE_RL_proc_m11_reqSt ;
  assign rqs$DEQ = EN_obtain_rq_get ;
  assign rqs$CLR = 1'b0 ;

  // submodule rss
  assign rss$D_IN = send_rs_put ;
  assign rss$ENQ = EN_send_rs_put ;
  assign rss$DEQ =
	     WILL_FIRE_RL_proc_m11_repSt || WILL_FIRE_RL_proc_m11_repLd ||
	     WILL_FIRE_RL_proc_m8_pgmInitEnd ||
	     WILL_FIRE_RL_proc_m8_pgmInit ;
  assign rss$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1041 =
	     x1509_MINUS_y1671__q5[31] ?
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 :
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 ;
  assign IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1043 =
	     x1509_MINUS_y1671__q5[31] ?
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 :
	       proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 ;
  assign IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1264 =
	     x00154_MINUS_y00316__q6[31] ?
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 :
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 ;
  assign IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1266 =
	     x00154_MINUS_y00316__q6[31] ?
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 :
	       proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1084 =
	     { (proc_m11_stalled[151:147] == 5'd31) ?
		 rss$D_OUT :
		 proc_m2_rf[1023:992],
	       (proc_m11_stalled[151:147] == 5'd30) ?
		 rss$D_OUT :
		 proc_m2_rf[991:960],
	       (proc_m11_stalled[151:147] == 5'd29) ?
		 rss$D_OUT :
		 proc_m2_rf[959:928],
	       (proc_m11_stalled[151:147] == 5'd28) ?
		 rss$D_OUT :
		 proc_m2_rf[927:896] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1089 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1084,
	       (proc_m11_stalled[151:147] == 5'd27) ?
		 rss$D_OUT :
		 proc_m2_rf[895:864],
	       (proc_m11_stalled[151:147] == 5'd26) ?
		 rss$D_OUT :
		 proc_m2_rf[863:832] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1094 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1089,
	       (proc_m11_stalled[151:147] == 5'd25) ?
		 rss$D_OUT :
		 proc_m2_rf[831:800],
	       (proc_m11_stalled[151:147] == 5'd24) ?
		 rss$D_OUT :
		 proc_m2_rf[799:768] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1099 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1094,
	       (proc_m11_stalled[151:147] == 5'd23) ?
		 rss$D_OUT :
		 proc_m2_rf[767:736],
	       (proc_m11_stalled[151:147] == 5'd22) ?
		 rss$D_OUT :
		 proc_m2_rf[735:704] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1104 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1099,
	       (proc_m11_stalled[151:147] == 5'd21) ?
		 rss$D_OUT :
		 proc_m2_rf[703:672],
	       (proc_m11_stalled[151:147] == 5'd20) ?
		 rss$D_OUT :
		 proc_m2_rf[671:640] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1109 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1104,
	       (proc_m11_stalled[151:147] == 5'd19) ?
		 rss$D_OUT :
		 proc_m2_rf[639:608],
	       (proc_m11_stalled[151:147] == 5'd18) ?
		 rss$D_OUT :
		 proc_m2_rf[607:576] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1114 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1109,
	       (proc_m11_stalled[151:147] == 5'd17) ?
		 rss$D_OUT :
		 proc_m2_rf[575:544],
	       (proc_m11_stalled[151:147] == 5'd16) ?
		 rss$D_OUT :
		 proc_m2_rf[543:512] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1119 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1114,
	       (proc_m11_stalled[151:147] == 5'd15) ?
		 rss$D_OUT :
		 proc_m2_rf[511:480],
	       (proc_m11_stalled[151:147] == 5'd14) ?
		 rss$D_OUT :
		 proc_m2_rf[479:448] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1124 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1119,
	       (proc_m11_stalled[151:147] == 5'd13) ?
		 rss$D_OUT :
		 proc_m2_rf[447:416],
	       (proc_m11_stalled[151:147] == 5'd12) ?
		 rss$D_OUT :
		 proc_m2_rf[415:384] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1129 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1124,
	       (proc_m11_stalled[151:147] == 5'd11) ?
		 rss$D_OUT :
		 proc_m2_rf[383:352],
	       (proc_m11_stalled[151:147] == 5'd10) ?
		 rss$D_OUT :
		 proc_m2_rf[351:320] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1134 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1129,
	       (proc_m11_stalled[151:147] == 5'd9) ?
		 rss$D_OUT :
		 proc_m2_rf[319:288],
	       (proc_m11_stalled[151:147] == 5'd8) ?
		 rss$D_OUT :
		 proc_m2_rf[287:256] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1139 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1134,
	       (proc_m11_stalled[151:147] == 5'd7) ?
		 rss$D_OUT :
		 proc_m2_rf[255:224],
	       (proc_m11_stalled[151:147] == 5'd6) ?
		 rss$D_OUT :
		 proc_m2_rf[223:192] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1144 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1139,
	       (proc_m11_stalled[151:147] == 5'd5) ?
		 rss$D_OUT :
		 proc_m2_rf[191:160],
	       (proc_m11_stalled[151:147] == 5'd4) ?
		 rss$D_OUT :
		 proc_m2_rf[159:128] } ;
  assign IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1149 =
	     { IF_proc_m11_stalled_068_BITS_151_TO_147_074_EQ_ETC___d1144,
	       (proc_m11_stalled[151:147] == 5'd3) ?
		 rss$D_OUT :
		 proc_m2_rf[127:96],
	       (proc_m11_stalled[151:147] == 5'd2) ?
		 rss$D_OUT :
		 proc_m2_rf[95:64] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d106 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d99,
	       (proc_m8_pinitOfs == 7'd105) ?
		 rss$D_OUT :
		 proc_m8_pgm[3391:3360],
	       (proc_m8_pinitOfs == 7'd104) ?
		 rss$D_OUT :
		 proc_m8_pgm[3359:3328] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d113 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d106,
	       (proc_m8_pinitOfs == 7'd103) ?
		 rss$D_OUT :
		 proc_m8_pgm[3327:3296],
	       (proc_m8_pinitOfs == 7'd102) ?
		 rss$D_OUT :
		 proc_m8_pgm[3295:3264] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d120 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d113,
	       (proc_m8_pinitOfs == 7'd101) ?
		 rss$D_OUT :
		 proc_m8_pgm[3263:3232],
	       (proc_m8_pinitOfs == 7'd100) ?
		 rss$D_OUT :
		 proc_m8_pgm[3231:3200] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d127 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d120,
	       (proc_m8_pinitOfs == 7'd99) ?
		 rss$D_OUT :
		 proc_m8_pgm[3199:3168],
	       (proc_m8_pinitOfs == 7'd98) ?
		 rss$D_OUT :
		 proc_m8_pgm[3167:3136] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d134 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d127,
	       (proc_m8_pinitOfs == 7'd97) ?
		 rss$D_OUT :
		 proc_m8_pgm[3135:3104],
	       (proc_m8_pinitOfs == 7'd96) ?
		 rss$D_OUT :
		 proc_m8_pgm[3103:3072] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d141 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d134,
	       (proc_m8_pinitOfs == 7'd95) ?
		 rss$D_OUT :
		 proc_m8_pgm[3071:3040],
	       (proc_m8_pinitOfs == 7'd94) ?
		 rss$D_OUT :
		 proc_m8_pgm[3039:3008] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d148 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d141,
	       (proc_m8_pinitOfs == 7'd93) ?
		 rss$D_OUT :
		 proc_m8_pgm[3007:2976],
	       (proc_m8_pinitOfs == 7'd92) ?
		 rss$D_OUT :
		 proc_m8_pgm[2975:2944] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d155 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d148,
	       (proc_m8_pinitOfs == 7'd91) ?
		 rss$D_OUT :
		 proc_m8_pgm[2943:2912],
	       (proc_m8_pinitOfs == 7'd90) ?
		 rss$D_OUT :
		 proc_m8_pgm[2911:2880] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d162 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d155,
	       (proc_m8_pinitOfs == 7'd89) ?
		 rss$D_OUT :
		 proc_m8_pgm[2879:2848],
	       (proc_m8_pinitOfs == 7'd88) ?
		 rss$D_OUT :
		 proc_m8_pgm[2847:2816] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d169 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d162,
	       (proc_m8_pinitOfs == 7'd87) ?
		 rss$D_OUT :
		 proc_m8_pgm[2815:2784],
	       (proc_m8_pinitOfs == 7'd86) ?
		 rss$D_OUT :
		 proc_m8_pgm[2783:2752] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d176 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d169,
	       (proc_m8_pinitOfs == 7'd85) ?
		 rss$D_OUT :
		 proc_m8_pgm[2751:2720],
	       (proc_m8_pinitOfs == 7'd84) ?
		 rss$D_OUT :
		 proc_m8_pgm[2719:2688] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d183 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d176,
	       (proc_m8_pinitOfs == 7'd83) ?
		 rss$D_OUT :
		 proc_m8_pgm[2687:2656],
	       (proc_m8_pinitOfs == 7'd82) ?
		 rss$D_OUT :
		 proc_m8_pgm[2655:2624] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d190 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d183,
	       (proc_m8_pinitOfs == 7'd81) ?
		 rss$D_OUT :
		 proc_m8_pgm[2623:2592],
	       (proc_m8_pinitOfs == 7'd80) ?
		 rss$D_OUT :
		 proc_m8_pgm[2591:2560] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d197 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d190,
	       (proc_m8_pinitOfs == 7'd79) ?
		 rss$D_OUT :
		 proc_m8_pgm[2559:2528],
	       (proc_m8_pinitOfs == 7'd78) ?
		 rss$D_OUT :
		 proc_m8_pgm[2527:2496] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d204 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d197,
	       (proc_m8_pinitOfs == 7'd77) ?
		 rss$D_OUT :
		 proc_m8_pgm[2495:2464],
	       (proc_m8_pinitOfs == 7'd76) ?
		 rss$D_OUT :
		 proc_m8_pgm[2463:2432] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d211 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d204,
	       (proc_m8_pinitOfs == 7'd75) ?
		 rss$D_OUT :
		 proc_m8_pgm[2431:2400],
	       (proc_m8_pinitOfs == 7'd74) ?
		 rss$D_OUT :
		 proc_m8_pgm[2399:2368] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d218 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d211,
	       (proc_m8_pinitOfs == 7'd73) ?
		 rss$D_OUT :
		 proc_m8_pgm[2367:2336],
	       (proc_m8_pinitOfs == 7'd72) ?
		 rss$D_OUT :
		 proc_m8_pgm[2335:2304] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d225 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d218,
	       (proc_m8_pinitOfs == 7'd71) ?
		 rss$D_OUT :
		 proc_m8_pgm[2303:2272],
	       (proc_m8_pinitOfs == 7'd70) ?
		 rss$D_OUT :
		 proc_m8_pgm[2271:2240] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d232 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d225,
	       (proc_m8_pinitOfs == 7'd69) ?
		 rss$D_OUT :
		 proc_m8_pgm[2239:2208],
	       (proc_m8_pinitOfs == 7'd68) ?
		 rss$D_OUT :
		 proc_m8_pgm[2207:2176] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d239 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d232,
	       (proc_m8_pinitOfs == 7'd67) ?
		 rss$D_OUT :
		 proc_m8_pgm[2175:2144],
	       (proc_m8_pinitOfs == 7'd66) ?
		 rss$D_OUT :
		 proc_m8_pgm[2143:2112] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d246 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d239,
	       (proc_m8_pinitOfs == 7'd65) ?
		 rss$D_OUT :
		 proc_m8_pgm[2111:2080],
	       (proc_m8_pinitOfs == 7'd64) ?
		 rss$D_OUT :
		 proc_m8_pgm[2079:2048] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d253 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d246,
	       (proc_m8_pinitOfs == 7'd63) ?
		 rss$D_OUT :
		 proc_m8_pgm[2047:2016],
	       (proc_m8_pinitOfs == 7'd62) ?
		 rss$D_OUT :
		 proc_m8_pgm[2015:1984] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d260 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d253,
	       (proc_m8_pinitOfs == 7'd61) ?
		 rss$D_OUT :
		 proc_m8_pgm[1983:1952],
	       (proc_m8_pinitOfs == 7'd60) ?
		 rss$D_OUT :
		 proc_m8_pgm[1951:1920] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d267 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d260,
	       (proc_m8_pinitOfs == 7'd59) ?
		 rss$D_OUT :
		 proc_m8_pgm[1919:1888],
	       (proc_m8_pinitOfs == 7'd58) ?
		 rss$D_OUT :
		 proc_m8_pgm[1887:1856] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d274 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d267,
	       (proc_m8_pinitOfs == 7'd57) ?
		 rss$D_OUT :
		 proc_m8_pgm[1855:1824],
	       (proc_m8_pinitOfs == 7'd56) ?
		 rss$D_OUT :
		 proc_m8_pgm[1823:1792] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d281 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d274,
	       (proc_m8_pinitOfs == 7'd55) ?
		 rss$D_OUT :
		 proc_m8_pgm[1791:1760],
	       (proc_m8_pinitOfs == 7'd54) ?
		 rss$D_OUT :
		 proc_m8_pgm[1759:1728] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d288 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d281,
	       (proc_m8_pinitOfs == 7'd53) ?
		 rss$D_OUT :
		 proc_m8_pgm[1727:1696],
	       (proc_m8_pinitOfs == 7'd52) ?
		 rss$D_OUT :
		 proc_m8_pgm[1695:1664] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d295 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d288,
	       (proc_m8_pinitOfs == 7'd51) ?
		 rss$D_OUT :
		 proc_m8_pgm[1663:1632],
	       (proc_m8_pinitOfs == 7'd50) ?
		 rss$D_OUT :
		 proc_m8_pgm[1631:1600] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d302 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d295,
	       (proc_m8_pinitOfs == 7'd49) ?
		 rss$D_OUT :
		 proc_m8_pgm[1599:1568],
	       (proc_m8_pinitOfs == 7'd48) ?
		 rss$D_OUT :
		 proc_m8_pgm[1567:1536] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d309 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d302,
	       (proc_m8_pinitOfs == 7'd47) ?
		 rss$D_OUT :
		 proc_m8_pgm[1535:1504],
	       (proc_m8_pinitOfs == 7'd46) ?
		 rss$D_OUT :
		 proc_m8_pgm[1503:1472] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d316 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d309,
	       (proc_m8_pinitOfs == 7'd45) ?
		 rss$D_OUT :
		 proc_m8_pgm[1471:1440],
	       (proc_m8_pinitOfs == 7'd44) ?
		 rss$D_OUT :
		 proc_m8_pgm[1439:1408] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d323 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d316,
	       (proc_m8_pinitOfs == 7'd43) ?
		 rss$D_OUT :
		 proc_m8_pgm[1407:1376],
	       (proc_m8_pinitOfs == 7'd42) ?
		 rss$D_OUT :
		 proc_m8_pgm[1375:1344] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d330 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d323,
	       (proc_m8_pinitOfs == 7'd41) ?
		 rss$D_OUT :
		 proc_m8_pgm[1343:1312],
	       (proc_m8_pinitOfs == 7'd40) ?
		 rss$D_OUT :
		 proc_m8_pgm[1311:1280] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d337 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d330,
	       (proc_m8_pinitOfs == 7'd39) ?
		 rss$D_OUT :
		 proc_m8_pgm[1279:1248],
	       (proc_m8_pinitOfs == 7'd38) ?
		 rss$D_OUT :
		 proc_m8_pgm[1247:1216] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d344 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d337,
	       (proc_m8_pinitOfs == 7'd37) ?
		 rss$D_OUT :
		 proc_m8_pgm[1215:1184],
	       (proc_m8_pinitOfs == 7'd36) ?
		 rss$D_OUT :
		 proc_m8_pgm[1183:1152] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d351 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d344,
	       (proc_m8_pinitOfs == 7'd35) ?
		 rss$D_OUT :
		 proc_m8_pgm[1151:1120],
	       (proc_m8_pinitOfs == 7'd34) ?
		 rss$D_OUT :
		 proc_m8_pgm[1119:1088] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d358 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d351,
	       (proc_m8_pinitOfs == 7'd33) ?
		 rss$D_OUT :
		 proc_m8_pgm[1087:1056],
	       (proc_m8_pinitOfs == 7'd32) ?
		 rss$D_OUT :
		 proc_m8_pgm[1055:1024] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d36 =
	     { (proc_m8_pinitOfs == 7'd127) ?
		 rss$D_OUT :
		 proc_m8_pgm[4095:4064],
	       (proc_m8_pinitOfs == 7'd126) ?
		 rss$D_OUT :
		 proc_m8_pgm[4063:4032],
	       (proc_m8_pinitOfs == 7'd125) ?
		 rss$D_OUT :
		 proc_m8_pgm[4031:4000],
	       (proc_m8_pinitOfs == 7'd124) ?
		 rss$D_OUT :
		 proc_m8_pgm[3999:3968] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d365 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d358,
	       (proc_m8_pinitOfs == 7'd31) ?
		 rss$D_OUT :
		 proc_m8_pgm[1023:992],
	       (proc_m8_pinitOfs == 7'd30) ?
		 rss$D_OUT :
		 proc_m8_pgm[991:960] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d372 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d365,
	       (proc_m8_pinitOfs == 7'd29) ? rss$D_OUT : proc_m8_pgm[959:928],
	       (proc_m8_pinitOfs == 7'd28) ?
		 rss$D_OUT :
		 proc_m8_pgm[927:896] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d379 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d372,
	       (proc_m8_pinitOfs == 7'd27) ? rss$D_OUT : proc_m8_pgm[895:864],
	       (proc_m8_pinitOfs == 7'd26) ?
		 rss$D_OUT :
		 proc_m8_pgm[863:832] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d386 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d379,
	       (proc_m8_pinitOfs == 7'd25) ? rss$D_OUT : proc_m8_pgm[831:800],
	       (proc_m8_pinitOfs == 7'd24) ?
		 rss$D_OUT :
		 proc_m8_pgm[799:768] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d393 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d386,
	       (proc_m8_pinitOfs == 7'd23) ? rss$D_OUT : proc_m8_pgm[767:736],
	       (proc_m8_pinitOfs == 7'd22) ?
		 rss$D_OUT :
		 proc_m8_pgm[735:704] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d400 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d393,
	       (proc_m8_pinitOfs == 7'd21) ? rss$D_OUT : proc_m8_pgm[703:672],
	       (proc_m8_pinitOfs == 7'd20) ?
		 rss$D_OUT :
		 proc_m8_pgm[671:640] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d407 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d400,
	       (proc_m8_pinitOfs == 7'd19) ? rss$D_OUT : proc_m8_pgm[639:608],
	       (proc_m8_pinitOfs == 7'd18) ?
		 rss$D_OUT :
		 proc_m8_pgm[607:576] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d414 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d407,
	       (proc_m8_pinitOfs == 7'd17) ? rss$D_OUT : proc_m8_pgm[575:544],
	       (proc_m8_pinitOfs == 7'd16) ?
		 rss$D_OUT :
		 proc_m8_pgm[543:512] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d421 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d414,
	       (proc_m8_pinitOfs == 7'd15) ? rss$D_OUT : proc_m8_pgm[511:480],
	       (proc_m8_pinitOfs == 7'd14) ?
		 rss$D_OUT :
		 proc_m8_pgm[479:448] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d428 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d421,
	       (proc_m8_pinitOfs == 7'd13) ? rss$D_OUT : proc_m8_pgm[447:416],
	       (proc_m8_pinitOfs == 7'd12) ?
		 rss$D_OUT :
		 proc_m8_pgm[415:384] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d43 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d36,
	       (proc_m8_pinitOfs == 7'd123) ?
		 rss$D_OUT :
		 proc_m8_pgm[3967:3936],
	       (proc_m8_pinitOfs == 7'd122) ?
		 rss$D_OUT :
		 proc_m8_pgm[3935:3904] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d435 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d428,
	       (proc_m8_pinitOfs == 7'd11) ? rss$D_OUT : proc_m8_pgm[383:352],
	       (proc_m8_pinitOfs == 7'd10) ?
		 rss$D_OUT :
		 proc_m8_pgm[351:320] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d442 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d435,
	       (proc_m8_pinitOfs == 7'd9) ? rss$D_OUT : proc_m8_pgm[319:288],
	       (proc_m8_pinitOfs == 7'd8) ?
		 rss$D_OUT :
		 proc_m8_pgm[287:256] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d449 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d442,
	       (proc_m8_pinitOfs == 7'd7) ? rss$D_OUT : proc_m8_pgm[255:224],
	       (proc_m8_pinitOfs == 7'd6) ?
		 rss$D_OUT :
		 proc_m8_pgm[223:192] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d456 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d449,
	       (proc_m8_pinitOfs == 7'd5) ? rss$D_OUT : proc_m8_pgm[191:160],
	       (proc_m8_pinitOfs == 7'd4) ?
		 rss$D_OUT :
		 proc_m8_pgm[159:128] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d463 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d456,
	       (proc_m8_pinitOfs == 7'd3) ? rss$D_OUT : proc_m8_pgm[127:96],
	       (proc_m8_pinitOfs == 7'd2) ? rss$D_OUT : proc_m8_pgm[95:64] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d50 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d43,
	       (proc_m8_pinitOfs == 7'd121) ?
		 rss$D_OUT :
		 proc_m8_pgm[3903:3872],
	       (proc_m8_pinitOfs == 7'd120) ?
		 rss$D_OUT :
		 proc_m8_pgm[3871:3840] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d57 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d50,
	       (proc_m8_pinitOfs == 7'd119) ?
		 rss$D_OUT :
		 proc_m8_pgm[3839:3808],
	       (proc_m8_pinitOfs == 7'd118) ?
		 rss$D_OUT :
		 proc_m8_pgm[3807:3776] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d64 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d57,
	       (proc_m8_pinitOfs == 7'd117) ?
		 rss$D_OUT :
		 proc_m8_pgm[3775:3744],
	       (proc_m8_pinitOfs == 7'd116) ?
		 rss$D_OUT :
		 proc_m8_pgm[3743:3712] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d71 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d64,
	       (proc_m8_pinitOfs == 7'd115) ?
		 rss$D_OUT :
		 proc_m8_pgm[3711:3680],
	       (proc_m8_pinitOfs == 7'd114) ?
		 rss$D_OUT :
		 proc_m8_pgm[3679:3648] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d78 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d71,
	       (proc_m8_pinitOfs == 7'd113) ?
		 rss$D_OUT :
		 proc_m8_pgm[3647:3616],
	       (proc_m8_pinitOfs == 7'd112) ?
		 rss$D_OUT :
		 proc_m8_pgm[3615:3584] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d85 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d78,
	       (proc_m8_pinitOfs == 7'd111) ?
		 rss$D_OUT :
		 proc_m8_pgm[3583:3552],
	       (proc_m8_pinitOfs == 7'd110) ?
		 rss$D_OUT :
		 proc_m8_pgm[3551:3520] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d92 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d85,
	       (proc_m8_pinitOfs == 7'd109) ?
		 rss$D_OUT :
		 proc_m8_pgm[3519:3488],
	       (proc_m8_pinitOfs == 7'd108) ?
		 rss$D_OUT :
		 proc_m8_pgm[3487:3456] } ;
  assign IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d99 =
	     { IF_proc_m8_pinitOfs_4_EQ_127_1_THEN_rss_first__ETC___d92,
	       (proc_m8_pinitOfs == 7'd107) ?
		 rss$D_OUT :
		 proc_m8_pgm[3455:3424],
	       (proc_m8_pinitOfs == 7'd106) ?
		 rss$D_OUT :
		 proc_m8_pgm[3423:3392] } ;
  assign NOT_IF_proc_m11_stalled_068_BITS_25_TO_19_235__ETC___d1283 =
	     x_10__h99929 != proc_m11_stalled[9:1] ;
  assign NOT_IF_proc_m7_elt_e2w_75_BITS_57_TO_51_012_EQ_ETC___d1060 =
	     x_9__h91292 != proc_m7_elt_e2w[41:33] ;
  assign NOT_SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m_ETC___d688 =
	     !SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 &&
	     !SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 &&
	     !CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 &&
	     proc_m1_elt_f2d[25:19] != 7'h03 &&
	     proc_m1_elt_f2d[25:19] != 7'h23 &&
	     proc_m1_full_f2d ;
  assign NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d538 =
	     !proc_m4_full_d2e &&
	     !SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 &&
	     !CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 &&
	     proc_m1_elt_f2d[25:19] == 7'h03 &&
	     proc_m1_full_f2d ;
  assign NOT_proc_m4_full_d2e_90_91_AND_NOT_SEL_ARR_pro_ETC___d669 =
	     !proc_m4_full_d2e &&
	     !SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 &&
	     !SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 &&
	     proc_m1_elt_f2d[25:19] == 7'h23 &&
	     proc_m1_full_f2d ;
  assign SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1029 =
	     x__h91509 == y__h91671 ;
  assign SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1045 =
	     x__h91509 < y__h91671 ;
  assign SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1252 =
	     x__h100154 == y__h100316 ;
  assign SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1268 =
	     x__h100154 < y__h100316 ;
  assign _0_CONCAT_proc_m4_elt_d2e_76_BITS_114_TO_83_97__ETC___d857 =
	     { 32'd0, proc_m4_elt_d2e[114:83] } *
	     { 32'd0, proc_m4_elt_d2e[82:51] } ;
  assign proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 =
	     proc_m11_stalled[18:10] + 9'h004 ;
  assign proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 =
	     proc_m11_stalled[18:10] + y__h100440 ;
  assign proc_m1_elt_f2d_BITS_50_TO_39__q2 = proc_m1_elt_f2d[50:39] ;
  assign proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834 =
	     proc_m4_elt_d2e[114:83] - proc_m4_elt_d2e[82:51] ;
  assign proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840 =
	     proc_m4_elt_d2e[114:83] >> proc_m4_elt_d2e[55:51] ;
  assign proc_m4_elt_d2e_BITS_50_TO_39__q1 = proc_m4_elt_d2e[50:39] ;
  assign proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 =
	     proc_m7_elt_e2w[50:42] + 9'h004 ;
  assign proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 =
	     proc_m7_elt_e2w[50:42] + y__h91795 ;
  assign proc_m7_elt_e2w_75_BIT_32_76_EQ_proc_m6_eEpoch_77___d878 =
	     proc_m7_elt_e2w[32] == proc_m6_eEpoch ;
  assign x00154_MINUS_y00316__q6 = x__h100154 - y__h100316 ;
  assign x1509_MINUS_y1671__q5 = x__h91509 - y__h91671 ;
  assign x_4__h74170 = proc_m8_pc + 9'h004 ;
  assign x_5__h82044 =
	     (proc_m1_elt_f2d[25:19] == 7'h63) ?
	       5'h0 :
	       proc_m1_elt_f2d[30:26] ;
  assign x__h465 = pgmInitBase + { 23'd0, pgmInitOfs, 2'd0 } ;
  assign x__h61962 = ~proc_m8_pinitOfs ;
  assign x__h76539 =
	     SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 +
	     { {20{proc_m1_elt_f2d_BITS_50_TO_39__q2[11]}},
	       proc_m1_elt_f2d_BITS_50_TO_39__q2 } ;
  assign x__h81687 =
	     SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 +
	     { {20{x__h81737[11]}}, x__h81737 } ;
  assign x__h81737 = { proc_m1_elt_f2d[50:44], proc_m1_elt_f2d[30:26] } ;
  assign x__h85909 = { 23'd0, proc_m4_elt_d2e[18:10] } ;
  assign x__h85972 = proc_m4_elt_d2e[18:10] + 9'h004 ;
  assign y__h100440 =
	     { proc_m11_stalled[47:44], proc_m11_stalled[30:27], 1'd0 } ;
  assign y__h86080 =
	     { {20{proc_m4_elt_d2e_BITS_50_TO_39__q1[11]}},
	       proc_m4_elt_d2e_BITS_50_TO_39__q1 } ;
  assign y__h86209 = { 20'd0, proc_m4_elt_d2e[50:39] } ;
  assign y__h91353 = { proc_m7_elt_e2w[79:72], 1'd0 } ;
  assign y__h91795 =
	     { proc_m7_elt_e2w[79:76], proc_m7_elt_e2w[62:59], 1'd0 } ;
  assign y__h99996 = { proc_m11_stalled[47:40], 1'd0 } ;
  always@(proc_m8_pc or proc_m8_pgm)
  begin
    case (proc_m8_pc[8:2])
      7'd0: x_0_rawInst__h74225 = proc_m8_pgm[31:0];
      7'd1: x_0_rawInst__h74225 = proc_m8_pgm[63:32];
      7'd2: x_0_rawInst__h74225 = proc_m8_pgm[95:64];
      7'd3: x_0_rawInst__h74225 = proc_m8_pgm[127:96];
      7'd4: x_0_rawInst__h74225 = proc_m8_pgm[159:128];
      7'd5: x_0_rawInst__h74225 = proc_m8_pgm[191:160];
      7'd6: x_0_rawInst__h74225 = proc_m8_pgm[223:192];
      7'd7: x_0_rawInst__h74225 = proc_m8_pgm[255:224];
      7'd8: x_0_rawInst__h74225 = proc_m8_pgm[287:256];
      7'd9: x_0_rawInst__h74225 = proc_m8_pgm[319:288];
      7'd10: x_0_rawInst__h74225 = proc_m8_pgm[351:320];
      7'd11: x_0_rawInst__h74225 = proc_m8_pgm[383:352];
      7'd12: x_0_rawInst__h74225 = proc_m8_pgm[415:384];
      7'd13: x_0_rawInst__h74225 = proc_m8_pgm[447:416];
      7'd14: x_0_rawInst__h74225 = proc_m8_pgm[479:448];
      7'd15: x_0_rawInst__h74225 = proc_m8_pgm[511:480];
      7'd16: x_0_rawInst__h74225 = proc_m8_pgm[543:512];
      7'd17: x_0_rawInst__h74225 = proc_m8_pgm[575:544];
      7'd18: x_0_rawInst__h74225 = proc_m8_pgm[607:576];
      7'd19: x_0_rawInst__h74225 = proc_m8_pgm[639:608];
      7'd20: x_0_rawInst__h74225 = proc_m8_pgm[671:640];
      7'd21: x_0_rawInst__h74225 = proc_m8_pgm[703:672];
      7'd22: x_0_rawInst__h74225 = proc_m8_pgm[735:704];
      7'd23: x_0_rawInst__h74225 = proc_m8_pgm[767:736];
      7'd24: x_0_rawInst__h74225 = proc_m8_pgm[799:768];
      7'd25: x_0_rawInst__h74225 = proc_m8_pgm[831:800];
      7'd26: x_0_rawInst__h74225 = proc_m8_pgm[863:832];
      7'd27: x_0_rawInst__h74225 = proc_m8_pgm[895:864];
      7'd28: x_0_rawInst__h74225 = proc_m8_pgm[927:896];
      7'd29: x_0_rawInst__h74225 = proc_m8_pgm[959:928];
      7'd30: x_0_rawInst__h74225 = proc_m8_pgm[991:960];
      7'd31: x_0_rawInst__h74225 = proc_m8_pgm[1023:992];
      7'd32: x_0_rawInst__h74225 = proc_m8_pgm[1055:1024];
      7'd33: x_0_rawInst__h74225 = proc_m8_pgm[1087:1056];
      7'd34: x_0_rawInst__h74225 = proc_m8_pgm[1119:1088];
      7'd35: x_0_rawInst__h74225 = proc_m8_pgm[1151:1120];
      7'd36: x_0_rawInst__h74225 = proc_m8_pgm[1183:1152];
      7'd37: x_0_rawInst__h74225 = proc_m8_pgm[1215:1184];
      7'd38: x_0_rawInst__h74225 = proc_m8_pgm[1247:1216];
      7'd39: x_0_rawInst__h74225 = proc_m8_pgm[1279:1248];
      7'd40: x_0_rawInst__h74225 = proc_m8_pgm[1311:1280];
      7'd41: x_0_rawInst__h74225 = proc_m8_pgm[1343:1312];
      7'd42: x_0_rawInst__h74225 = proc_m8_pgm[1375:1344];
      7'd43: x_0_rawInst__h74225 = proc_m8_pgm[1407:1376];
      7'd44: x_0_rawInst__h74225 = proc_m8_pgm[1439:1408];
      7'd45: x_0_rawInst__h74225 = proc_m8_pgm[1471:1440];
      7'd46: x_0_rawInst__h74225 = proc_m8_pgm[1503:1472];
      7'd47: x_0_rawInst__h74225 = proc_m8_pgm[1535:1504];
      7'd48: x_0_rawInst__h74225 = proc_m8_pgm[1567:1536];
      7'd49: x_0_rawInst__h74225 = proc_m8_pgm[1599:1568];
      7'd50: x_0_rawInst__h74225 = proc_m8_pgm[1631:1600];
      7'd51: x_0_rawInst__h74225 = proc_m8_pgm[1663:1632];
      7'd52: x_0_rawInst__h74225 = proc_m8_pgm[1695:1664];
      7'd53: x_0_rawInst__h74225 = proc_m8_pgm[1727:1696];
      7'd54: x_0_rawInst__h74225 = proc_m8_pgm[1759:1728];
      7'd55: x_0_rawInst__h74225 = proc_m8_pgm[1791:1760];
      7'd56: x_0_rawInst__h74225 = proc_m8_pgm[1823:1792];
      7'd57: x_0_rawInst__h74225 = proc_m8_pgm[1855:1824];
      7'd58: x_0_rawInst__h74225 = proc_m8_pgm[1887:1856];
      7'd59: x_0_rawInst__h74225 = proc_m8_pgm[1919:1888];
      7'd60: x_0_rawInst__h74225 = proc_m8_pgm[1951:1920];
      7'd61: x_0_rawInst__h74225 = proc_m8_pgm[1983:1952];
      7'd62: x_0_rawInst__h74225 = proc_m8_pgm[2015:1984];
      7'd63: x_0_rawInst__h74225 = proc_m8_pgm[2047:2016];
      7'd64: x_0_rawInst__h74225 = proc_m8_pgm[2079:2048];
      7'd65: x_0_rawInst__h74225 = proc_m8_pgm[2111:2080];
      7'd66: x_0_rawInst__h74225 = proc_m8_pgm[2143:2112];
      7'd67: x_0_rawInst__h74225 = proc_m8_pgm[2175:2144];
      7'd68: x_0_rawInst__h74225 = proc_m8_pgm[2207:2176];
      7'd69: x_0_rawInst__h74225 = proc_m8_pgm[2239:2208];
      7'd70: x_0_rawInst__h74225 = proc_m8_pgm[2271:2240];
      7'd71: x_0_rawInst__h74225 = proc_m8_pgm[2303:2272];
      7'd72: x_0_rawInst__h74225 = proc_m8_pgm[2335:2304];
      7'd73: x_0_rawInst__h74225 = proc_m8_pgm[2367:2336];
      7'd74: x_0_rawInst__h74225 = proc_m8_pgm[2399:2368];
      7'd75: x_0_rawInst__h74225 = proc_m8_pgm[2431:2400];
      7'd76: x_0_rawInst__h74225 = proc_m8_pgm[2463:2432];
      7'd77: x_0_rawInst__h74225 = proc_m8_pgm[2495:2464];
      7'd78: x_0_rawInst__h74225 = proc_m8_pgm[2527:2496];
      7'd79: x_0_rawInst__h74225 = proc_m8_pgm[2559:2528];
      7'd80: x_0_rawInst__h74225 = proc_m8_pgm[2591:2560];
      7'd81: x_0_rawInst__h74225 = proc_m8_pgm[2623:2592];
      7'd82: x_0_rawInst__h74225 = proc_m8_pgm[2655:2624];
      7'd83: x_0_rawInst__h74225 = proc_m8_pgm[2687:2656];
      7'd84: x_0_rawInst__h74225 = proc_m8_pgm[2719:2688];
      7'd85: x_0_rawInst__h74225 = proc_m8_pgm[2751:2720];
      7'd86: x_0_rawInst__h74225 = proc_m8_pgm[2783:2752];
      7'd87: x_0_rawInst__h74225 = proc_m8_pgm[2815:2784];
      7'd88: x_0_rawInst__h74225 = proc_m8_pgm[2847:2816];
      7'd89: x_0_rawInst__h74225 = proc_m8_pgm[2879:2848];
      7'd90: x_0_rawInst__h74225 = proc_m8_pgm[2911:2880];
      7'd91: x_0_rawInst__h74225 = proc_m8_pgm[2943:2912];
      7'd92: x_0_rawInst__h74225 = proc_m8_pgm[2975:2944];
      7'd93: x_0_rawInst__h74225 = proc_m8_pgm[3007:2976];
      7'd94: x_0_rawInst__h74225 = proc_m8_pgm[3039:3008];
      7'd95: x_0_rawInst__h74225 = proc_m8_pgm[3071:3040];
      7'd96: x_0_rawInst__h74225 = proc_m8_pgm[3103:3072];
      7'd97: x_0_rawInst__h74225 = proc_m8_pgm[3135:3104];
      7'd98: x_0_rawInst__h74225 = proc_m8_pgm[3167:3136];
      7'd99: x_0_rawInst__h74225 = proc_m8_pgm[3199:3168];
      7'd100: x_0_rawInst__h74225 = proc_m8_pgm[3231:3200];
      7'd101: x_0_rawInst__h74225 = proc_m8_pgm[3263:3232];
      7'd102: x_0_rawInst__h74225 = proc_m8_pgm[3295:3264];
      7'd103: x_0_rawInst__h74225 = proc_m8_pgm[3327:3296];
      7'd104: x_0_rawInst__h74225 = proc_m8_pgm[3359:3328];
      7'd105: x_0_rawInst__h74225 = proc_m8_pgm[3391:3360];
      7'd106: x_0_rawInst__h74225 = proc_m8_pgm[3423:3392];
      7'd107: x_0_rawInst__h74225 = proc_m8_pgm[3455:3424];
      7'd108: x_0_rawInst__h74225 = proc_m8_pgm[3487:3456];
      7'd109: x_0_rawInst__h74225 = proc_m8_pgm[3519:3488];
      7'd110: x_0_rawInst__h74225 = proc_m8_pgm[3551:3520];
      7'd111: x_0_rawInst__h74225 = proc_m8_pgm[3583:3552];
      7'd112: x_0_rawInst__h74225 = proc_m8_pgm[3615:3584];
      7'd113: x_0_rawInst__h74225 = proc_m8_pgm[3647:3616];
      7'd114: x_0_rawInst__h74225 = proc_m8_pgm[3679:3648];
      7'd115: x_0_rawInst__h74225 = proc_m8_pgm[3711:3680];
      7'd116: x_0_rawInst__h74225 = proc_m8_pgm[3743:3712];
      7'd117: x_0_rawInst__h74225 = proc_m8_pgm[3775:3744];
      7'd118: x_0_rawInst__h74225 = proc_m8_pgm[3807:3776];
      7'd119: x_0_rawInst__h74225 = proc_m8_pgm[3839:3808];
      7'd120: x_0_rawInst__h74225 = proc_m8_pgm[3871:3840];
      7'd121: x_0_rawInst__h74225 = proc_m8_pgm[3903:3872];
      7'd122: x_0_rawInst__h74225 = proc_m8_pgm[3935:3904];
      7'd123: x_0_rawInst__h74225 = proc_m8_pgm[3967:3936];
      7'd124: x_0_rawInst__h74225 = proc_m8_pgm[3999:3968];
      7'd125: x_0_rawInst__h74225 = proc_m8_pgm[4031:4000];
      7'd126: x_0_rawInst__h74225 = proc_m8_pgm[4063:4032];
      7'd127: x_0_rawInst__h74225 = proc_m8_pgm[4095:4064];
    endcase
  end
  always@(proc_m1_elt_f2d)
  begin
    case (proc_m1_elt_f2d[25:19])
      7'h03: x_4__h74589 = 2'h0;
      7'h23: x_4__h74589 = 2'h1;
      default: x_4__h74589 = 2'h3;
    endcase
  end
  always@(proc_m1_elt_f2d or proc_m2_rf)
  begin
    case (proc_m1_elt_f2d[43:39])
      5'd0: x__h81791 = proc_m2_rf[31:0];
      5'd1: x__h81791 = proc_m2_rf[63:32];
      5'd2: x__h81791 = proc_m2_rf[95:64];
      5'd3: x__h81791 = proc_m2_rf[127:96];
      5'd4: x__h81791 = proc_m2_rf[159:128];
      5'd5: x__h81791 = proc_m2_rf[191:160];
      5'd6: x__h81791 = proc_m2_rf[223:192];
      5'd7: x__h81791 = proc_m2_rf[255:224];
      5'd8: x__h81791 = proc_m2_rf[287:256];
      5'd9: x__h81791 = proc_m2_rf[319:288];
      5'd10: x__h81791 = proc_m2_rf[351:320];
      5'd11: x__h81791 = proc_m2_rf[383:352];
      5'd12: x__h81791 = proc_m2_rf[415:384];
      5'd13: x__h81791 = proc_m2_rf[447:416];
      5'd14: x__h81791 = proc_m2_rf[479:448];
      5'd15: x__h81791 = proc_m2_rf[511:480];
      5'd16: x__h81791 = proc_m2_rf[543:512];
      5'd17: x__h81791 = proc_m2_rf[575:544];
      5'd18: x__h81791 = proc_m2_rf[607:576];
      5'd19: x__h81791 = proc_m2_rf[639:608];
      5'd20: x__h81791 = proc_m2_rf[671:640];
      5'd21: x__h81791 = proc_m2_rf[703:672];
      5'd22: x__h81791 = proc_m2_rf[735:704];
      5'd23: x__h81791 = proc_m2_rf[767:736];
      5'd24: x__h81791 = proc_m2_rf[799:768];
      5'd25: x__h81791 = proc_m2_rf[831:800];
      5'd26: x__h81791 = proc_m2_rf[863:832];
      5'd27: x__h81791 = proc_m2_rf[895:864];
      5'd28: x__h81791 = proc_m2_rf[927:896];
      5'd29: x__h81791 = proc_m2_rf[959:928];
      5'd30: x__h81791 = proc_m2_rf[991:960];
      5'd31: x__h81791 = proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m7_elt_e2w or proc_m2_rf)
  begin
    case (proc_m7_elt_e2w[70:66])
      5'd0: x__h91509 = proc_m2_rf[31:0];
      5'd1: x__h91509 = proc_m2_rf[63:32];
      5'd2: x__h91509 = proc_m2_rf[95:64];
      5'd3: x__h91509 = proc_m2_rf[127:96];
      5'd4: x__h91509 = proc_m2_rf[159:128];
      5'd5: x__h91509 = proc_m2_rf[191:160];
      5'd6: x__h91509 = proc_m2_rf[223:192];
      5'd7: x__h91509 = proc_m2_rf[255:224];
      5'd8: x__h91509 = proc_m2_rf[287:256];
      5'd9: x__h91509 = proc_m2_rf[319:288];
      5'd10: x__h91509 = proc_m2_rf[351:320];
      5'd11: x__h91509 = proc_m2_rf[383:352];
      5'd12: x__h91509 = proc_m2_rf[415:384];
      5'd13: x__h91509 = proc_m2_rf[447:416];
      5'd14: x__h91509 = proc_m2_rf[479:448];
      5'd15: x__h91509 = proc_m2_rf[511:480];
      5'd16: x__h91509 = proc_m2_rf[543:512];
      5'd17: x__h91509 = proc_m2_rf[575:544];
      5'd18: x__h91509 = proc_m2_rf[607:576];
      5'd19: x__h91509 = proc_m2_rf[639:608];
      5'd20: x__h91509 = proc_m2_rf[671:640];
      5'd21: x__h91509 = proc_m2_rf[703:672];
      5'd22: x__h91509 = proc_m2_rf[735:704];
      5'd23: x__h91509 = proc_m2_rf[767:736];
      5'd24: x__h91509 = proc_m2_rf[799:768];
      5'd25: x__h91509 = proc_m2_rf[831:800];
      5'd26: x__h91509 = proc_m2_rf[863:832];
      5'd27: x__h91509 = proc_m2_rf[895:864];
      5'd28: x__h91509 = proc_m2_rf[927:896];
      5'd29: x__h91509 = proc_m2_rf[959:928];
      5'd30: x__h91509 = proc_m2_rf[991:960];
      5'd31: x__h91509 = proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m7_elt_e2w or proc_m2_rf)
  begin
    case (proc_m7_elt_e2w[75:71])
      5'd0: y__h91671 = proc_m2_rf[31:0];
      5'd1: y__h91671 = proc_m2_rf[63:32];
      5'd2: y__h91671 = proc_m2_rf[95:64];
      5'd3: y__h91671 = proc_m2_rf[127:96];
      5'd4: y__h91671 = proc_m2_rf[159:128];
      5'd5: y__h91671 = proc_m2_rf[191:160];
      5'd6: y__h91671 = proc_m2_rf[223:192];
      5'd7: y__h91671 = proc_m2_rf[255:224];
      5'd8: y__h91671 = proc_m2_rf[287:256];
      5'd9: y__h91671 = proc_m2_rf[319:288];
      5'd10: y__h91671 = proc_m2_rf[351:320];
      5'd11: y__h91671 = proc_m2_rf[383:352];
      5'd12: y__h91671 = proc_m2_rf[415:384];
      5'd13: y__h91671 = proc_m2_rf[447:416];
      5'd14: y__h91671 = proc_m2_rf[479:448];
      5'd15: y__h91671 = proc_m2_rf[511:480];
      5'd16: y__h91671 = proc_m2_rf[543:512];
      5'd17: y__h91671 = proc_m2_rf[575:544];
      5'd18: y__h91671 = proc_m2_rf[607:576];
      5'd19: y__h91671 = proc_m2_rf[639:608];
      5'd20: y__h91671 = proc_m2_rf[671:640];
      5'd21: y__h91671 = proc_m2_rf[703:672];
      5'd22: y__h91671 = proc_m2_rf[735:704];
      5'd23: y__h91671 = proc_m2_rf[767:736];
      5'd24: y__h91671 = proc_m2_rf[799:768];
      5'd25: y__h91671 = proc_m2_rf[831:800];
      5'd26: y__h91671 = proc_m2_rf[863:832];
      5'd27: y__h91671 = proc_m2_rf[895:864];
      5'd28: y__h91671 = proc_m2_rf[927:896];
      5'd29: y__h91671 = proc_m2_rf[959:928];
      5'd30: y__h91671 = proc_m2_rf[991:960];
      5'd31: y__h91671 = proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m11_stalled or proc_m2_rf)
  begin
    case (proc_m11_stalled[38:34])
      5'd0: x__h100154 = proc_m2_rf[31:0];
      5'd1: x__h100154 = proc_m2_rf[63:32];
      5'd2: x__h100154 = proc_m2_rf[95:64];
      5'd3: x__h100154 = proc_m2_rf[127:96];
      5'd4: x__h100154 = proc_m2_rf[159:128];
      5'd5: x__h100154 = proc_m2_rf[191:160];
      5'd6: x__h100154 = proc_m2_rf[223:192];
      5'd7: x__h100154 = proc_m2_rf[255:224];
      5'd8: x__h100154 = proc_m2_rf[287:256];
      5'd9: x__h100154 = proc_m2_rf[319:288];
      5'd10: x__h100154 = proc_m2_rf[351:320];
      5'd11: x__h100154 = proc_m2_rf[383:352];
      5'd12: x__h100154 = proc_m2_rf[415:384];
      5'd13: x__h100154 = proc_m2_rf[447:416];
      5'd14: x__h100154 = proc_m2_rf[479:448];
      5'd15: x__h100154 = proc_m2_rf[511:480];
      5'd16: x__h100154 = proc_m2_rf[543:512];
      5'd17: x__h100154 = proc_m2_rf[575:544];
      5'd18: x__h100154 = proc_m2_rf[607:576];
      5'd19: x__h100154 = proc_m2_rf[639:608];
      5'd20: x__h100154 = proc_m2_rf[671:640];
      5'd21: x__h100154 = proc_m2_rf[703:672];
      5'd22: x__h100154 = proc_m2_rf[735:704];
      5'd23: x__h100154 = proc_m2_rf[767:736];
      5'd24: x__h100154 = proc_m2_rf[799:768];
      5'd25: x__h100154 = proc_m2_rf[831:800];
      5'd26: x__h100154 = proc_m2_rf[863:832];
      5'd27: x__h100154 = proc_m2_rf[895:864];
      5'd28: x__h100154 = proc_m2_rf[927:896];
      5'd29: x__h100154 = proc_m2_rf[959:928];
      5'd30: x__h100154 = proc_m2_rf[991:960];
      5'd31: x__h100154 = proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m11_stalled or proc_m2_rf)
  begin
    case (proc_m11_stalled[43:39])
      5'd0: y__h100316 = proc_m2_rf[31:0];
      5'd1: y__h100316 = proc_m2_rf[63:32];
      5'd2: y__h100316 = proc_m2_rf[95:64];
      5'd3: y__h100316 = proc_m2_rf[127:96];
      5'd4: y__h100316 = proc_m2_rf[159:128];
      5'd5: y__h100316 = proc_m2_rf[191:160];
      5'd6: y__h100316 = proc_m2_rf[223:192];
      5'd7: y__h100316 = proc_m2_rf[255:224];
      5'd8: y__h100316 = proc_m2_rf[287:256];
      5'd9: y__h100316 = proc_m2_rf[319:288];
      5'd10: y__h100316 = proc_m2_rf[351:320];
      5'd11: y__h100316 = proc_m2_rf[383:352];
      5'd12: y__h100316 = proc_m2_rf[415:384];
      5'd13: y__h100316 = proc_m2_rf[447:416];
      5'd14: y__h100316 = proc_m2_rf[479:448];
      5'd15: y__h100316 = proc_m2_rf[511:480];
      5'd16: y__h100316 = proc_m2_rf[543:512];
      5'd17: y__h100316 = proc_m2_rf[575:544];
      5'd18: y__h100316 = proc_m2_rf[607:576];
      5'd19: y__h100316 = proc_m2_rf[639:608];
      5'd20: y__h100316 = proc_m2_rf[671:640];
      5'd21: y__h100316 = proc_m2_rf[703:672];
      5'd22: y__h100316 = proc_m2_rf[735:704];
      5'd23: y__h100316 = proc_m2_rf[767:736];
      5'd24: y__h100316 = proc_m2_rf[799:768];
      5'd25: y__h100316 = proc_m2_rf[831:800];
      5'd26: y__h100316 = proc_m2_rf[863:832];
      5'd27: y__h100316 = proc_m2_rf[895:864];
      5'd28: y__h100316 = proc_m2_rf[927:896];
      5'd29: y__h100316 = proc_m2_rf[959:928];
      5'd30: y__h100316 = proc_m2_rf[991:960];
      5'd31: y__h100316 = proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m1_elt_f2d or proc_m3_sbFlags)
  begin
    case (proc_m1_elt_f2d[38:34])
      5'd0:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[0];
      5'd1:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[1];
      5'd2:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[2];
      5'd3:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[3];
      5'd4:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[4];
      5'd5:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[5];
      5'd6:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[6];
      5'd7:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[7];
      5'd8:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[8];
      5'd9:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[9];
      5'd10:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[10];
      5'd11:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[11];
      5'd12:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[12];
      5'd13:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[13];
      5'd14:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[14];
      5'd15:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[15];
      5'd16:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[16];
      5'd17:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[17];
      5'd18:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[18];
      5'd19:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[19];
      5'd20:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[20];
      5'd21:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[21];
      5'd22:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[22];
      5'd23:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[23];
      5'd24:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[24];
      5'd25:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[25];
      5'd26:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[26];
      5'd27:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[27];
      5'd28:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[28];
      5'd29:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[29];
      5'd30:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[30];
      5'd31:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d528 =
	      proc_m3_sbFlags[31];
    endcase
  end
  always@(proc_m1_elt_f2d or proc_m2_rf)
  begin
    case (proc_m1_elt_f2d[38:34])
      5'd0:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[31:0];
      5'd1:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[63:32];
      5'd2:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[95:64];
      5'd3:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[127:96];
      5'd4:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[159:128];
      5'd5:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[191:160];
      5'd6:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[223:192];
      5'd7:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[255:224];
      5'd8:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[287:256];
      5'd9:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[319:288];
      5'd10:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[351:320];
      5'd11:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[383:352];
      5'd12:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[415:384];
      5'd13:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[447:416];
      5'd14:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[479:448];
      5'd15:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[511:480];
      5'd16:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[543:512];
      5'd17:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[575:544];
      5'd18:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[607:576];
      5'd19:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[639:608];
      5'd20:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[671:640];
      5'd21:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[703:672];
      5'd22:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[735:704];
      5'd23:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[767:736];
      5'd24:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[799:768];
      5'd25:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[831:800];
      5'd26:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[863:832];
      5'd27:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[895:864];
      5'd28:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[927:896];
      5'd29:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[959:928];
      5'd30:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[991:960];
      5'd31:
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d577 =
	      proc_m2_rf[1023:992];
    endcase
  end
  always@(proc_m1_elt_f2d or proc_m3_sbFlags)
  begin
    case (proc_m1_elt_f2d[43:39])
      5'd0:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[0];
      5'd1:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[1];
      5'd2:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[2];
      5'd3:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[3];
      5'd4:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[4];
      5'd5:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[5];
      5'd6:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[6];
      5'd7:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[7];
      5'd8:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[8];
      5'd9:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[9];
      5'd10:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[10];
      5'd11:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[11];
      5'd12:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[12];
      5'd13:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[13];
      5'd14:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[14];
      5'd15:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[15];
      5'd16:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[16];
      5'd17:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[17];
      5'd18:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[18];
      5'd19:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[19];
      5'd20:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[20];
      5'd21:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[21];
      5'd22:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[22];
      5'd23:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[23];
      5'd24:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[24];
      5'd25:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[25];
      5'd26:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[26];
      5'd27:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[27];
      5'd28:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[28];
      5'd29:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[29];
      5'd30:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[30];
      5'd31:
	  SEL_ARR_proc_m3_sbFlags_92_BIT_0_93_proc_m3_sb_ETC___d664 =
	      proc_m3_sbFlags[31];
    endcase
  end
  always@(proc_m1_elt_f2d or proc_m3_sbFlags)
  begin
    case (proc_m1_elt_f2d[30:26])
      5'd0:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[0];
      5'd1:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[1];
      5'd2:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[2];
      5'd3:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[3];
      5'd4:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[4];
      5'd5:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[5];
      5'd6:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[6];
      5'd7:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[7];
      5'd8:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[8];
      5'd9:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[9];
      5'd10:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[10];
      5'd11:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[11];
      5'd12:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[12];
      5'd13:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[13];
      5'd14:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[14];
      5'd15:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[15];
      5'd16:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[16];
      5'd17:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[17];
      5'd18:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[18];
      5'd19:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[19];
      5'd20:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[20];
      5'd21:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[21];
      5'd22:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[22];
      5'd23:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[23];
      5'd24:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[24];
      5'd25:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[25];
      5'd26:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[26];
      5'd27:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[27];
      5'd28:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[28];
      5'd29:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[29];
      5'd30:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[30];
      5'd31:
	  CASE_proc_m1_elt_f2d_BITS_30_TO_26_0_proc_m3_s_ETC__q3 =
	      proc_m3_sbFlags[31];
    endcase
  end
  always@(x_5__h82044 or proc_m3_sbFlags)
  begin
    case (x_5__h82044)
      5'd0:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[0];
      5'd1:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[1];
      5'd2:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[2];
      5'd3:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[3];
      5'd4:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[4];
      5'd5:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[5];
      5'd6:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[6];
      5'd7:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[7];
      5'd8:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[8];
      5'd9:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[9];
      5'd10:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[10];
      5'd11:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[11];
      5'd12:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[12];
      5'd13:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[13];
      5'd14:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[14];
      5'd15:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[15];
      5'd16:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[16];
      5'd17:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[17];
      5'd18:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[18];
      5'd19:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[19];
      5'd20:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[20];
      5'd21:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[21];
      5'd22:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[22];
      5'd23:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[23];
      5'd24:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[24];
      5'd25:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[25];
      5'd26:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[26];
      5'd27:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[27];
      5'd28:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[28];
      5'd29:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[29];
      5'd30:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[30];
      5'd31:
	  CASE_x_52044_0_proc_m3_sbFlags_BIT_0_1_proc_m3_ETC__q4 =
	      proc_m3_sbFlags[31];
    endcase
  end
  always@(proc_m7_elt_e2w or
	  proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 or
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1029 or
	  proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 or
	  IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1041 or
	  IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1043 or
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1045)
  begin
    case (proc_m7_elt_e2w[65:63])
      3'h0:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1029 ?
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 :
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034;
      3'h1:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1029 ?
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 :
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033;
      3'h4:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1041;
      3'h5:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1043;
      3'h6:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1045 ?
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033 :
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034;
      3'h7:
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1045 ?
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 :
		proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_proc_ETC___d1033;
      default: IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 =
		   proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034;
    endcase
  end
  always@(proc_m7_elt_e2w or
	  proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034 or
	  IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054 or
	  x__h91509 or y__h91353)
  begin
    case (proc_m7_elt_e2w[57:51])
      7'h63:
	  x_9__h91292 =
	      IF_proc_m7_elt_e2w_75_BITS_65_TO_63_025_EQ_0x0_ETC___d1054;
      7'h67: x_9__h91292 = x__h91509[8:0] + proc_m7_elt_e2w[79:71];
      7'h6F: x_9__h91292 = proc_m7_elt_e2w[50:42] + y__h91353;
      default: x_9__h91292 =
		   proc_m7_elt_e2w_75_BITS_50_TO_42_014_PLUS_0x4___d1034;
    endcase
  end
  always@(proc_m11_stalled or
	  proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 or
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1252 or
	  proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 or
	  IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1264 or
	  IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1266 or
	  SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1268)
  begin
    case (proc_m11_stalled[33:31])
      3'h0:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1252 ?
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 :
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257;
      3'h1:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1252 ?
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 :
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256;
      3'h4:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1264;
      3'h5:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      IF_SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc__ETC___d1266;
      3'h6:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1268 ?
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256 :
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257;
      3'h7:
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
	      SEL_ARR_proc_m2_rf_43_BITS_31_TO_0_44_proc_m2__ETC___d1268 ?
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 :
		proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_pr_ETC___d1256;
      default: IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 =
		   proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257;
    endcase
  end
  always@(proc_m11_stalled or
	  proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257 or
	  IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277 or
	  x__h100154 or y__h99996)
  begin
    case (proc_m11_stalled[25:19])
      7'h63:
	  x_10__h99929 =
	      IF_proc_m11_stalled_068_BITS_33_TO_31_248_EQ_0_ETC___d1277;
      7'h67: x_10__h99929 = x__h100154[8:0] + proc_m11_stalled[47:39];
      7'h6F: x_10__h99929 = proc_m11_stalled[18:10] + y__h99996;
      default: x_10__h99929 =
		   proc_m11_stalled_068_BITS_18_TO_10_237_PLUS_0x4___d1257;
    endcase
  end
  always@(proc_m4_elt_d2e or
	  proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834 or
	  proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840)
  begin
    case (proc_m4_elt_d2e[33:31])
      3'h0:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e[114:83] + proc_m4_elt_d2e[82:51];
      3'h1:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e[114:83] << proc_m4_elt_d2e[55:51];
      3'h2:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834[31] ?
		32'h00000001 :
		32'h0;
      3'h3:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      (proc_m4_elt_d2e[114:83] < proc_m4_elt_d2e[82:51]) ?
		32'h00000001 :
		32'h0;
      3'h4:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e[114:83] ^ proc_m4_elt_d2e[82:51];
      3'h5:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840;
      3'h6:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e[114:83] | proc_m4_elt_d2e[82:51];
      3'h7:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 =
	      proc_m4_elt_d2e[114:83] & proc_m4_elt_d2e[82:51];
    endcase
  end
  always@(proc_m4_elt_d2e or y__h86080 or y__h86209)
  begin
    case (proc_m4_elt_d2e[33:31])
      3'h0:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] + y__h86080;
      3'h1:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] << proc_m4_elt_d2e[43:39];
      3'h2:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      (proc_m4_elt_d2e[114:83] < y__h86080) ? 32'h00000001 : 32'h0;
      3'h3:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      (proc_m4_elt_d2e[114:83] < y__h86209) ? 32'h00000001 : 32'h0;
      3'h4:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] ^ y__h86080;
      3'h5:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] >> proc_m4_elt_d2e[43:39];
      3'h6:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] | y__h86080;
      3'h7:
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 =
	      proc_m4_elt_d2e[114:83] & y__h86080;
    endcase
  end
  always@(proc_m4_elt_d2e or
	  proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834 or
	  proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840)
  begin
    case (proc_m4_elt_d2e[33:31])
      3'h0:
	  CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7 =
	      proc_m4_elt_d2e_76_BITS_114_TO_83_97_MINUS_pro_ETC___d834;
      3'h5:
	  CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7 =
	      proc_m4_elt_d2e_76_BITS_114_TO_83_97_SRL_proc__ETC___d840;
      default: CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7 = 32'h0;
    endcase
  end
  always@(proc_m4_elt_d2e or
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850 or
	  _0_CONCAT_proc_m4_elt_d2e_76_BITS_114_TO_83_97__ETC___d857 or
	  CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7)
  begin
    case (proc_m4_elt_d2e[50:44])
      7'h0:
	  IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862 =
	      IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d850;
      7'h01:
	  IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862 =
	      (proc_m4_elt_d2e[33:31] == 3'h0) ?
		_0_CONCAT_proc_m4_elt_d2e_76_BITS_114_TO_83_97__ETC___d857[31:0] :
		32'h0;
      7'h20:
	  IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862 =
	      CASE_proc_m4_elt_d2e_BITS_33_TO_31_0x0_proc_m4_ETC__q7;
      default: IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862 =
		   32'h0;
    endcase
  end
  always@(proc_m4_elt_d2e or
	  IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826 or
	  x__h85909 or
	  IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862 or
	  x__h85972)
  begin
    case (proc_m4_elt_d2e[25:19])
      7'h13:
	  x_6__h85708 =
	      IF_proc_m4_elt_d2e_76_BITS_33_TO_31_95_EQ_0x0__ETC___d826;
      7'h17: x_6__h85708 = x__h85909 + { proc_m4_elt_d2e[50:31], 12'h0 };
      7'h33:
	  x_6__h85708 =
	      IF_proc_m4_elt_d2e_76_BITS_50_TO_44_28_EQ_0x0__ETC___d862;
      7'h37: x_6__h85708 = { proc_m4_elt_d2e[50:31], 12'h0 };
      7'h67, 7'h6F: x_6__h85708 = { 23'd0, x__h85972 };
      default: x_6__h85708 = 32'h0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        pgmInitBase <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pgmInitOfs <= `BSV_ASSIGNMENT_DELAY 7'd0;
	pgmInitOn <= `BSV_ASSIGNMENT_DELAY 1'd1;
	proc_m11_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m11_stalled <= `BSV_ASSIGNMENT_DELAY 154'd0;
	proc_m1_elt_f2d <= `BSV_ASSIGNMENT_DELAY 51'd0;
	proc_m1_full_f2d <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m2_rf <= `BSV_ASSIGNMENT_DELAY 1024'd0;
	proc_m3_sbFlags <= `BSV_ASSIGNMENT_DELAY 32'd0;
	proc_m4_elt_d2e <= `BSV_ASSIGNMENT_DELAY 154'd0;
	proc_m4_full_d2e <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m5_elt_w2d <= `BSV_ASSIGNMENT_DELAY 9'd0;
	proc_m5_full_w2d <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m6_eEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m7_elt_e2w <= `BSV_ASSIGNMENT_DELAY 186'd0;
	proc_m7_full_e2w <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m8_fEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m8_pc <= `BSV_ASSIGNMENT_DELAY 9'h0;
	proc_m8_pgm <= `BSV_ASSIGNMENT_DELAY 4096'd0;
	proc_m8_pinit <= `BSV_ASSIGNMENT_DELAY 1'd0;
	proc_m8_pinitOfs <= `BSV_ASSIGNMENT_DELAY 7'd0;
      end
    else
      begin
        if (pgmInitBase$EN)
	  pgmInitBase <= `BSV_ASSIGNMENT_DELAY pgmInitBase$D_IN;
	if (pgmInitOfs$EN)
	  pgmInitOfs <= `BSV_ASSIGNMENT_DELAY pgmInitOfs$D_IN;
	if (pgmInitOn$EN) pgmInitOn <= `BSV_ASSIGNMENT_DELAY pgmInitOn$D_IN;
	if (proc_m11_stall$EN)
	  proc_m11_stall <= `BSV_ASSIGNMENT_DELAY proc_m11_stall$D_IN;
	if (proc_m11_stalled$EN)
	  proc_m11_stalled <= `BSV_ASSIGNMENT_DELAY proc_m11_stalled$D_IN;
	if (proc_m1_elt_f2d$EN)
	  proc_m1_elt_f2d <= `BSV_ASSIGNMENT_DELAY proc_m1_elt_f2d$D_IN;
	if (proc_m1_full_f2d$EN)
	  proc_m1_full_f2d <= `BSV_ASSIGNMENT_DELAY proc_m1_full_f2d$D_IN;
	if (proc_m2_rf$EN)
	  proc_m2_rf <= `BSV_ASSIGNMENT_DELAY proc_m2_rf$D_IN;
	if (proc_m3_sbFlags$EN)
	  proc_m3_sbFlags <= `BSV_ASSIGNMENT_DELAY proc_m3_sbFlags$D_IN;
	if (proc_m4_elt_d2e$EN)
	  proc_m4_elt_d2e <= `BSV_ASSIGNMENT_DELAY proc_m4_elt_d2e$D_IN;
	if (proc_m4_full_d2e$EN)
	  proc_m4_full_d2e <= `BSV_ASSIGNMENT_DELAY proc_m4_full_d2e$D_IN;
	if (proc_m5_elt_w2d$EN)
	  proc_m5_elt_w2d <= `BSV_ASSIGNMENT_DELAY proc_m5_elt_w2d$D_IN;
	if (proc_m5_full_w2d$EN)
	  proc_m5_full_w2d <= `BSV_ASSIGNMENT_DELAY proc_m5_full_w2d$D_IN;
	if (proc_m6_eEpoch$EN)
	  proc_m6_eEpoch <= `BSV_ASSIGNMENT_DELAY proc_m6_eEpoch$D_IN;
	if (proc_m7_elt_e2w$EN)
	  proc_m7_elt_e2w <= `BSV_ASSIGNMENT_DELAY proc_m7_elt_e2w$D_IN;
	if (proc_m7_full_e2w$EN)
	  proc_m7_full_e2w <= `BSV_ASSIGNMENT_DELAY proc_m7_full_e2w$D_IN;
	if (proc_m8_fEpoch$EN)
	  proc_m8_fEpoch <= `BSV_ASSIGNMENT_DELAY proc_m8_fEpoch$D_IN;
	if (proc_m8_pc$EN)
	  proc_m8_pc <= `BSV_ASSIGNMENT_DELAY proc_m8_pc$D_IN;
	if (proc_m8_pgm$EN)
	  proc_m8_pgm <= `BSV_ASSIGNMENT_DELAY proc_m8_pgm$D_IN;
	if (proc_m8_pinit$EN)
	  proc_m8_pinit <= `BSV_ASSIGNMENT_DELAY proc_m8_pinit$D_IN;
	if (proc_m8_pinitOfs$EN)
	  proc_m8_pinitOfs <= `BSV_ASSIGNMENT_DELAY proc_m8_pinitOfs$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    pgmInitBase = 32'hAAAAAAAA;
    pgmInitOfs = 7'h2A;
    pgmInitOn = 1'h0;
    proc_m11_stall = 1'h0;
    proc_m11_stalled = 154'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    proc_m1_elt_f2d = 51'h2AAAAAAAAAAAA;
    proc_m1_full_f2d = 1'h0;
    proc_m2_rf =
	1024'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    proc_m3_sbFlags = 32'hAAAAAAAA;
    proc_m4_elt_d2e = 154'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    proc_m4_full_d2e = 1'h0;
    proc_m5_elt_w2d = 9'h0AA;
    proc_m5_full_w2d = 1'h0;
    proc_m6_eEpoch = 1'h0;
    proc_m7_elt_e2w = 186'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    proc_m7_full_e2w = 1'h0;
    proc_m8_fEpoch = 1'h0;
    proc_m8_pc = 9'h0AA;
    proc_m8_pgm =
	4096'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    proc_m8_pinit = 1'h0;
    proc_m8_pinitOfs = 7'h2A;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkTop

