Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 765224bbe44b4cc997b4d9ce7065dcec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_RAM(Bit_width=16)
Compiling module xil_defaultlib.Weight_RAM(Bit_width=16)
Compiling module xil_defaultlib.RES_RAM(Bit_width=16)
Compiling module xil_defaultlib.Simple_RAM(Bit_width=14,Instr_bi...
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Adder(Bit_width=16)
Compiling module xil_defaultlib.Compute_Processor
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.bin2bcd(W=16)
Compiling module xil_defaultlib.UART_TX_Flow_ctrl
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_RX_Flow_ctrl
Compiling module xil_defaultlib.myip
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
