// Seed: 3112196618
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri id_8,
    input uwire id_9,
    input wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14
);
  wire id_16;
  or primCall (id_14, id_10, id_0, id_5, id_11, id_8, id_16, id_13, id_12, id_6, id_9, id_4);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
