/*
 * Versal APU header file
 *
 * Copyright (c) 2020, Xilinx Inc
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the <organization> nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef APU_CPU_MODEL
#define APU_CPU_MODEL "cortex-a72-arm-cpu"
#endif

#define APU_COMMON_MR(n, cc, MR)					\
	compatible = APU_CPU_MODEL;					\
	device_type = "cpu";						\
	arm,ccsidr0 = <0x701fe00a>;					\
	arm,ccsidr1 = <0x201fe012>;					\
	reg = <n>;							\
	core-count = <cc>;						\
	arm,reset-hivecs = <1>;						\
	arm,rvbar = <0xffff0000>;					\
	arm,reset-cbar = <ACPU_GIC_CPUIF>;				\
	mr = <MR>;							\
	memory = <MR>;							\
	qemu,halt = <0x1>

#define APU_COMMON(n, cc)						\
	APU_COMMON_MR(n, cc, &amba_apu)

/*
 * When doing direct Linux boots, we expect the cores to start powered off
 * regardless of clock/reset/power register settings. QEMU's PSCI
 * implementation is responsible for releasing out of clock/reset/power gates.
 */
#define APU_SECONDARY(n)						\
	direct-lnx-start-powered-off = <1>;				\
	start-powered-off = <0>

