<profile>

<section name = "Vitis HLS Report for 'krnl_proj_split'" level="0">
<item name = "Date">Sat Jan 17 14:13:18 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">krnl_proj_split</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 3.100 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="input_split_U0">input_split, ?, ?, ?, ?, ?, ?, no</column>
<column name="Block_entry211_proc_U0">Block_entry211_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="matcher_engine_1720_16_U0">matcher_engine_1720_16_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="matcher_engine_957_214_U0">matcher_engine_957_214_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="merge_matches_U0">merge_matches, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">0, -, 592, 554, -</column>
<column name="Instance">138, -, 6354, 42888, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">10, 0, ~0, 10, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">3, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry211_proc_U0">Block_entry211_proc, 0, 0, 130, 29, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="input_split_U0">input_split, 0, 0, 877, 2812, 0</column>
<column name="matcher_engine_1720_16_U0">matcher_engine_1720_16_s, 21, 0, 409, 22586, 0</column>
<column name="matcher_engine_957_214_U0">matcher_engine_957_214_s, 117, 0, 1054, 3965, 0</column>
<column name="merge_matches_U0">merge_matches, 0, 0, 3708, 13200, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="bytes_channel_U">0, 133, 0, -, 2, 64, 128</column>
<column name="dest_channel_U">0, 5, 0, -, 3, 16, 48</column>
<column name="long_bytes_U">0, 9, 0, -, 64, 9, 576</column>
<column name="long_matches_U">0, 218, 0, -, 64, 33, 2112</column>
<column name="short_bytes_U">0, 9, 0, -, 64, 9, 576</column>
<column name="short_matches_U">0, 218, 0, -, 64, 33, 2112</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_bytes_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_dest_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="input_split_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="input_split_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bytes_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_dest_channel">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_bytes_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_dest_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bytes_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_dest_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, krnl_proj_split, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, krnl_proj_split, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, krnl_proj_split, return value</column>
<column name="input_stream_TDATA">in, 512, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TKEEP">in, 64, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 64, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 1, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 1, axis, input_stream_V_id_V, pointer</column>
<column name="input_stream_TDEST">in, 16, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="output_stream_TDATA">out, 512, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TKEEP">out, 64, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 64, axis, output_stream_V_strb_V, pointer</column>
<column name="output_stream_TUSER">out, 1, axis, output_stream_V_user_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TID">out, 1, axis, output_stream_V_id_V, pointer</column>
<column name="output_stream_TDEST">out, 16, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
