- ðŸ‘‹ Hi, Iâ€™m @akshay7895
- ðŸ‘€ Iâ€™m Design Verification engineer with experience in VIP developement and IP/SOC verification with developing FUll Chip TB ENV from scratch.
- ðŸŒ± I have knowledge of C, python, tsch scripting, verilog, system verilog, UVM.
- ðŸŒ± I have good exposure of computer architecture along with arm arhitecture.
- ðŸ“« How to reach me ...

<!---
akshay7895/akshay7895 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
