ISim log file
Running: E:\projects\VHDL_XIlinx\sync_sequence_detector\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/projects/VHDL_XIlinx/sync_sequence_detector/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Starting Simulation
SD = 0 state A, Q1 Q2 Q3 = 000   T = 0
SD = 1 state B, Q1 Q2 Q3 = 001   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
# restart
# run 5.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Starting Simulation
SD = 0 state A, Q1 Q2 Q3 = 000   T = 0
SD = 1 state B, Q1 Q2 Q3 = 001   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
SD = 0 state E, Q1 Q2 Q3 = 100   T = 0
SD = 1 state F, Q1 Q2 Q3 = 101   T = 1
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
SD = 1 state B, Q1 Q2 Q3 = 001   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
SD = 0 state E, Q1 Q2 Q3 = 100   T = 0
SD = 1 state F, Q1 Q2 Q3 = 101   T = 1
SD = 0 state A, Q1 Q2 Q3 = 000   T = 0
SD = 1 state B, Q1 Q2 Q3 = 001   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
SD = 0 state E, Q1 Q2 Q3 = 100   T = 0
SD = 0 state A, Q1 Q2 Q3 = 000   T = 0
Starting Simulation
SD = 0 state A, Q1 Q2 Q3 = 000   T = 0
SD = 1 state B, Q1 Q2 Q3 = 001   T = 0
SD = 1 state C, Q1 Q2 Q3 = 010   T = 0
SD = 0 state D, Q1 Q2 Q3 = 011   T = 0
