SIRFSOC_SPI_CLK_IDLE_STAT,VAR_0
SIRFSOC_SPI_CS_IDLE_STAT,VAR_1
SIRFSOC_SPI_CS_IO_MODE,VAR_2
SIRFSOC_SPI_DRV_POS_EDGE,VAR_3
SIRFSOC_SPI_FIFO_HC_OFFSET,VAR_4
SIRFSOC_SPI_FIFO_LC_OFFSET,VAR_5
SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK,FUNC_0
SIRFSOC_SPI_FIFO_SC_OFFSET,VAR_6
SIRFSOC_SPI_TRAN_MSB,VAR_7
SIRFSOC_USP_CS_HIGH_VALID,VAR_8
SIRFSOC_USP_LSB,VAR_9
SIRFSOC_USP_RXD_FALLING_EDGE,VAR_10
SIRFSOC_USP_SCLK_IDLE_STAT,VAR_11
SIRFSOC_USP_SYNC_MODE,VAR_12
SIRFSOC_USP_TFS_IO_INPUT,VAR_13
SIRFSOC_USP_TFS_IO_MODE,VAR_14
SIRFSOC_USP_TXD_FALLING_EDGE,VAR_15
SPI_CPHA,VAR_16
SPI_CPOL,VAR_17
SPI_CS_HIGH,VAR_18
SPI_LSB_FIRST,VAR_19
readl,FUNC_1
spi_master_get_devdata,FUNC_2
writel,FUNC_3
spi_sirfsoc_config_mode,FUNC_4
spi,VAR_20
sspi,VAR_21
regval,VAR_22
usp_mode1,VAR_23
