# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA.ip_user_files/bd/display_block/ip/display_block_rst_clk_wiz_0_85M_0/sim/display_block_rst_clk_wiz_0_85M_0.vhd" \

# Do not sort compile order
nosort
