\doxysection{srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl Class Reference}
\hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl}{}\label{classsrsran_1_1dmrs__pdcch__processor__impl}\index{srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}}


Describes a generic implementation of a DMRS for PDCCH processor.  




{\ttfamily \#include $<$dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+h$>$}



Inheritance diagram for srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=228pt]{d3/d85/classsrsran_1_1dmrs__pdcch__processor__impl__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=228pt]{d8/dc9/classsrsran_1_1dmrs__pdcch__processor__impl__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor__impl_a5c9c8528897171292300a90f58a3fd74}{dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl}} (std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pseudo__random__generator}{pseudo\+\_\+random\+\_\+generator}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{prg\+\_\+}})
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d}{map}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&grid, \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&config) \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{override}}
\begin{DoxyCompactList}\small\item\em Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} {\bfseries \texorpdfstring{$\sim$}{\string~}dmrs\+\_\+pdcch\+\_\+processor} ()=\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{default}}
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes a generic implementation of a DMRS for PDCCH processor. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl_a5c9c8528897171292300a90f58a3fd74}\label{classsrsran_1_1dmrs__pdcch__processor__impl_a5c9c8528897171292300a90f58a3fd74} 
\index{srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}!dmrs\_pdcch\_processor\_impl@{dmrs\_pdcch\_processor\_impl}}
\index{dmrs\_pdcch\_processor\_impl@{dmrs\_pdcch\_processor\_impl}!srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}}
\doxysubsubsection{\texorpdfstring{dmrs\_pdcch\_processor\_impl()}{dmrs\_pdcch\_processor\_impl()}}
{\footnotesize\ttfamily srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl (\begin{DoxyParamCaption}\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pseudo__random__generator}{pseudo\+\_\+random\+\_\+generator}} $>$}]{prg\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}


\begin{DoxyCode}{0}
\DoxyCodeLine{00081\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ prg(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{prg\_}}))}
\DoxyCodeLine{00082\ \ \ \{}
\DoxyCodeLine{00083\ \ \ \ \ srsran\_assert(prg,\ \textcolor{stringliteral}{"{}Invalid\ PRG."{}});}
\DoxyCodeLine{00084\ \ \ \}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d}\label{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d} 
\index{srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}!map@{map}}
\index{map@{map}!srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}}
\doxysubsubsection{\texorpdfstring{map()}{map()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+::map (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&}]{mapper,  }\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&}]{config }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em mapper} & Resource grid mapper interface. \\
\hline
\mbox{\texttt{ in}}  & {\em config} & Required configuration to generate and map the signal. \\
\hline
\end{DoxyParams}


Implements \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor_a2eea406f721579df033504452564c53c}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00070\ \{}
\DoxyCodeLine{00071\ \ \ srsran\_assert(config.precoding.get\_nof\_layers()\ ==\ 1,}
\DoxyCodeLine{00072\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}Number\ of\ layers\ (i.e.,\ \{\})\ must\ be\ one."{}},}
\DoxyCodeLine{00073\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ config.precoding.get\_nof\_layers());}
\DoxyCodeLine{00074\ \ \ srsran\_assert(config.precoding.get\_nof\_ports()\ >=\ 1,}
\DoxyCodeLine{00075\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}Number\ of\ ports\ (i.e.,\ \{\})\ must\ be\ equal\ to\ or\ greater\ than\ one."{}},}
\DoxyCodeLine{00076\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ config.precoding.get\_nof\_ports());}
\DoxyCodeLine{00077\ \ \ srsran\_assert(config.precoding.get\_nof\_prg()\ >=\ 1,}
\DoxyCodeLine{00078\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}Number\ of\ PRG\ (i.e.,\ \{\})\ must\ be\ equal\ to\ or\ greater\ than\ one."{}},}
\DoxyCodeLine{00079\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ config.precoding.get\_nof\_prg());}
\DoxyCodeLine{00080\ }
\DoxyCodeLine{00081\ \ \ \textcolor{comment}{//\ Number\ of\ DM-\/RS\ per\ symbol.}}
\DoxyCodeLine{00082\ \ \ \textcolor{keywordtype}{unsigned}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_dmrs\_symbol}}\ =\ config.rb\_mask.count()\ *\ NOF\_DMRS\_PER\_RB;}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ \ \ \textcolor{comment}{//\ Storage\ of\ modulated\ PDCCH\ data.}}
\DoxyCodeLine{00085\ \ \ \mbox{\hyperlink{classsrsran_1_1static__re__buffer}{static\_re\_buffer<1,\ MAX\_NOF\_DMRS>}}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{d\_pdcch}}(1,\ config.duration\ *\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_dmrs\_symbol}});}
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00087\ \ \ \textcolor{comment}{//\ Generate\ and\ map\ for\ each\ symbol\ of\ the\ PDCCH\ transmission.}}
\DoxyCodeLine{00088\ \ \ \textcolor{keywordflow}{for}\ (\textcolor{keywordtype}{unsigned}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol}}\ \ \ \ \ =\ config.start\_symbol\_index,}
\DoxyCodeLine{00089\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol\_end}}\ =\ config.start\_symbol\_index\ +\ config.duration,}
\DoxyCodeLine{00090\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_re}}\ \ \ \ \ \ \ \ \ =\ 0;}
\DoxyCodeLine{00091\ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol}}\ !=\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol\_end}};}
\DoxyCodeLine{00092\ \ \ \ \ \ \ \ ++\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol}},\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_re}}\ +=\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_dmrs\_symbol}})\ \{}
\DoxyCodeLine{00093\ \ \ \ \ \textcolor{comment}{//\ Get\ view\ for\ the\ current\ symbol.}}
\DoxyCodeLine{00094\ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1span}{span<cf\_t>}}\ sequence\ =\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{d\_pdcch}}.get\_slice(0).\mbox{\hyperlink{classsrsran_1_1span_ac5f02596fcb6e8f430a3e11e47a6d7e8}{subspan}}(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_re}},\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_dmrs\_symbol}});}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ \ \ \ \ \textcolor{comment}{//\ Generate\ sequence.}}
\DoxyCodeLine{00097\ \ \ \ \ sequence\_generation(sequence,\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{i\_symbol}},\ config);}
\DoxyCodeLine{00098\ \ \ \}}
\DoxyCodeLine{00099\ }
\DoxyCodeLine{00100\ \ \ \textcolor{comment}{//\ Map\ sequence.}}
\DoxyCodeLine{00101\ \ \ mapping(mapper,\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{d\_pdcch}},\ config);}
\DoxyCodeLine{00102\ \}}

\end{DoxyCode}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+h\item 
lib/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+cpp\end{DoxyCompactItemize}
