; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu7_hwmgr.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.pp_hwmgr_func = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_table_func = type { ptr, ptr, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.amdgpu_irq_src_funcs = type { ptr, ptr }
%struct.PP_TemperatureRange = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.profile_mode_setting = type { i8, i8, i8, i16, i8, i8, i8, i16 }
%struct.pp_hwmgr = type { ptr, i32, i32, i32, i8, i8, i8, %struct.mutex, %struct.mutex, i32, ptr, ptr, ptr, i32, ptr, i8, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, ptr, %struct.phm_platform_descriptor, ptr, ptr, ptr, i8, i32, %struct.phm_dynamic_state_info, ptr, ptr, ptr, i32, %struct.pp_thermal_controller_info, i8, i32, i8, i32, %struct.phm_microcode_version_info, i32, ptr, ptr, ptr, ptr, ptr, i32, i8, i8, i32, i32, i32, i32, i8, i32, i32, i32, [6 x i32], [6 x i32], i8 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.phm_platform_descriptor = type { [7 x i32], i32, %struct.PP_Clocks, %struct.PP_Clocks, i32, i32, i32, i32, i32, i32, i16, i32, i32, i32, i32, i32, i16, i32, i8, i16, i32, i32, i32, i32, i8 }
%struct.PP_Clocks = type { i32, i32, i32, i32, i32, i32 }
%struct.phm_dynamic_state_info = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.phm_clock_and_voltage_limits, %struct.phm_clock_and_voltage_limits, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.phm_clock_and_voltage_limits = type { i32, i32, i32, i16, i16, i16, i16 }
%struct.pp_thermal_controller_info = type { i8, i8, i8, i8, %struct.pp_fan_info, %struct.pp_advance_fan_control_parameters }
%struct.pp_fan_info = type { i8, i8, i32, i32 }
%struct.pp_advance_fan_control_parameters = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i8, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i32, i32, i16, i16, i16 }
%struct.phm_microcode_version_info = type { i32, i32, i32, i32 }
%struct.pp_atomctrl_gpio_pin_assignment = type { i16, i8 }
%struct.phm_ppt_v1_voltage_lookup_record = type { i16, i16, i16, i16, i16 }
%struct.phm_ppt_v1_information = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.phm_clock_and_voltage_limits, %struct.phm_clock_and_voltage_limits, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i16, i16, i16, i16, i16, i16 }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.99, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.81, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.91, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.81 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.91 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.2 }
%union.anon.2 = type { %struct.raw_spinlock }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.98], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.98 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.95] }
%struct.anon.95 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.99 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.110, i32, i32, i32, i32 }
%union.anon.110 = type { %struct.anon.112 }
%struct.anon.112 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.80, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.80 = type { ptr }
%struct.cgs_ops = type { ptr, ptr, ptr, ptr, ptr }
%struct.phm_ppt_v1_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_clock_voltage_dependency_record = type { i32, i8, i8, i8, i16, i16, i16, i16, i16, i8, i8, i8, i32 }
%struct.phm_ppt_v1_voltage_lookup_table = type { i32, [0 x %struct.phm_ppt_v1_voltage_lookup_record] }
%struct.smu7_hwmgr = type { %struct.smu7_dpm_table, %struct.smu7_dpm_table, %struct.smu7_odn_dpm_table, %struct.smu7_mclk_latency_table, [8 x i32], i32, i32, i32, i32, i32, i32, %struct.smu7_clock_registers, i8, i16, i8, i16, i16, i32, i32, i32, %struct.smu7_leakage_voltage, %struct.smu7_leakage_voltage, %struct.smu7_leakage_voltage, i32, i32, i32, i16, i16, i16, i16, i8, %struct.smu7_vbios_boot_state, i8, i8, i8, i8, i8, i8, i8, i32, i32, %struct.pp_atomctrl_voltage_table, %struct.pp_atomctrl_voltage_table, %struct.pp_atomctrl_voltage_table, %struct.pp_atomctrl_voltage_table, i32, i32, i32, i32, i32, i16, i8, i8, i8, i8, i8, i32, i8, i8, i8, i32, i8, i8, i8, i8, i32, i32, i8, %struct.smu7_display_timing, %struct.smu7_thermal_temperature_setting, %struct.smu7_dpmlevel_enable_mask, i32, i32, i32, i32, i32, %struct.smu7_pcie_perf_range, %struct.smu7_pcie_perf_range, %struct.smu7_pcie_perf_range, %struct.smu7_pcie_perf_range, i8, i8, i32, i32, i32, i8, i8, i8, i8, i8, i8, i32, i32, i32, i8, i32, i8, i32, i32, i16, i16, i32, %struct.profile_mode_setting, i32, i32, i8, %struct._AtomCtrl_HiLoLeakageOffsetTable, %struct._AtomCtrl_EDCLeakgeTable }
%struct.smu7_dpm_table = type { %struct.smu7_single_dpm_table, %struct.smu7_single_dpm_table, %struct.smu7_single_dpm_table, %struct.smu7_single_dpm_table, %struct.smu7_single_dpm_table, %struct.smu7_single_dpm_table }
%struct.smu7_single_dpm_table = type { i32, [8 x %struct.smu7_dpm_level] }
%struct.smu7_dpm_level = type { i8, i32, i32 }
%struct.smu7_odn_dpm_table = type { %struct.phm_odn_clock_levels, %struct.phm_odn_clock_levels, %struct.smu7_odn_clock_voltage_dependency_table, %struct.smu7_odn_clock_voltage_dependency_table, i32, i32, i32 }
%struct.phm_odn_clock_levels = type { i32, i32, i32, i32, [8 x %struct.phm_odn_performance_level] }
%struct.phm_odn_performance_level = type { i32, i32, i8 }
%struct.smu7_odn_clock_voltage_dependency_table = type { i32, [8 x %struct.phm_ppt_v1_clock_voltage_dependency_record] }
%struct.smu7_mclk_latency_table = type { i32, [8 x %struct.smu7_mclk_latency_entries] }
%struct.smu7_mclk_latency_entries = type { i32, i32 }
%struct.smu7_clock_registers = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu7_leakage_voltage = type { i16, [8 x i16], [8 x i16] }
%struct.smu7_vbios_boot_state = type { i16, i16, i16, i16, i32, i32, i16, i16 }
%struct.pp_atomctrl_voltage_table = type { i32, i32, i32, [32 x %struct.pp_atomctrl_voltage_table_entry] }
%struct.pp_atomctrl_voltage_table_entry = type { i16, i32 }
%struct.smu7_display_timing = type { i32, i32, i32 }
%struct.smu7_thermal_temperature_setting = type { i32, i32, i32 }
%struct.smu7_dpmlevel_enable_mask = type { i32, i32, i32, i32, i32, i32, i32 }
%struct.smu7_pcie_perf_range = type { i16, i16 }
%struct._AtomCtrl_HiLoLeakageOffsetTable = type { i16, i16, i16 }
%struct._AtomCtrl_EDCLeakgeTable = type { [24 x i32] }
%struct.phm_cac_tdp_table = type { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8 }
%struct.phm_ppt_v1_mm_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_ppt_v1_mm_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_mm_clock_voltage_dependency_record = type { i32, i32, i32, i32, i32, i8, i16, i16, i16, i8 }
%struct.phm_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_clock_voltage_dependency_record] }
%struct.phm_clock_voltage_dependency_record = type { i32, i32 }
%struct.phm_vce_clock_voltage_dependency_table = type { i8, [0 x %struct.phm_vce_clock_voltage_dependency_record] }
%struct.phm_vce_clock_voltage_dependency_record = type { i32, i32, i32 }
%struct.phm_uvd_clock_voltage_dependency_table = type { i8, [0 x %struct.phm_uvd_clock_voltage_dependency_record] }
%struct.phm_uvd_clock_voltage_dependency_record = type { i32, i32, i32 }
%struct.phm_samu_clock_voltage_dependency_table = type { i8, [0 x %struct.phm_samu_clock_voltage_dependency_record] }
%struct.phm_samu_clock_voltage_dependency_record = type { i32, i32 }
%struct.phm_acp_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_acp_clock_voltage_dependency_record] }
%struct.phm_acp_clock_voltage_dependency_record = type { i32, i32 }
%struct.phm_phase_shedding_limits_table = type { i32, [0 x %struct.phm_phase_shedding_limits_record] }
%struct.phm_phase_shedding_limits_record = type { i32, i32, i32 }
%struct.phm_cac_leakage_table = type { i32, [0 x %union.phm_cac_leakage_record] }
%union.phm_cac_leakage_record = type { %struct.anon }
%struct.anon = type { i16, i32 }
%struct.pp_power_state = type { i32, %struct.PP_StateLinkedList, %struct.PP_StateLinkedList, %struct.PP_StateClassificationBlock, %struct.PP_StateValidationBlock, %struct.PP_StatePcieBlock, %struct.PP_StateDisplayBlock, %struct.PP_StateMemroyBlock, %struct.PP_TemperatureRange, %struct.PP_StateSoftwareAlgorithmBlock, %struct.PP_UVD_CLOCKS, %struct.pp_hw_power_state }
%struct.PP_StateLinkedList = type { ptr, ptr }
%struct.PP_StateClassificationBlock = type { i32, i32, i32, i8, i8 }
%struct.PP_StateValidationBlock = type { i8, i8, i8 }
%struct.PP_StatePcieBlock = type { i32 }
%struct.PP_StateDisplayBlock = type { i8, i8, i32, i32, i32, i8 }
%struct.PP_StateMemroyBlock = type { i8, i8, [3 x i8] }
%struct.PP_StateSoftwareAlgorithmBlock = type { i8, i8 }
%struct.PP_UVD_CLOCKS = type { i32, i32 }
%struct.pp_hw_power_state = type { i32 }
%struct.smu7_power_state = type { i32, %struct.smu7_uvd_clocks, %struct.smu7_vce_clocks, i32, i16, i8, i32, [2 x %struct.smu7_performance_level] }
%struct.smu7_uvd_clocks = type { i32, i32 }
%struct.smu7_vce_clocks = type { i32, i32 }
%struct.smu7_performance_level = type { i32, i32, i16, i16 }
%struct.phm_ppt_v1_pcie_table = type { i32, [0 x %struct.phm_ppt_v1_pcie_record] }
%struct.phm_ppt_v1_pcie_record = type { i8, i8, i16, i16, i32 }
%struct._ATOM_FIRMWARE_INFO_V2_2 = type { %struct._ATOM_COMMON_TABLE_HEADER, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i16, i16, i16, i32, i32, i8, [3 x i8], i32, i32, i16, i16, i16, i16, %union._ATOM_FIRMWARE_CAPABILITY_ACCESS, i16, i16, i16, i8, i8, %struct._PRODUCT_BRANDING, i8, i16, i16, [3 x i32] }
%struct._ATOM_COMMON_TABLE_HEADER = type { i16, i8, i8 }
%union._ATOM_FIRMWARE_CAPABILITY_ACCESS = type { %struct._ATOM_FIRMWARE_CAPABILITY }
%struct._ATOM_FIRMWARE_CAPABILITY = type { i16 }
%struct._PRODUCT_BRANDING = type { i8 }
%struct.phm_set_power_state_input = type { ptr, ptr }
%struct.PHM_PerformanceLevel = type { i32, i32, i32, i32, i32, i32 }
%struct.amd_pp_clocks = type { i32, [16 x i32], [16 x i32] }
%struct.pp_clock_levels_with_latency = type { i32, [16 x %struct.pp_clock_with_latency] }
%struct.pp_clock_with_latency = type { i32, i32 }
%struct.dm_pp_wm_sets_with_clock_ranges = type { i32, [4 x %struct.dm_pp_clock_range_for_wm_set] }
%struct.dm_pp_clock_range_for_wm_set = type { i32, i32, i32, i32, i32 }
%struct.polaris10_smumgr = type <{ %struct.smu7_smumgr, i8, %struct.SMU74_Discrete_DpmTable, %struct.SMU74_Discrete_Ulv, %struct.SMU74_Discrete_PmFuses, [3 x i8], [8 x %struct.polaris10_range_table], ptr, [8 x i32], %struct.pp_atomctrl_mc_reg_table }>
%struct.smu7_smumgr = type { %struct.smu7_buffer_entry, %struct.smu7_buffer_entry, ptr, i32, i32, i32, i32, i32, i32, i8, i32, i32 }
%struct.smu7_buffer_entry = type { i32, i64, ptr, ptr }
%struct.SMU74_Discrete_DpmTable = type { %struct.SMU74_PIDController, %struct.SMU74_PIDController, %struct.SMU74_PIDController, i32, i32, i32, i32, %struct.SMIO_Table, %struct.SMIO_Table, i32, [16 x i8], [16 x i8], [16 x i8], i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16, i16, i16, i16, [1 x i32], [8 x %struct.SMU74_Discrete_GraphicsLevel], %struct.SMU74_Discrete_MemoryLevel, [4 x %struct.SMU74_Discrete_MemoryLevel], [8 x %struct.SMU74_Discrete_LinkLevel], %struct.SMU74_Discrete_ACPILevel, [8 x %struct.SMU74_Discrete_UvdLevel], [8 x %struct.SMU74_Discrete_ExtClkLevel], [8 x %struct.SMU74_Discrete_ExtClkLevel], [8 x %struct.SMU74_Discrete_ExtClkLevel], %struct.SMU74_Discrete_Ulv, [4 x [8 x i8]], i32, [32 x i32], i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16, i16, i8, i8, i16, i8, i8, i16, i16, i8, i8, i8, i8, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, [5 x [3 x [1 x i16]]], [5 x [3 x [1 x i16]]], i16, i16, i16, i16, i16, i16, i32, i32, i8, i8, i8, i8, [8 x i8], %struct.SMU_ClockStretcherDataTable, %struct.SMU_CKS_LOOKUPTable, i32, [8 x %struct.sclkFcwRange_t], [2 x %struct.GB_VDROOP_TABLE_t], [2 x %struct.SMU_QuadraticCoeffs] }
%struct.SMU74_PIDController = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.SMIO_Table = type { [4 x %struct.SMIO_Pattern] }
%struct.SMIO_Pattern = type { i16, i8, i8 }
%struct.SMU74_Discrete_GraphicsLevel = type { i32, i8, i8, i16, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, %struct.SMU_SclkSetting }
%struct.SMU_SclkSetting = type { i32, i16, i16, i16, i8, i8, i16, i16, i16, i16, i16, i16 }
%struct.SMU74_Discrete_MemoryLevel = type { i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8 }
%struct.SMU74_Discrete_LinkLevel = type { i8, i8, i8, i8, i32, i32, i16, i16 }
%struct.SMU74_Discrete_ACPILevel = type { i32, i32, i32, i8, i8, i8, i8, i32, i32, %struct.SMU_SclkSetting }
%struct.SMU74_Discrete_UvdLevel = type { i32, i32, i32, i8, i8, [2 x i8] }
%struct.SMU74_Discrete_ExtClkLevel = type { i32, i32, i8, [3 x i8] }
%struct.SMU_ClockStretcherDataTable = type { [4 x %struct.SMU_ClockStretcherDataTableEntry] }
%struct.SMU_ClockStretcherDataTableEntry = type { i8, i8, i16 }
%struct.SMU_CKS_LOOKUPTable = type { [4 x %struct.SMU_CKS_LOOKUPTableEntry] }
%struct.SMU_CKS_LOOKUPTableEntry = type { i16, i16, i8, [3 x i8] }
%struct.sclkFcwRange_t = type { i8, i8, i16, i16, i16 }
%struct.GB_VDROOP_TABLE_t = type { i32, i32, i32, i32 }
%struct.SMU_QuadraticCoeffs = type { i32, i32, i16, i8, i8 }
%struct.SMU74_Discrete_Ulv = type { i32, i32, i16, i8, i8, i16, i16 }
%struct.SMU74_Discrete_PmFuses = type { [8 x i8], [8 x i8], [8 x i8], i8, i8, i8, i8, i16, i8, i8, i8, i8, i8, i8, [16 x i8], i16, i16, i16, i16, [16 x i8], i8, i8, [2 x i8], i16, i16, [3 x i16], i16, [3 x %struct.SMU_QuadraticCoeffs], %struct.SMU_QuadraticCoeffs, %struct.SMU_QuadraticCoeffs, %struct.SMU_QuadraticCoeffs, i32, i16, i16, i32 }
%struct.polaris10_range_table = type { i32, i32 }
%struct.pp_atomctrl_mc_reg_table = type { i8, i8, [20 x %struct.pp_atomctrl_mc_reg_entry], [32 x %struct.pp_atomctrl_mc_register_address] }
%struct.pp_atomctrl_mc_reg_entry = type { i32, [32 x i32] }
%struct.pp_atomctrl_mc_register_address = type { i16, i8 }
%struct.amd_pp_simple_clock_info = type { i32, i32, i32 }
%struct._ATOM_PPLIB_CI_CLOCK_INFO = type <{ i16, i8, i16, i8, i8, i16 }>
%struct._ATOM_Tonga_POWERPLAYTABLE = type <{ %struct._ATOM_COMMON_TABLE_HEADER, i8, i16, i32, i32, i16, i16, i32, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, [6 x i16] }>
%struct._ATOM_Tonga_State = type <{ i8, i8, i8, i8, i8, i8, i8, i8, i16, i32, i16, [4 x i8] }>
%struct._ATOM_Tonga_MCLK_Dependency_Table = type { i8, i8, [1 x %struct._ATOM_Tonga_MCLK_Dependency_Record] }
%struct._ATOM_Tonga_MCLK_Dependency_Record = type <{ i8, i16, i16, i16, i32, i16 }>
%struct._ATOM_Tonga_SCLK_Dependency_Table = type { i8, i8, [1 x %struct._ATOM_Tonga_SCLK_Dependency_Record] }
%struct._ATOM_Tonga_SCLK_Dependency_Record = type <{ i8, i16, i32, i16, i8, i8 }>
%struct._ATOM_Polaris_SCLK_Dependency_Table = type { i8, i8, [1 x %struct._ATOM_Polaris_SCLK_Dependency_Record] }
%struct._ATOM_Polaris_SCLK_Dependency_Record = type <{ i8, i16, i32, i16, i8, i8, i32 }>
%struct.amdgpu_asic_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@DIDTEDCConfig_P12 = dso_local global { [25 x i32], [60 x i8] } { [25 x i32] [i32 21, i32 22, i32 23, i32 24, i32 20, i32 19, i32 85, i32 86, i32 87, i32 88, i32 84, i32 83, i32 117, i32 118, i32 119, i32 120, i32 116, i32 115, i32 53, i32 54, i32 55, i32 56, i32 52, i32 51, i32 -1], [60 x i8] zeroinitializer }, align 32
@smu7_get_sleep_divider_id_from_clock._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"_rs.lock\00", [23 x i8] zeroinitializer }, align 32
@__func__.smu7_get_sleep_divider_id_from_clock = private unnamed_addr constant [37 x i8] c"smu7_get_sleep_divider_id_from_clock\00", align 1
@smu7_get_sleep_divider_id_from_clock._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_sleep_divider_id_from_clock, ptr @.str.2, i32 5751, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"\014amdgpu: %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c\00", [34 x i8] zeroinitializer }, align 32
@smu7_get_sleep_divider_id_from_clock._entry_ptr = internal global ptr @smu7_get_sleep_divider_id_from_clock._entry, section ".printk_index", align 4
@.str.3 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"Engine clock can't satisfy stutter requirement!\00", [48 x i8] zeroinitializer }, align 32
@smu7_hwmgr_funcs = internal constant { %struct.pp_hwmgr_func, [76 x i8] } { %struct.pp_hwmgr_func { ptr @smu7_hwmgr_backend_init, ptr @smu7_hwmgr_backend_fini, ptr @smu7_setup_asic_task, ptr @smu7_get_power_state_size, ptr @smu7_apply_state_adjust_rules, ptr null, ptr @smu7_force_dpm_level, ptr @smu7_enable_dpm_tasks, ptr @smu7_disable_dpm_tasks, ptr @smu7_dpm_patch_boot_state, ptr @smu7_get_pp_table_entry, ptr @smu7_get_number_of_powerplay_table_entries, ptr @smu7_powerdown_uvd, ptr @smu7_powergate_vce, ptr @smu7_powergate_uvd, ptr null, ptr @smu7_dpm_get_mclk, ptr @smu7_dpm_get_sclk, ptr @smu7_set_power_state_tasks, ptr @smu7_notify_smc_display_config_after_ps_adjustment, ptr null, ptr @smu7_display_configuration_changed_task, ptr @smu7_disable_clock_power_gating, ptr @smu7_update_clock_gatings, ptr @smu7_set_max_fan_rpm_output, ptr @smu7_set_max_fan_pwm_output, ptr @smu7_thermal_stop_thermal_controller, ptr @smu7_fan_ctrl_get_fan_speed_info, ptr @smu7_set_fan_control_mode, ptr @smu7_get_fan_control_mode, ptr @smu7_fan_ctrl_set_fan_speed_pwm, ptr @smu7_fan_ctrl_get_fan_speed_pwm, ptr @smu7_fan_ctrl_set_fan_speed_rpm, ptr @smu7_fan_ctrl_get_fan_speed_rpm, ptr @smu7_fan_ctrl_reset_fan_speed_to_default, ptr @smu7_thermal_ctrl_uninitialize_thermal_controller, ptr @smu7_register_irq_handlers, ptr @smu7_check_smc_update_required_for_display_configuration, ptr @smu7_check_states_equal, ptr null, ptr null, ptr null, ptr @smu7_get_performance_level, ptr null, ptr @smu7_get_clock_by_type, ptr @smu7_get_clock_by_type_with_latency, ptr null, ptr @smu7_set_watermarks_for_clocks_ranges, ptr null, ptr @smu7_get_max_high_clocks, ptr @smu7_power_off_asic, ptr @smu7_force_clock_level, ptr @smu7_print_clock_levels, ptr @smu7_powergate_gfx, ptr @smu7_get_sclk_od, ptr @smu7_set_sclk_od, ptr @smu7_get_mclk_od, ptr @smu7_set_mclk_od, ptr @smu7_read_sensor, ptr @smu7_avfs_control, ptr @smu7_thermal_disable_alert, ptr null, ptr null, ptr @smu7_start_thermal_controller, ptr @smu7_notify_cac_buffer_info, ptr null, ptr @smu7_get_thermal_temperature_range, ptr @smu7_get_power_profile_mode, ptr @smu7_set_power_profile_mode, ptr @smu7_odn_edit_dpm_table, ptr null, ptr @smu7_set_power_limit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @smu7_baco_get_capability, ptr @smu7_baco_get_state, ptr @smu7_baco_set_state, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [76 x i8] zeroinitializer }, align 32
@pptable_funcs = external dso_local constant %struct.pp_table_func, align 4
@pptable_v1_0_funcs = external dso_local constant %struct.pp_table_func, align 4
@smu7_hwmgr_backend_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.4, ptr @.str.5, ptr @.str.2, i32 2926, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"\016amdgpu: Get EVV Voltage Failed.  Abort Driver loading!\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"smu7_hwmgr_backend_init\00", [40 x i8] zeroinitializer }, align 32
@smu7_hwmgr_backend_init._entry_ptr = internal global ptr @smu7_hwmgr_backend_init._entry, section ".printk_index", align 4
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@smu7_get_evv_voltages._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_get_evv_voltages = private unnamed_addr constant [22 x i8] c"smu7_get_evv_voltages\00", align 1
@smu7_get_evv_voltages._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_evv_voltages, ptr @.str.2, i32 2035, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_evv_voltages._entry_ptr = internal global ptr @smu7_get_evv_voltages._entry, section ".printk_index", align 4
@.str.6 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Invalid VDDGFX value!\00", [42 x i8] zeroinitializer }, align 32
@smu7_get_evv_voltages._entry.7 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.8, ptr @__func__.smu7_get_evv_voltages, ptr @.str.2, i32 2044, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"\016amdgpu: Error retrieving EVV voltage value!\0A\00", [49 x i8] zeroinitializer }, align 32
@smu7_get_evv_voltages._entry_ptr.9 = internal global ptr @smu7_get_evv_voltages._entry.7, section ".printk_index", align 4
@smu7_get_evv_voltages.__UNIQUE_ID_ddebug343 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @__func__.smu7_get_evv_voltages, ptr @.str.2, ptr @.str.11, i8 2, i8 6, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.10 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"amdgpu\00", [25 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"failed to retrieving EVV voltage!\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: failed to retrieving EVV voltage!\0A\00", [53 x i8] zeroinitializer }, align 32
@smu7_patch_ppt_v1_with_vdd_leakage._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.2, i32 2112, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [71 x i8], [57 x i8] } { [71 x i8] c"\013amdgpu: Voltage value looks like a Leakage ID but it's not patched \0A\00", [57 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"smu7_patch_ppt_v1_with_vdd_leakage\00", [61 x i8] zeroinitializer }, align 32
@smu7_patch_ppt_v1_with_vdd_leakage._entry_ptr = internal global ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry, section ".printk_index", align 4
@phm_add_voltage._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.phm_add_voltage = private unnamed_addr constant [16 x i8] c"phm_add_voltage\00", align 1
@phm_add_voltage._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.phm_add_voltage, ptr @.str.2, i32 2201, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@phm_add_voltage._entry_ptr = internal global ptr @phm_add_voltage._entry, section ".printk_index", align 4
@.str.15 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Lookup Table empty.\00", [44 x i8] zeroinitializer }, align 32
@phm_add_voltage._rs.16 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@phm_add_voltage._entry.17 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.phm_add_voltage, ptr @.str.2, i32 2203, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@phm_add_voltage._entry_ptr.18 = internal global ptr @phm_add_voltage._entry.17, section ".printk_index", align 4
@phm_add_voltage._rs.19 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@phm_add_voltage._entry.20 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.phm_add_voltage, ptr @.str.2, i32 2207, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@phm_add_voltage._entry_ptr.21 = internal global ptr @phm_add_voltage._entry.20, section ".printk_index", align 4
@.str.22 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Lookup Table is full.\00", [42 x i8] zeroinitializer }, align 32
@smu7_sort_lookup_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_sort_lookup_table = private unnamed_addr constant [23 x i8] c"smu7_sort_lookup_table\00", align 1
@smu7_sort_lookup_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_sort_lookup_table, ptr @.str.2, i32 2306, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_sort_lookup_table._entry_ptr = internal global ptr @smu7_sort_lookup_table._entry, section ".printk_index", align 4
@.str.23 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Lookup table is empty\00", [42 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_set_private_data_based_on_pptable_v1 = private unnamed_addr constant [42 x i8] c"smu7_set_private_data_based_on_pptable_v1\00", align 1
@smu7_set_private_data_based_on_pptable_v1._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v1, ptr @.str.2, i32 2408, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry_ptr = internal global ptr @smu7_set_private_data_based_on_pptable_v1._entry, section ".printk_index", align 4
@.str.24 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"VDD dependency on SCLK table is missing.\00", [55 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._rs.25 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry.26 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v1, ptr @.str.2, i32 2411, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry_ptr.27 = internal global ptr @smu7_set_private_data_based_on_pptable_v1._entry.26, section ".printk_index", align 4
@.str.28 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"VDD dependency on SCLK table has to have is missing.\00", [43 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._rs.29 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry.30 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v1, ptr @.str.2, i32 2415, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry_ptr.31 = internal global ptr @smu7_set_private_data_based_on_pptable_v1._entry.30, section ".printk_index", align 4
@.str.32 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"VDD dependency on MCLK table is missing\00", [56 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._rs.33 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry.34 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v1, ptr @.str.2, i32 2418, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v1._entry_ptr.35 = internal global ptr @smu7_set_private_data_based_on_pptable_v1._entry.34, section ".printk_index", align 4
@.str.36 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"VDD dependency on MCLK table has to have is missing.\00", [43 x i8] zeroinitializer }, align 32
@smu7_patch_ppt_v0_with_vdd_leakage._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.37, ptr @.str.2, i32 2595, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"smu7_patch_ppt_v0_with_vdd_leakage\00", [61 x i8] zeroinitializer }, align 32
@smu7_patch_ppt_v0_with_vdd_leakage._entry_ptr = internal global ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry, section ".printk_index", align 4
@smu7_set_private_data_based_on_pptable_v0._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_set_private_data_based_on_pptable_v0 = private unnamed_addr constant [42 x i8] c"smu7_set_private_data_based_on_pptable_v0\00", align 1
@smu7_set_private_data_based_on_pptable_v0._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v0, ptr @.str.2, i32 2801, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry_ptr = internal global ptr @smu7_set_private_data_based_on_pptable_v0._entry, section ".printk_index", align 4
@.str.38 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"VDDC dependency on SCLK table is missing. This table is mandatory\00", [62 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._rs.39 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry.40 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v0, ptr @.str.2, i32 2804, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry_ptr.41 = internal global ptr @smu7_set_private_data_based_on_pptable_v0._entry.40, section ".printk_index", align 4
@.str.42 = internal constant { [78 x i8], [50 x i8] } { [78 x i8] c"VDDC dependency on SCLK table has to have is missing. This table is mandatory\00", [50 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._rs.43 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry.44 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v0, ptr @.str.2, i32 2808, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry_ptr.45 = internal global ptr @smu7_set_private_data_based_on_pptable_v0._entry.44, section ".printk_index", align 4
@.str.46 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"VDDC dependency on MCLK table is missing. This table is mandatory\00", [62 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._rs.47 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry.48 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_private_data_based_on_pptable_v0, ptr @.str.2, i32 2811, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_private_data_based_on_pptable_v0._entry_ptr.49 = internal global ptr @smu7_set_private_data_based_on_pptable_v0._entry.48, section ".printk_index", align 4
@.str.50 = internal constant { [77 x i8], [51 x i8] } { [77 x i8] c"VDD dependency on MCLK table has to have is missing. This table is mandatory\00", [51 x i8] zeroinitializer }, align 32
@__func__.smu7_setup_asic_task = private unnamed_addr constant [21 x i8] c"smu7_setup_asic_task\00", align 1
@smu7_setup_asic_task._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4833, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr = internal global ptr @smu7_setup_asic_task._entry, section ".printk_index", align 4
@smu7_setup_asic_task._entry.53 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4837, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr.54 = internal global ptr @smu7_setup_asic_task._entry.53, section ".printk_index", align 4
@smu7_setup_asic_task._entry.57 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4841, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr.58 = internal global ptr @smu7_setup_asic_task._entry.57, section ".printk_index", align 4
@smu7_setup_asic_task._entry.61 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4845, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr.62 = internal global ptr @smu7_setup_asic_task._entry.61, section ".printk_index", align 4
@smu7_setup_asic_task._entry.65 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4849, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr.66 = internal global ptr @smu7_setup_asic_task._entry.65, section ".printk_index", align 4
@smu7_setup_asic_task._entry.69 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_asic_task, ptr @.str.2, i32 4853, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_asic_task._entry_ptr.70 = internal global ptr @smu7_setup_asic_task._entry.69, section ".printk_index", align 4
@smu7_apply_state_adjust_rules._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_apply_state_adjust_rules = private unnamed_addr constant [30 x i8] c"smu7_apply_state_adjust_rules\00", align 1
@smu7_apply_state_adjust_rules._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_apply_state_adjust_rules, ptr @.str.2, i32 3300, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_apply_state_adjust_rules._entry_ptr = internal global ptr @smu7_apply_state_adjust_rules._entry, section ".printk_index", align 4
@.str.72 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"VI should always have 2 performance levels\00", [53 x i8] zeroinitializer }, align 32
@cast_phw_smu7_power_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.cast_phw_smu7_power_state = private unnamed_addr constant [26 x i8] c"cast_phw_smu7_power_state\00", align 1
@cast_phw_smu7_power_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.cast_phw_smu7_power_state, ptr @.str.2, i32 183, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@cast_phw_smu7_power_state._entry_ptr = internal global ptr @cast_phw_smu7_power_state._entry, section ".printk_index", align 4
@.str.73 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Invalid Powerstate Type!\00", [39 x i8] zeroinitializer }, align 32
@__func__.smu7_enable_dpm_tasks = private unnamed_addr constant [22 x i8] c"smu7_enable_dpm_tasks\00", align 1
@smu7_enable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1513, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr = internal global ptr @smu7_enable_dpm_tasks._entry, section ".printk_index", align 4
@smu7_enable_dpm_tasks._rs.75 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.76 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1518, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.77 = internal global ptr @smu7_enable_dpm_tasks._entry.76, section ".printk_index", align 4
@.str.78 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to construct voltage tables!\00", [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.80 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1535, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.81 = internal global ptr @smu7_enable_dpm_tasks._entry.80, section ".printk_index", align 4
@smu7_enable_dpm_tasks._entry.84 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1539, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.85 = internal global ptr @smu7_enable_dpm_tasks._entry.84, section ".printk_index", align 4
@smu7_enable_dpm_tasks._entry.88 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1543, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.89 = internal global ptr @smu7_enable_dpm_tasks._entry.88, section ".printk_index", align 4
@smu7_enable_dpm_tasks._rs.91 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.92 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1547, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.93 = internal global ptr @smu7_enable_dpm_tasks._entry.92, section ".printk_index", align 4
@.str.94 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to process firmware header!\00", [61 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.96 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1553, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.97 = internal global ptr @smu7_enable_dpm_tasks._entry.96, section ".printk_index", align 4
@smu7_enable_dpm_tasks._entry.100 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1558, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.101 = internal global ptr @smu7_enable_dpm_tasks._entry.100, section ".printk_index", align 4
@smu7_enable_dpm_tasks._rs.103 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.104 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1562, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.105 = internal global ptr @smu7_enable_dpm_tasks._entry.104, section ".printk_index", align 4
@.str.106 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to initialize SMC table!\00", [32 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.107 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.108 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1566, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.109 = internal global ptr @smu7_enable_dpm_tasks._entry.108, section ".printk_index", align 4
@.str.110 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Failed to enable VR hot GPIO interrupt!\00", [56 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.111 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.112 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1572, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.113 = internal global ptr @smu7_enable_dpm_tasks._entry.112, section ".printk_index", align 4
@.str.114 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to enable display setting!\00", [62 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.115 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.116 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1581, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.117 = internal global ptr @smu7_enable_dpm_tasks._entry.116, section ".printk_index", align 4
@.str.118 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Failed to populate edc leakage registers!\00", [54 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.120 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1586, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.121 = internal global ptr @smu7_enable_dpm_tasks._entry.120, section ".printk_index", align 4
@smu7_enable_dpm_tasks._entry.124 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1590, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.125 = internal global ptr @smu7_enable_dpm_tasks._entry.124, section ".printk_index", align 4
@smu7_enable_dpm_tasks._rs.126 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.127 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1594, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.128 = internal global ptr @smu7_enable_dpm_tasks._entry.127, section ".printk_index", align 4
@.str.129 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Failed to enable ULV!\00", [42 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.130 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.131 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1598, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.132 = internal global ptr @smu7_enable_dpm_tasks._entry.131, section ".printk_index", align 4
@.str.133 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Failed to enable deep sleep master switch!\00", [53 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.134 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.135 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1602, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.136 = internal global ptr @smu7_enable_dpm_tasks._entry.135, section ".printk_index", align 4
@smu7_enable_dpm_tasks._rs.137 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.138 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1606, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.139 = internal global ptr @smu7_enable_dpm_tasks._entry.138, section ".printk_index", align 4
@.str.140 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"Failed to start DPM!\00", [43 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.141 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.142 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1610, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.143 = internal global ptr @smu7_enable_dpm_tasks._entry.142, section ".printk_index", align 4
@.str.144 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to enable SMC CAC!\00", [38 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.145 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.146 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1614, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.147 = internal global ptr @smu7_enable_dpm_tasks._entry.146, section ".printk_index", align 4
@.str.148 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to enable power containment!\00", [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._rs.149 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.150 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1618, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.151 = internal global ptr @smu7_enable_dpm_tasks._entry.150, section ".printk_index", align 4
@.str.152 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to power control set level!\00", [61 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry.154 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1622, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.155 = internal global ptr @smu7_enable_dpm_tasks._entry.154, section ".printk_index", align 4
@smu7_enable_dpm_tasks._entry.158 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_dpm_tasks, ptr @.str.2, i32 1626, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_dpm_tasks._entry_ptr.159 = internal global ptr @smu7_enable_dpm_tasks._entry.158, section ".printk_index", align 4
@smu7_construct_voltage_tables._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_construct_voltage_tables = private unnamed_addr constant [30 x i8] c"smu7_construct_voltage_tables\00", align 1
@smu7_construct_voltage_tables._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 331, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr = internal global ptr @smu7_construct_voltage_tables._entry, section ".printk_index", align 4
@.str.161 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to retrieve MVDD table.\00", [33 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.162 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.163 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 342, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.164 = internal global ptr @smu7_construct_voltage_tables._entry.163, section ".printk_index", align 4
@.str.165 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"Failed to retrieve SVI2 MVDD table from dependency table.\00", [38 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.166 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.167 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 351, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.168 = internal global ptr @smu7_construct_voltage_tables._entry.167, section ".printk_index", align 4
@.str.169 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to retrieve VDDCI table.\00", [32 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.170 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.171 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 361, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.172 = internal global ptr @smu7_construct_voltage_tables._entry.171, section ".printk_index", align 4
@.str.173 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"Failed to retrieve SVI2 VDDCI table from dependency table.\00", [37 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.174 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.175 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 369, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.176 = internal global ptr @smu7_construct_voltage_tables._entry.175, section ".printk_index", align 4
@.str.177 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"Failed to retrieve SVI2 VDDGFX table from lookup table.\00", [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.178 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.179 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 378, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.180 = internal global ptr @smu7_construct_voltage_tables._entry.179, section ".printk_index", align 4
@.str.181 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to retrieve VDDC table.\00", [33 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.182 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.183 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 389, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.184 = internal global ptr @smu7_construct_voltage_tables._entry.183, section ".printk_index", align 4
@.str.185 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"Failed to retrieve SVI2 VDDC table from dependency table.\00", [38 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.186 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.187 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 397, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.188 = internal global ptr @smu7_construct_voltage_tables._entry.187, section ".printk_index", align 4
@.str.189 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"Too many voltage values for VDDC. Trimming to fit state table.\00", [33 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.190 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.191 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 404, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.192 = internal global ptr @smu7_construct_voltage_tables._entry.191, section ".printk_index", align 4
@smu7_construct_voltage_tables._rs.193 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.194 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 411, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.195 = internal global ptr @smu7_construct_voltage_tables._entry.194, section ".printk_index", align 4
@.str.196 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"Too many voltage values for VDDCI. Trimming to fit state table.\00", [32 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._rs.197 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry.198 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_construct_voltage_tables, ptr @.str.2, i32 418, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_construct_voltage_tables._entry_ptr.199 = internal global ptr @smu7_construct_voltage_tables._entry.198, section ".printk_index", align 4
@.str.200 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"Too many voltage values for MVDD. Trimming to fit state table.\00", [33 x i8] zeroinitializer }, align 32
@__func__.phm_get_svi2_voltage_table_v0 = private unnamed_addr constant [30 x i8] c"phm_get_svi2_voltage_table_v0\00", align 1
@phm_get_svi2_voltage_table_v0._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.phm_get_svi2_voltage_table_v0, ptr @.str.2, i32 295, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@phm_get_svi2_voltage_table_v0._entry_ptr = internal global ptr @phm_get_svi2_voltage_table_v0._entry, section ".printk_index", align 4
@smu7_setup_dpm_tables_v1._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_setup_dpm_tables_v1 = private unnamed_addr constant [25 x i8] c"smu7_setup_dpm_tables_v1\00", align 1
@smu7_setup_dpm_tables_v1._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v1, ptr @.str.2, i32 886, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry_ptr = internal global ptr @smu7_setup_dpm_tables_v1._entry, section ".printk_index", align 4
@.str.202 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"SCLK dependency table is missing.\00", [62 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._rs.203 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry.204 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v1, ptr @.str.2, i32 889, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry_ptr.205 = internal global ptr @smu7_setup_dpm_tables_v1._entry.204, section ".printk_index", align 4
@.str.206 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"SCLK dependency table count is 0.\00", [62 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._rs.207 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry.208 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v1, ptr @.str.2, i32 893, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry_ptr.209 = internal global ptr @smu7_setup_dpm_tables_v1._entry.208, section ".printk_index", align 4
@.str.210 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"MCLK dependency table is missing.\00", [62 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._rs.211 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry.212 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v1, ptr @.str.2, i32 896, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v1._entry_ptr.213 = internal global ptr @smu7_setup_dpm_tables_v1._entry.212, section ".printk_index", align 4
@.str.214 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"MCLK dependency table count is 0\00", [63 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_setup_dpm_tables_v0 = private unnamed_addr constant [25 x i8] c"smu7_setup_dpm_tables_v0\00", align 1
@smu7_setup_dpm_tables_v0._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v0, ptr @.str.2, i32 794, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry_ptr = internal global ptr @smu7_setup_dpm_tables_v0._entry, section ".printk_index", align 4
@.str.215 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"SCLK dependency table is missing. This table is mandatory\00", [38 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._rs.216 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry.217 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v0, ptr @.str.2, i32 796, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry_ptr.218 = internal global ptr @smu7_setup_dpm_tables_v0._entry.217, section ".printk_index", align 4
@.str.219 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"SCLK dependency table has to have is missing. This table is mandatory\00", [58 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._rs.220 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry.221 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v0, ptr @.str.2, i32 799, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry_ptr.222 = internal global ptr @smu7_setup_dpm_tables_v0._entry.221, section ".printk_index", align 4
@.str.223 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"MCLK dependency table is missing. This table is mandatory\00", [38 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._rs.224 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry.225 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v0, ptr @.str.2, i32 801, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry_ptr.226 = internal global ptr @smu7_setup_dpm_tables_v0._entry.225, section ".printk_index", align 4
@.str.227 = internal constant { [71 x i8], [57 x i8] } { [71 x i8] c"VMCLK dependency table has to have is missing. This table is mandatory\00", [57 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry.229 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_dpm_tables_v0, ptr @.str.2, i32 818, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_dpm_tables_v0._entry_ptr.230 = internal global ptr @smu7_setup_dpm_tables_v0._entry.229, section ".printk_index", align 4
@smu7_setup_default_pcie_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_setup_default_pcie_table = private unnamed_addr constant [30 x i8] c"smu7_setup_default_pcie_table\00", align 1
@smu7_setup_default_pcie_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_setup_default_pcie_table, ptr @.str.2, i32 648, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_setup_default_pcie_table._entry_ptr = internal global ptr @smu7_setup_default_pcie_table._entry, section ".printk_index", align 4
@.str.231 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"No pcie performance levels!\00", [36 x i8] zeroinitializer }, align 32
@__const.get_pcie_lane_support.pcie_lanes = private unnamed_addr constant [7 x i16] [i16 1, i16 2, i16 4, i16 8, i16 12, i16 16, i16 32], align 2
@get_pcie_lane_support._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.232, ptr @.str.233, ptr @.str.234, i32 85, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.232 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013amdgpu: No valid PCIE lane width reported\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.233 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"get_pcie_lane_support\00", [42 x i8] zeroinitializer }, align 32
@.str.234 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"drivers/gpu/drm/amd/amdgpu/../include/amd_pcie_helpers.h\00", [39 x i8] zeroinitializer }, align 32
@get_pcie_lane_support._entry_ptr = internal global ptr @get_pcie_lane_support._entry, section ".printk_index", align 4
@get_pcie_lane_support._entry.235 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.236, ptr @.str.233, ptr @.str.234, i32 129, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.236 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\013amdgpu: Cannot find a valid PCIE lane width!\0A\00", [48 x i8] zeroinitializer }, align 32
@get_pcie_lane_support._entry_ptr.237 = internal global ptr @get_pcie_lane_support._entry.235, section ".printk_index", align 4
@smu7_enable_deep_sleep_master_switch._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_enable_deep_sleep_master_switch = private unnamed_addr constant [37 x i8] c"smu7_enable_deep_sleep_master_switch\00", align 1
@smu7_enable_deep_sleep_master_switch._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_deep_sleep_master_switch, ptr @.str.2, i32 1135, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_deep_sleep_master_switch._entry_ptr = internal global ptr @smu7_enable_deep_sleep_master_switch._entry, section ".printk_index", align 4
@.str.238 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"Attempt to enable Master Deep Sleep switch failed!\00", [45 x i8] zeroinitializer }, align 32
@smu7_enable_deep_sleep_master_switch._rs.239 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_deep_sleep_master_switch._entry.240 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_deep_sleep_master_switch, ptr @.str.2, i32 1142, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_deep_sleep_master_switch._entry_ptr.241 = internal global ptr @smu7_enable_deep_sleep_master_switch._entry.240, section ".printk_index", align 4
@.str.242 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"Attempt to disable Master Deep Sleep switch failed!\00", [44 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.243, ptr @.str.244, ptr @.str.2, i32 1290, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.243 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"\013amdgpu: Failed to enable Sclk DPM and Mclk DPM!\00", [46 x i8] zeroinitializer }, align 32
@.str.244 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"smu7_start_dpm\00", [17 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry_ptr = internal global ptr @smu7_start_dpm._entry, section ".printk_index", align 4
@smu7_start_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry.245 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.244, ptr @.str.2, i32 1301, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry_ptr.246 = internal global ptr @smu7_start_dpm._entry.245, section ".printk_index", align 4
@.str.247 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Failed to enable pcie DPM during DPM Start Function!\00", [43 x i8] zeroinitializer }, align 32
@smu7_start_dpm._rs.248 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry.249 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.244, ptr @.str.2, i32 1308, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry_ptr.250 = internal global ptr @smu7_start_dpm._entry.249, section ".printk_index", align 4
@.str.251 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"Failed to disable pcie DPM during DPM Start Function!\00", [42 x i8] zeroinitializer }, align 32
@smu7_start_dpm._rs.252 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry.253 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.244, ptr @.str.2, i32 1317, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_start_dpm._entry_ptr.254 = internal global ptr @smu7_start_dpm._entry.253, section ".printk_index", align 4
@.str.255 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Failed to enable AC DC GPIO Interrupt!\00", [57 x i8] zeroinitializer }, align 32
@smu7_enable_sclk_mclk_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_enable_sclk_mclk_dpm = private unnamed_addr constant [26 x i8] c"smu7_enable_sclk_mclk_dpm\00", align 1
@smu7_enable_sclk_mclk_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_sclk_mclk_dpm, ptr @.str.2, i32 1211, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_sclk_mclk_dpm._entry_ptr = internal global ptr @smu7_enable_sclk_mclk_dpm._entry, section ".printk_index", align 4
@.str.256 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Failed to enable SCLK DPM during DPM Start Function!\00", [43 x i8] zeroinitializer }, align 32
@smu7_enable_sclk_mclk_dpm._rs.257 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_enable_sclk_mclk_dpm._entry.258 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_enable_sclk_mclk_dpm, ptr @.str.2, i32 1224, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_enable_sclk_mclk_dpm._entry_ptr.259 = internal global ptr @smu7_enable_sclk_mclk_dpm._entry.258, section ".printk_index", align 4
@.str.260 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Failed to enable MCLK DPM during DPM Start Function!\00", [43 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@smu7_set_dpm_event_sources._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.261, ptr @.str.262, ptr @.str.2, i32 1385, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.261 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\013amdgpu: Unknown throttling event sources.\00", [52 x i8] zeroinitializer }, align 32
@.str.262 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"smu7_set_dpm_event_sources\00", [37 x i8] zeroinitializer }, align 32
@smu7_set_dpm_event_sources._entry_ptr = internal global ptr @smu7_set_dpm_event_sources._entry, section ".printk_index", align 4
@smu7_disable_dpm_tasks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_disable_dpm_tasks = private unnamed_addr constant [23 x i8] c"smu7_disable_dpm_tasks\00", align 1
@smu7_disable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1685, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr = internal global ptr @smu7_disable_dpm_tasks._entry, section ".printk_index", align 4
@.str.263 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Failed to disable power containment!\00", [59 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.264 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.265 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1689, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.266 = internal global ptr @smu7_disable_dpm_tasks._entry.265, section ".printk_index", align 4
@.str.267 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Failed to disable SMC CAC!\00", [37 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.268 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.269 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1693, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.270 = internal global ptr @smu7_disable_dpm_tasks._entry.269, section ".printk_index", align 4
@.str.271 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Failed to disable DIDT!\00", [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.273 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1702, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.274 = internal global ptr @smu7_disable_dpm_tasks._entry.273, section ".printk_index", align 4
@smu7_disable_dpm_tasks._rs.276 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.277 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1706, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.278 = internal global ptr @smu7_disable_dpm_tasks._entry.277, section ".printk_index", align 4
@.str.279 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Failed to disable AVFS!\00", [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.280 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.281 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1710, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.282 = internal global ptr @smu7_disable_dpm_tasks._entry.281, section ".printk_index", align 4
@.str.283 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Failed to stop DPM!\00", [44 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.284 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.285 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1714, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.286 = internal global ptr @smu7_disable_dpm_tasks._entry.285, section ".printk_index", align 4
@.str.287 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Failed to disable deep sleep master switch!\00", [52 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.288 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.289 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1718, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.290 = internal global ptr @smu7_disable_dpm_tasks._entry.289, section ".printk_index", align 4
@.str.291 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Failed to disable ULV!\00", [41 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.293 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1722, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.294 = internal global ptr @smu7_disable_dpm_tasks._entry.293, section ".printk_index", align 4
@smu7_disable_dpm_tasks._rs.296 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.297 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1726, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.298 = internal global ptr @smu7_disable_dpm_tasks._entry.297, section ".printk_index", align 4
@.str.299 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Failed to reset to default!\00", [36 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.300 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.301 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1730, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.302 = internal global ptr @smu7_disable_dpm_tasks._entry.301, section ".printk_index", align 4
@.str.303 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Failed to stop smc!\00", [44 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._rs.304 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry.305 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_dpm_tasks, ptr @.str.2, i32 1734, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_dpm_tasks._entry_ptr.306 = internal global ptr @smu7_disable_dpm_tasks._entry.305, section ".printk_index", align 4
@.str.307 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to force to switch arbf0!\00", [63 x i8] zeroinitializer }, align 32
@smu7_stop_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_stop_dpm = private unnamed_addr constant [14 x i8] c"smu7_stop_dpm\00", align 1
@smu7_stop_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_stop_dpm, ptr @.str.2, i32 1364, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_stop_dpm._entry_ptr = internal global ptr @smu7_stop_dpm._entry, section ".printk_index", align 4
@.str.308 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Failed to disable pcie DPM during DPM Stop Function!\00", [43 x i8] zeroinitializer }, align 32
@smu7_stop_dpm._rs.309 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_stop_dpm._entry.310 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_stop_dpm, ptr @.str.2, i32 1371, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_stop_dpm._entry_ptr.311 = internal global ptr @smu7_stop_dpm._entry.310, section ".printk_index", align 4
@.str.312 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"Trying to disable voltage DPM when DPM is disabled\00", [45 x i8] zeroinitializer }, align 32
@smu7_disable_sclk_mclk_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_disable_sclk_mclk_dpm = private unnamed_addr constant [27 x i8] c"smu7_disable_sclk_mclk_dpm\00", align 1
@smu7_disable_sclk_mclk_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_sclk_mclk_dpm, ptr @.str.2, i32 1331, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_sclk_mclk_dpm._entry_ptr = internal global ptr @smu7_disable_sclk_mclk_dpm._entry, section ".printk_index", align 4
@.str.313 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"Trying to disable SCLK DPM when DPM is disabled\00", [48 x i8] zeroinitializer }, align 32
@smu7_disable_sclk_mclk_dpm._rs.314 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_disable_sclk_mclk_dpm._entry.315 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_sclk_mclk_dpm, ptr @.str.2, i32 1339, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_sclk_mclk_dpm._entry_ptr.316 = internal global ptr @smu7_disable_sclk_mclk_dpm._entry.315, section ".printk_index", align 4
@.str.317 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"Trying to disable MCLK DPM when DPM is disabled\00", [48 x i8] zeroinitializer }, align 32
@smu7_disable_deep_sleep_master_switch._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_disable_deep_sleep_master_switch = private unnamed_addr constant [38 x i8] c"smu7_disable_deep_sleep_master_switch\00", align 1
@smu7_disable_deep_sleep_master_switch._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_disable_deep_sleep_master_switch, ptr @.str.2, i32 1158, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_disable_deep_sleep_master_switch._entry_ptr = internal global ptr @smu7_disable_deep_sleep_master_switch._entry, section ".printk_index", align 4
@__func__.smu7_get_current_pcie_lane_number = private unnamed_addr constant [34 x i8] c"smu7_get_current_pcie_lane_number\00", align 1
@smu7_get_current_pcie_lane_number._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_current_pcie_lane_number, ptr @.str.2, i32 233, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_current_pcie_lane_number._entry_ptr = internal global ptr @smu7_get_current_pcie_lane_number._entry, section ".printk_index", align 4
@smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug346 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @.str.319, ptr @.str.2, ptr @.str.320, i8 3, i8 -69, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.319 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"smu7_get_pp_table_entry_v0\00", [37 x i8] zeroinitializer }, align 32
@.str.320 = internal constant { [83 x i8], [45 x i8] } { [83 x i8] c"Single MCLK entry VDDCI/MCLK dependency table does not match VBIOS boot MCLK level\00", [45 x i8] zeroinitializer }, align 32
@.str.321 = internal constant { [91 x i8], [37 x i8] } { [91 x i8] c"amdgpu: Single MCLK entry VDDCI/MCLK dependency table does not match VBIOS boot MCLK level\00", [37 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug347 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @.str.319, ptr @.str.2, ptr @.str.322, i8 3, i8 -68, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.322 = internal constant { [85 x i8], [43 x i8] } { [85 x i8] c"Single VDDCI entry VDDCI/MCLK dependency table does not match VBIOS boot VDDCI level\00", [43 x i8] zeroinitializer }, align 32
@.str.323 = internal constant { [93 x i8], [35 x i8] } { [93 x i8] c"amdgpu: Single VDDCI entry VDDCI/MCLK dependency table does not match VBIOS boot VDDCI level\00", [35 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v0._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_get_pp_table_entry_callback_func_v0 = private unnamed_addr constant [41 x i8] c"smu7_get_pp_table_entry_callback_func_v0\00", align 1
@smu7_get_pp_table_entry_callback_func_v0._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_pp_table_entry_callback_func_v0, ptr @.str.2, i32 3771, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v0._entry_ptr = internal global ptr @smu7_get_pp_table_entry_callback_func_v0._entry, section ".printk_index", align 4
@.str.324 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"Performance levels exceeds SMC limit!\00", [58 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v0._rs.325 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v0._entry.326 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_pp_table_entry_callback_func_v0, ptr @.str.2, i32 3777, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v0._entry_ptr.327 = internal global ptr @smu7_get_pp_table_entry_callback_func_v0._entry.326, section ".printk_index", align 4
@.str.328 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"Performance levels exceeds Driver limit, Skip!\00", [49 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug344 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @.str.329, ptr @.str.2, ptr @.str.320, i8 3, i8 -106, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.329 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"smu7_get_pp_table_entry_v1\00", [37 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug345 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @.str.329, ptr @.str.2, ptr @.str.322, i8 3, i8 -105, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@smu7_get_pp_table_entry_callback_func_v1._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_get_pp_table_entry_callback_func_v1 = private unnamed_addr constant [41 x i8] c"smu7_get_pp_table_entry_callback_func_v1\00", align 1
@smu7_get_pp_table_entry_callback_func_v1._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_pp_table_entry_callback_func_v1, ptr @.str.2, i32 3607, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v1._entry_ptr = internal global ptr @smu7_get_pp_table_entry_callback_func_v1._entry, section ".printk_index", align 4
@smu7_get_pp_table_entry_callback_func_v1._rs.330 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v1._entry.331 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_get_pp_table_entry_callback_func_v1, ptr @.str.2, i32 3613, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_get_pp_table_entry_callback_func_v1._entry_ptr.332 = internal global ptr @smu7_get_pp_table_entry_callback_func_v1._entry.331, section ".printk_index", align 4
@.str.333 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Performance levels exceeds Driver limit!\00", [55 x i8] zeroinitializer }, align 32
@__func__.smu7_set_power_state_tasks = private unnamed_addr constant [27 x i8] c"smu7_set_power_state_tasks\00", align 1
@smu7_set_power_state_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4428, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr = internal global ptr @smu7_set_power_state_tasks._entry, section ".printk_index", align 4
@smu7_set_power_state_tasks._entry.336 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4436, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.337 = internal global ptr @smu7_set_power_state_tasks._entry.336, section ".printk_index", align 4
@smu7_set_power_state_tasks._rs.339 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.340 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4441, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.341 = internal global ptr @smu7_set_power_state_tasks._entry.340, section ".printk_index", align 4
@.str.342 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to freeze SCLK MCLK DPM!\00", [32 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._rs.343 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.344 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4446, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.345 = internal global ptr @smu7_set_power_state_tasks._entry.344, section ".printk_index", align 4
@.str.346 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"Failed to populate and upload SCLK MCLK DPM levels!\00", [44 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.348 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4458, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.349 = internal global ptr @smu7_set_power_state_tasks._entry.348, section ".printk_index", align 4
@smu7_set_power_state_tasks._rs.351 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.352 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4463, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.353 = internal global ptr @smu7_set_power_state_tasks._entry.352, section ".printk_index", align 4
@.str.354 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Failed to generate DPM level enabled mask!\00", [53 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._rs.355 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.356 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4468, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.357 = internal global ptr @smu7_set_power_state_tasks._entry.356, section ".printk_index", align 4
@.str.358 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to update SCLK threshold!\00", [63 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._rs.359 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.360 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4473, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.361 = internal global ptr @smu7_set_power_state_tasks._entry.360, section ".printk_index", align 4
@.str.362 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to unfreeze SCLK MCLK DPM!\00", [62 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.364 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4478, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.365 = internal global ptr @smu7_set_power_state_tasks._entry.364, section ".printk_index", align 4
@smu7_set_power_state_tasks._rs.367 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.368 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4483, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.369 = internal global ptr @smu7_set_power_state_tasks._entry.368, section ".printk_index", align 4
@.str.370 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Failed to notify smc display settings!\00", [57 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry.372 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_power_state_tasks, ptr @.str.2, i32 4491, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_power_state_tasks._entry_ptr.373 = internal global ptr @smu7_set_power_state_tasks._entry.372, section ".printk_index", align 4
@cast_const_phw_smu7_power_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.cast_const_phw_smu7_power_state = private unnamed_addr constant [32 x i8] c"cast_const_phw_smu7_power_state\00", align 1
@cast_const_phw_smu7_power_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.cast_const_phw_smu7_power_state, ptr @.str.2, i32 193, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@cast_const_phw_smu7_power_state._entry_ptr = internal global ptr @cast_const_phw_smu7_power_state._entry, section ".printk_index", align 4
@smu7_freeze_sclk_mclk_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_freeze_sclk_mclk_dpm = private unnamed_addr constant [26 x i8] c"smu7_freeze_sclk_mclk_dpm\00", align 1
@smu7_freeze_sclk_mclk_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_freeze_sclk_mclk_dpm, ptr @.str.2, i32 4163, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry_ptr = internal global ptr @smu7_freeze_sclk_mclk_dpm._entry, section ".printk_index", align 4
@.str.375 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"Trying to freeze SCLK DPM when DPM is disabled\00", [49 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._rs.376 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry.377 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_freeze_sclk_mclk_dpm, ptr @.str.2, i32 4168, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry_ptr.378 = internal global ptr @smu7_freeze_sclk_mclk_dpm._entry.377, section ".printk_index", align 4
@.str.379 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!\00", [35 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._rs.380 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry.381 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_freeze_sclk_mclk_dpm, ptr @.str.2, i32 4177, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry_ptr.382 = internal global ptr @smu7_freeze_sclk_mclk_dpm._entry.381, section ".printk_index", align 4
@.str.383 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"Trying to freeze MCLK DPM when DPM is disabled\00", [49 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._rs.384 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry.385 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_freeze_sclk_mclk_dpm, ptr @.str.2, i32 4182, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_freeze_sclk_mclk_dpm._entry_ptr.386 = internal global ptr @smu7_freeze_sclk_mclk_dpm._entry.385, section ".printk_index", align 4
@.str.387 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!\00", [35 x i8] zeroinitializer }, align 32
@smu7_populate_and_upload_sclk_mclk_dpm_levels._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels = private unnamed_addr constant [46 x i8] c"smu7_populate_and_upload_sclk_mclk_dpm_levels\00", align 1
@smu7_populate_and_upload_sclk_mclk_dpm_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels, ptr @.str.2, i32 4221, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr = internal global ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry, section ".printk_index", align 4
@.str.388 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"Failed to populate SCLK during PopulateNewDPMClocksStates Function!\00", [60 x i8] zeroinitializer }, align 32
@smu7_populate_and_upload_sclk_mclk_dpm_levels._rs.389 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_populate_and_upload_sclk_mclk_dpm_levels._entry.390 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels, ptr @.str.2, i32 4230, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.391 = internal global ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry.390, section ".printk_index", align 4
@.str.392 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"Failed to populate MCLK during PopulateNewDPMClocksStates Function!\00", [60 x i8] zeroinitializer }, align 32
@smu7_trim_dpm_states._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_trim_dpm_states = private unnamed_addr constant [21 x i8] c"smu7_trim_dpm_states\00", align 1
@smu7_trim_dpm_states._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_trim_dpm_states, ptr @.str.2, i32 4265, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_trim_dpm_states._entry_ptr = internal global ptr @smu7_trim_dpm_states._entry, section ".printk_index", align 4
@.str.393 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"power state did not have any performance level\00", [49 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_unfreeze_sclk_mclk_dpm = private unnamed_addr constant [28 x i8] c"smu7_unfreeze_sclk_mclk_dpm\00", align 1
@smu7_unfreeze_sclk_mclk_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_unfreeze_sclk_mclk_dpm, ptr @.str.2, i32 4320, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry_ptr = internal global ptr @smu7_unfreeze_sclk_mclk_dpm._entry, section ".printk_index", align 4
@.str.394 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"Trying to Unfreeze SCLK DPM when DPM is disabled\00", [47 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._rs.395 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry.396 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_unfreeze_sclk_mclk_dpm, ptr @.str.2, i32 4325, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry_ptr.397 = internal global ptr @smu7_unfreeze_sclk_mclk_dpm._entry.396, section ".printk_index", align 4
@.str.398 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!\00", [63 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._rs.399 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry.400 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_unfreeze_sclk_mclk_dpm, ptr @.str.2, i32 4334, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry_ptr.401 = internal global ptr @smu7_unfreeze_sclk_mclk_dpm._entry.400, section ".printk_index", align 4
@.str.402 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"Trying to Unfreeze MCLK DPM when DPM is disabled\00", [47 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._rs.403 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry.404 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_unfreeze_sclk_mclk_dpm, ptr @.str.2, i32 4339, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_unfreeze_sclk_mclk_dpm._entry_ptr.405 = internal global ptr @smu7_unfreeze_sclk_mclk_dpm._entry.404, section ".printk_index", align 4
@.str.406 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!\00", [63 x i8] zeroinitializer }, align 32
@smu7_program_display_gap.__UNIQUE_ID_ddebug348 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.10, ptr @.str.407, ptr @.str.2, ptr @.str.408, i8 4, i8 112, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.407 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"smu7_program_display_gap\00", [39 x i8] zeroinitializer }, align 32
@.str.408 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"%s: enforce minimal VBITimeout: %d -> 280\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.409 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu: %s: enforce minimal VBITimeout: %d -> 280\0A\00", [45 x i8] zeroinitializer }, align 32
@smu7_irq_funcs = internal constant { %struct.amdgpu_irq_src_funcs, [24 x i8] } { %struct.amdgpu_irq_src_funcs { ptr null, ptr @phm_irq_process }, [24 x i8] zeroinitializer }, align 32
@smu7_set_watermarks_for_clocks_ranges._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_set_watermarks_for_clocks_ranges = private unnamed_addr constant [38 x i8] c"smu7_set_watermarks_for_clocks_ranges\00", align 1
@smu7_set_watermarks_for_clocks_ranges._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_set_watermarks_for_clocks_ranges, ptr @.str.2, i32 5301, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_set_watermarks_for_clocks_ranges._entry_ptr = internal global ptr @smu7_set_watermarks_for_clocks_ranges._entry, section ".printk_index", align 4
@.str.410 = internal constant { [102 x i8], [58 x i8] } { [102 x i8] c"Clock is not in range of specified clock range for watermark from DAL!  Using highest water mark set.\00", [58 x i8] zeroinitializer }, align 32
@smu7_power_off_asic._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_power_off_asic = private unnamed_addr constant [20 x i8] c"smu7_power_off_asic\00", align 1
@smu7_power_off_asic._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_power_off_asic, ptr @.str.2, i32 5674, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_power_off_asic._entry_ptr = internal global ptr @smu7_power_off_asic._entry, section ".printk_index", align 4
@.str.411 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"[disable_dpm_tasks] Failed to disable DPM!\00", [53 x i8] zeroinitializer }, align 32
@.str.412 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"%d: %uMhz %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.413 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"*\00", [30 x i8] zeroinitializer }, align 32
@.str.414 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@.str.415 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"%d: %s %s\0A\00", [21 x i8] zeroinitializer }, align 32
@.str.416 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"2.5GT/s, x8\00", [20 x i8] zeroinitializer }, align 32
@.str.417 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"5.0GT/s, x16\00", [19 x i8] zeroinitializer }, align 32
@.str.418 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"8.0GT/s, x16\00", [19 x i8] zeroinitializer }, align 32
@.str.419 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"%s:\0A\00", [27 x i8] zeroinitializer }, align 32
@.str.420 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_SCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.421 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"%d: %10uMHz %10umV\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.422 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_MCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.423 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"OD_RANGE\00", [23 x i8] zeroinitializer }, align 32
@.str.424 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"SCLK: %7uMHz %10uMHz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.425 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"MCLK: %7uMHz %10uMHz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.426 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"VDDC: %7umV %11umV\0A\00", [44 x i8] zeroinitializer }, align 32
@smu7_avfs_control._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_avfs_control = private unnamed_addr constant [18 x i8] c"smu7_avfs_control\00", align 1
@smu7_avfs_control._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_avfs_control, ptr @.str.2, i32 1642, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_avfs_control._entry_ptr = internal global ptr @smu7_avfs_control._entry, section ".printk_index", align 4
@.str.427 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Failed to enable AVFS!\00", [41 x i8] zeroinitializer }, align 32
@smu7_avfs_control._rs.428 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_avfs_control._entry.429 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_avfs_control, ptr @.str.2, i32 1649, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_avfs_control._entry_ptr.430 = internal global ptr @smu7_avfs_control._entry.429, section ".printk_index", align 4
@SMU7ThermalPolicy = internal constant { [2 x %struct.PP_TemperatureRange], [56 x i8] } { [2 x %struct.PP_TemperatureRange] [%struct.PP_TemperatureRange { i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000 }, %struct.PP_TemperatureRange { i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000 }], [56 x i8] zeroinitializer }, align 32
@.str.431 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"NUM\00", [28 x i8] zeroinitializer }, align 32
@.str.432 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"MODE_NAME\00", [22 x i8] zeroinitializer }, align 32
@.str.433 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"SCLK_UP_HYST\00", [19 x i8] zeroinitializer }, align 32
@.str.434 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"SCLK_DOWN_HYST\00", [17 x i8] zeroinitializer }, align 32
@.str.435 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"SCLK_ACTIVE_LEVEL\00", [46 x i8] zeroinitializer }, align 32
@.str.436 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"MCLK_UP_HYST\00", [19 x i8] zeroinitializer }, align 32
@.str.437 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"MCLK_DOWN_HYST\00", [17 x i8] zeroinitializer }, align 32
@.str.438 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"MCLK_ACTIVE_LEVEL\00", [46 x i8] zeroinitializer }, align 32
@.str.439 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"%s %16s %16s %16s %16s %16s %16s %16s\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.440 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"%3d %14s %s: %8d %16d %16d %16d %16d %16d\0A\00", [53 x i8] zeroinitializer }, align 32
@amdgpu_pp_profile_name = external dso_local local_unnamed_addr constant [7 x ptr], align 4
@smu7_profiling = internal global { [7 x %struct.profile_mode_setting], [44 x i8] } { [7 x %struct.profile_mode_setting] [%struct.profile_mode_setting zeroinitializer, %struct.profile_mode_setting { i8 1, i8 0, i8 100, i16 30, i8 1, i8 0, i8 100, i16 10 }, %struct.profile_mode_setting { i8 1, i8 10, i8 0, i16 30, i8 0, i8 0, i8 0, i16 0 }, %struct.profile_mode_setting { i8 0, i8 0, i8 0, i16 0, i8 1, i8 10, i8 16, i16 31 }, %struct.profile_mode_setting { i8 1, i8 0, i8 11, i16 50, i8 1, i8 0, i8 100, i16 10 }, %struct.profile_mode_setting { i8 1, i8 0, i8 5, i16 30, i8 0, i8 0, i8 0, i16 0 }, %struct.profile_mode_setting zeroinitializer], [44 x i8] zeroinitializer }, align 32
@.str.441 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"%3d %16s: %8d %16d %16d \00", [39 x i8] zeroinitializer }, align 32
@.str.442 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"%3d %16s: %8s %16s %16s \00", [39 x i8] zeroinitializer }, align 32
@.str.443 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"-\00", [30 x i8] zeroinitializer }, align 32
@.str.444 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"%16d %16d %16d\0A\00", [16 x i8] zeroinitializer }, align 32
@.str.445 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"%16s %16s %16s\0A\00", [16 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.smu7_odn_edit_dpm_table = private unnamed_addr constant [24 x i8] c"smu7_odn_edit_dpm_table\00", align 1
@smu7_odn_edit_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_odn_edit_dpm_table, ptr @.str.2, i32 5442, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry_ptr = internal global ptr @smu7_odn_edit_dpm_table._entry, section ".printk_index", align 4
@.str.446 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"NULL user input for clock and voltage\00", [58 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry.447 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.448, ptr @__func__.smu7_odn_edit_dpm_table, ptr @.str.2, i32 5445, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.448 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"\016amdgpu: OverDrive feature not enabled\0A\00", [55 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry_ptr.449 = internal global ptr @smu7_odn_edit_dpm_table._entry.447, section ".printk_index", align 4
@smu7_odn_edit_dpm_table._rs.450 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry.451 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_odn_edit_dpm_table, ptr @.str.2, i32 5454, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry_ptr.452 = internal global ptr @smu7_odn_edit_dpm_table._entry.451, section ".printk_index", align 4
@.str.453 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Failed to get ODN SCLK and Voltage tables\00", [54 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._rs.454 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry.455 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.smu7_odn_edit_dpm_table, ptr @.str.2, i32 5461, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry_ptr.456 = internal global ptr @smu7_odn_edit_dpm_table._entry.455, section ".printk_index", align 4
@.str.457 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Failed to get ODN MCLK and Voltage tables\00", [54 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry.458 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.459, ptr @__func__.smu7_odn_edit_dpm_table, ptr @.str.2, i32 5474, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.459 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"\016amdgpu: invalid clock voltage input \0A\00", [56 x i8] zeroinitializer }, align 32
@smu7_odn_edit_dpm_table._entry_ptr.460 = internal global ptr @smu7_odn_edit_dpm_table._entry.458, section ".printk_index", align 4
@smu7_check_clk_voltage_valid._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.461, ptr @.str.462, ptr @.str.2, i32 5401, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.461 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\016amdgpu: OD voltage is out of range [%d - %d] mV\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.462 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"smu7_check_clk_voltage_valid\00", [35 x i8] zeroinitializer }, align 32
@smu7_check_clk_voltage_valid._entry_ptr = internal global ptr @smu7_check_clk_voltage_valid._entry, section ".printk_index", align 4
@smu7_check_clk_voltage_valid._entry.463 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.464, ptr @.str.462, ptr @.str.2, i32 5410, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.464 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\016amdgpu: OD engine clock is out of range [%d - %d] MHz\0A\00", [39 x i8] zeroinitializer }, align 32
@smu7_check_clk_voltage_valid._entry_ptr.465 = internal global ptr @smu7_check_clk_voltage_valid._entry.463, section ".printk_index", align 4
@smu7_check_clk_voltage_valid._entry.466 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.467, ptr @.str.462, ptr @.str.2, i32 5418, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.467 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\016amdgpu: OD memory clock is out of range [%d - %d] MHz\0A\00", [39 x i8] zeroinitializer }, align 32
@smu7_check_clk_voltage_valid._entry_ptr.468 = internal global ptr @smu7_check_clk_voltage_valid._entry.466, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.469 = internal global [5 x i64] [i64 3, i64 32, i64 64, i64 128, i64 256]
@__sancov_gen_cov_switch_values.470 = internal global [6 x i64] [i64 4, i64 16, i64 26591, i64 26607, i64 26623, i64 28639]
@__sancov_gen_cov_switch_values.471 = internal global [9 x i64] [i64 7, i64 8, i64 225, i64 227, i64 228, i64 229, i64 231, i64 239, i64 247]
@__sancov_gen_cov_switch_values.472 = internal global [5 x i64] [i64 3, i64 8, i64 231, i64 239, i64 255]
@__sancov_gen_cov_switch_values.473 = internal global [5 x i64] [i64 3, i64 8, i64 224, i64 226, i64 229]
@__sancov_gen_cov_switch_values.474 = internal global [5 x i64] [i64 3, i64 8, i64 207, i64 239, i64 255]
@__sancov_gen_cov_switch_values.475 = internal global [4 x i64] [i64 2, i64 32, i64 15, i64 16]
@__sancov_gen_cov_switch_values.476 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.477 = internal global [7 x i64] [i64 5, i64 8, i64 0, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.478 = internal global [6 x i64] [i64 4, i64 32, i64 15, i64 16, i64 17, i64 18]
@__sancov_gen_cov_switch_values.479 = internal global [9 x i64] [i64 7, i64 32, i64 1, i64 4, i64 8, i64 16, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.480 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.481 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.482 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.483 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.484 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.485 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.486 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.487 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.488 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.489 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.490 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.491 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.492 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.493 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.494 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.495 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.496 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.497 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.498 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.499 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.500 = internal global [7 x i64] [i64 5, i64 32, i64 10, i64 11, i64 15, i64 16, i64 17]
@__sancov_gen_cov_switch_values.501 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.502 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.503 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.504 = internal global [4 x i64] [i64 2, i64 32, i64 2, i64 3]
@__sancov_gen_cov_switch_values.505 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.506 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.507 = internal global [4 x i64] [i64 2, i64 32, i64 2, i64 3]
@__sancov_gen_cov_switch_values.508 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.509 = internal global [8 x i64] [i64 6, i64 32, i64 0, i64 1, i64 2, i64 8, i64 9, i64 11]
@__sancov_gen_cov_switch_values.510 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.511 = internal global [11 x i64] [i64 9, i64 32, i64 0, i64 3, i64 7, i64 8, i64 9, i64 10, i64 13, i64 14, i64 15]
@__sancov_gen_cov_switch_values.512 = internal global [6 x i64] [i64 4, i64 32, i64 5, i64 8, i64 11, i64 12]
@__sancov_gen_cov_switch_values.513 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.514 = internal global [8 x i64] [i64 6, i64 32, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6]
@__sancov_gen_cov_switch_values.515 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 4, i64 5]
@__sancov_gen_cov_switch_values.516 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.517 = internal global [6 x i64] [i64 4, i64 16, i64 26591, i64 26607, i64 26623, i64 28639]
@__sancov_gen_cov_switch_values.518 = internal global [9 x i64] [i64 7, i64 8, i64 225, i64 227, i64 228, i64 229, i64 231, i64 239, i64 247]
@__sancov_gen_cov_switch_values.519 = internal global [5 x i64] [i64 3, i64 8, i64 231, i64 239, i64 255]
@__sancov_gen_cov_switch_values.520 = internal global [5 x i64] [i64 3, i64 8, i64 224, i64 226, i64 229]
@__sancov_gen_cov_switch_values.521 = internal global [5 x i64] [i64 3, i64 8, i64 207, i64 239, i64 255]
@__sancov_gen_cov_switch_values.522 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.523 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.524 = internal global [4 x i64] [i64 2, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.525 = internal global [4 x i64] [i64 2, i64 32, i64 10, i64 11]
@__sancov_gen_cov_switch_values.526 = internal global [4 x i64] [i64 2, i64 32, i64 10, i64 11]
@__sancov_gen_cov_switch_values.527 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 65536, i64 131072, i64 262144, i64 524288, i64 1048576, i64 2097152, i64 4194304]
@__sancov_gen_cov_switch_values.528 = internal global [9 x i64] [i64 7, i64 16, i64 1, i64 2, i64 4, i64 8, i64 12, i64 16, i64 32]
@__sancov_gen_cov_switch_values.529 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 2, i64 3]
@__sancov_gen_cov_switch_values.530 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 5]
@__sancov_gen_cov_switch_values.531 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 5]
@__sancov_gen_cov_switch_values.532 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.533 = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 1]
@__sancov_gen_cov_switch_values.534 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.535 = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 1]
@__sancov_gen_cov_switch_values.536 = internal global [5 x i64] [i64 3, i64 16, i64 1, i64 2, i64 4]
@___asan_gen_.537 = private unnamed_addr constant [18 x i8] c"DIDTEDCConfig_P12\00", align 1
@___asan_gen_.539 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 145, i32 10 }
@___asan_gen_.557 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5751, i32 2 }
@___asan_gen_.558 = private unnamed_addr constant [17 x i8] c"smu7_hwmgr_funcs\00", align 1
@___asan_gen_.560 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5679, i32 35 }
@___asan_gen_.569 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2926, i32 4 }
@___asan_gen_.578 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2035, i32 6 }
@___asan_gen_.584 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2044, i32 6 }
@___asan_gen_.593 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2072, i32 6 }
@___asan_gen_.602 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2112, i32 3 }
@___asan_gen_.611 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2200, i32 2 }
@___asan_gen_.617 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2202, i32 2 }
@___asan_gen_.626 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2206, i32 2 }
@___asan_gen_.635 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2305, i32 2 }
@___asan_gen_.644 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2406, i32 2 }
@___asan_gen_.653 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2409, i32 2 }
@___asan_gen_.662 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2413, i32 2 }
@___asan_gen_.671 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2416, i32 2 }
@___asan_gen_.677 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2595, i32 3 }
@___asan_gen_.686 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2799, i32 2 }
@___asan_gen_.695 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2802, i32 2 }
@___asan_gen_.704 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2806, i32 2 }
@___asan_gen_.713 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 2809, i32 2 }
@___asan_gen_.716 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4832, i32 2 }
@___asan_gen_.719 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4836, i32 2 }
@___asan_gen_.722 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4840, i32 2 }
@___asan_gen_.725 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4844, i32 2 }
@___asan_gen_.728 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4848, i32 2 }
@___asan_gen_.731 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4852, i32 2 }
@___asan_gen_.740 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3298, i32 2 }
@___asan_gen_.749 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 181, i32 2 }
@___asan_gen_.752 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1511, i32 3 }
@___asan_gen_.761 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1516, i32 3 }
@___asan_gen_.764 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1533, i32 2 }
@___asan_gen_.767 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1538, i32 2 }
@___asan_gen_.770 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1542, i32 2 }
@___asan_gen_.779 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1546, i32 2 }
@___asan_gen_.782 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1551, i32 3 }
@___asan_gen_.785 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1557, i32 2 }
@___asan_gen_.794 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1561, i32 2 }
@___asan_gen_.803 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1565, i32 2 }
@___asan_gen_.812 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1571, i32 3 }
@___asan_gen_.821 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1580, i32 3 }
@___asan_gen_.824 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1585, i32 2 }
@___asan_gen_.827 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1589, i32 2 }
@___asan_gen_.836 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1593, i32 2 }
@___asan_gen_.845 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1597, i32 2 }
@___asan_gen_.851 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1601, i32 2 }
@___asan_gen_.860 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1605, i32 2 }
@___asan_gen_.869 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1609, i32 2 }
@___asan_gen_.878 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1613, i32 2 }
@___asan_gen_.887 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1617, i32 2 }
@___asan_gen_.890 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1621, i32 2 }
@___asan_gen_.893 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1625, i32 2 }
@___asan_gen_.902 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 329, i32 3 }
@___asan_gen_.911 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 340, i32 3 }
@___asan_gen_.920 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 349, i32 3 }
@___asan_gen_.929 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 359, i32 3 }
@___asan_gen_.938 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 368, i32 3 }
@___asan_gen_.947 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 377, i32 3 }
@___asan_gen_.956 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 388, i32 3 }
@___asan_gen_.965 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 393, i32 2 }
@___asan_gen_.971 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 400, i32 2 }
@___asan_gen_.980 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 407, i32 2 }
@___asan_gen_.989 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 414, i32 2 }
@___asan_gen_.992 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 294, i32 2 }
@___asan_gen_.1001 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 884, i32 2 }
@___asan_gen_.1010 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 887, i32 2 }
@___asan_gen_.1019 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 891, i32 2 }
@___asan_gen_.1028 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 894, i32 2 }
@___asan_gen_.1037 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 793, i32 2 }
@___asan_gen_.1046 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 795, i32 2 }
@___asan_gen_.1055 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 798, i32 2 }
@___asan_gen_.1064 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 800, i32 2 }
@___asan_gen_.1067 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 817, i32 2 }
@___asan_gen_.1076 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 646, i32 2 }
@___asan_gen_.1088 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1093, i32 85, i32 3 }
@___asan_gen_.1093 = private unnamed_addr constant [60 x i8] c"../drivers/gpu/drm/amd/amdgpu/../include/amd_pcie_helpers.h\00", align 1
@___asan_gen_.1094 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1093, i32 129, i32 8 }
@___asan_gen_.1103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1133, i32 4 }
@___asan_gen_.1112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1140, i32 4 }
@___asan_gen_.1121 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1290, i32 3 }
@___asan_gen_.1130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1296, i32 3 }
@___asan_gen_.1139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1303, i32 3 }
@___asan_gen_.1148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1313, i32 3 }
@___asan_gen_.1157 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1208, i32 3 }
@___asan_gen_.1166 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1219, i32 3 }
@___asan_gen_.1175 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1385, i32 3 }
@___asan_gen_.1184 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1684, i32 2 }
@___asan_gen_.1193 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1688, i32 2 }
@___asan_gen_.1202 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1692, i32 2 }
@___asan_gen_.1205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1701, i32 2 }
@___asan_gen_.1214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1705, i32 2 }
@___asan_gen_.1223 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1709, i32 2 }
@___asan_gen_.1232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1713, i32 2 }
@___asan_gen_.1241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1717, i32 2 }
@___asan_gen_.1244 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1721, i32 2 }
@___asan_gen_.1253 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1725, i32 2 }
@___asan_gen_.1262 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1729, i32 2 }
@___asan_gen_.1271 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1733, i32 2 }
@___asan_gen_.1280 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1359, i32 3 }
@___asan_gen_.1289 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1369, i32 2 }
@___asan_gen_.1298 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1329, i32 3 }
@___asan_gen_.1307 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1337, i32 3 }
@___asan_gen_.1313 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1156, i32 4 }
@___asan_gen_.1316 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 232, i32 2 }
@___asan_gen_.1325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3822, i32 4 }
@___asan_gen_.1331 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3826, i32 4 }
@___asan_gen_.1340 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3768, i32 2 }
@___asan_gen_.1349 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3773, i32 2 }
@___asan_gen_.1352 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3674, i32 4 }
@___asan_gen_.1358 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3604, i32 2 }
@___asan_gen_.1367 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 3609, i32 2 }
@___asan_gen_.1370 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4426, i32 2 }
@___asan_gen_.1373 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4434, i32 3 }
@___asan_gen_.1382 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4440, i32 2 }
@___asan_gen_.1391 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4444, i32 2 }
@___asan_gen_.1394 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4456, i32 2 }
@___asan_gen_.1403 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4461, i32 2 }
@___asan_gen_.1412 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4466, i32 2 }
@___asan_gen_.1421 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4471, i32 2 }
@___asan_gen_.1424 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4476, i32 2 }
@___asan_gen_.1433 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4481, i32 2 }
@___asan_gen_.1436 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4489, i32 3 }
@___asan_gen_.1442 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 191, i32 2 }
@___asan_gen_.1451 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4161, i32 3 }
@___asan_gen_.1460 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4164, i32 3 }
@___asan_gen_.1469 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4175, i32 3 }
@___asan_gen_.1478 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4178, i32 3 }
@___asan_gen_.1487 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4219, i32 3 }
@___asan_gen_.1496 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4228, i32 3 }
@___asan_gen_.1505 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4263, i32 2 }
@___asan_gen_.1514 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4318, i32 3 }
@___asan_gen_.1523 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4321, i32 3 }
@___asan_gen_.1532 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4332, i32 3 }
@___asan_gen_.1541 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4335, i32 3 }
@___asan_gen_.1550 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4544, i32 3 }
@___asan_gen_.1551 = private unnamed_addr constant [15 x i8] c"smu7_irq_funcs\00", align 1
@___asan_gen_.1553 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4588, i32 42 }
@___asan_gen_.1562 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5299, i32 4 }
@___asan_gen_.1571 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5672, i32 2 }
@___asan_gen_.1574 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4929, i32 32 }
@___asan_gen_.1577 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4931, i32 19 }
@___asan_gen_.1580 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4931, i32 25 }
@___asan_gen_.1583 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4958, i32 32 }
@___asan_gen_.1586 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4959, i32 47 }
@___asan_gen_.1589 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4960, i32 47 }
@___asan_gen_.1592 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4961, i32 47 }
@___asan_gen_.1595 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4966, i32 32 }
@___asan_gen_.1598 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4966, i32 41 }
@___asan_gen_.1601 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4968, i32 33 }
@___asan_gen_.1604 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4975, i32 41 }
@___asan_gen_.1607 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4984, i32 41 }
@___asan_gen_.1610 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4985, i32 32 }
@___asan_gen_.1613 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4988, i32 32 }
@___asan_gen_.1616 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 4991, i32 32 }
@___asan_gen_.1625 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1639, i32 4 }
@___asan_gen_.1631 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 1646, i32 3 }
@___asan_gen_.1632 = private unnamed_addr constant [18 x i8] c"SMU7ThermalPolicy\00", align 1
@___asan_gen_.1633 = private unnamed_addr constant [53 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h\00", align 1
@___asan_gen_.1634 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1633, i32 34, i32 56 }
@___asan_gen_.1637 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5501, i32 33 }
@___asan_gen_.1640 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5502, i32 4 }
@___asan_gen_.1643 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5503, i32 4 }
@___asan_gen_.1646 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5504, i32 4 }
@___asan_gen_.1649 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5505, i32 4 }
@___asan_gen_.1652 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5506, i32 4 }
@___asan_gen_.1655 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5507, i32 4 }
@___asan_gen_.1658 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5508, i32 4 }
@___asan_gen_.1661 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5515, i32 35 }
@___asan_gen_.1664 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5523, i32 37 }
@___asan_gen_.1665 = private unnamed_addr constant [15 x i8] c"smu7_profiling\00", align 1
@___asan_gen_.1667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 87, i32 36 }
@___asan_gen_.1670 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5534, i32 37 }
@___asan_gen_.1673 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5539, i32 37 }
@___asan_gen_.1676 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5540, i32 34 }
@___asan_gen_.1679 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5543, i32 37 }
@___asan_gen_.1682 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5548, i32 37 }
@___asan_gen_.1691 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5441, i32 2 }
@___asan_gen_.1697 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5445, i32 3 }
@___asan_gen_.1706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5452, i32 3 }
@___asan_gen_.1707 = private unnamed_addr constant [4 x i8] c"_rs\00", align 1
@___asan_gen_.1715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5459, i32 3 }
@___asan_gen_.1721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5474, i32 4 }
@___asan_gen_.1730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5399, i32 3 }
@___asan_gen_.1736 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5408, i32 4 }
@___asan_gen_.1737 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.1740 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1741 = private constant [65 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c\00", align 1
@___asan_gen_.1742 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1741, i32 5416, i32 4 }
@llvm.compiler.used = appending global [541 x ptr] [ptr @cast_const_phw_smu7_power_state._entry, ptr @cast_const_phw_smu7_power_state._entry_ptr, ptr @cast_phw_smu7_power_state._entry, ptr @cast_phw_smu7_power_state._entry_ptr, ptr @get_pcie_lane_support._entry, ptr @get_pcie_lane_support._entry.235, ptr @get_pcie_lane_support._entry_ptr, ptr @get_pcie_lane_support._entry_ptr.237, ptr @phm_add_voltage._entry, ptr @phm_add_voltage._entry.17, ptr @phm_add_voltage._entry.20, ptr @phm_add_voltage._entry_ptr, ptr @phm_add_voltage._entry_ptr.18, ptr @phm_add_voltage._entry_ptr.21, ptr @phm_get_svi2_voltage_table_v0._entry, ptr @phm_get_svi2_voltage_table_v0._entry_ptr, ptr @smu7_apply_state_adjust_rules._entry, ptr @smu7_apply_state_adjust_rules._entry_ptr, ptr @smu7_avfs_control._entry, ptr @smu7_avfs_control._entry.429, ptr @smu7_avfs_control._entry_ptr, ptr @smu7_avfs_control._entry_ptr.430, ptr @smu7_check_clk_voltage_valid._entry, ptr @smu7_check_clk_voltage_valid._entry.463, ptr @smu7_check_clk_voltage_valid._entry.466, ptr @smu7_check_clk_voltage_valid._entry_ptr, ptr @smu7_check_clk_voltage_valid._entry_ptr.465, ptr @smu7_check_clk_voltage_valid._entry_ptr.468, ptr @smu7_construct_voltage_tables._entry, ptr @smu7_construct_voltage_tables._entry.163, ptr @smu7_construct_voltage_tables._entry.167, ptr @smu7_construct_voltage_tables._entry.171, ptr @smu7_construct_voltage_tables._entry.175, ptr @smu7_construct_voltage_tables._entry.179, ptr @smu7_construct_voltage_tables._entry.183, ptr @smu7_construct_voltage_tables._entry.187, ptr @smu7_construct_voltage_tables._entry.191, ptr @smu7_construct_voltage_tables._entry.194, ptr @smu7_construct_voltage_tables._entry.198, ptr @smu7_construct_voltage_tables._entry_ptr, ptr @smu7_construct_voltage_tables._entry_ptr.164, ptr @smu7_construct_voltage_tables._entry_ptr.168, ptr @smu7_construct_voltage_tables._entry_ptr.172, ptr @smu7_construct_voltage_tables._entry_ptr.176, ptr @smu7_construct_voltage_tables._entry_ptr.180, ptr @smu7_construct_voltage_tables._entry_ptr.184, ptr @smu7_construct_voltage_tables._entry_ptr.188, ptr @smu7_construct_voltage_tables._entry_ptr.192, ptr @smu7_construct_voltage_tables._entry_ptr.195, ptr @smu7_construct_voltage_tables._entry_ptr.199, ptr @smu7_disable_deep_sleep_master_switch._entry, ptr @smu7_disable_deep_sleep_master_switch._entry_ptr, ptr @smu7_disable_dpm_tasks._entry, ptr @smu7_disable_dpm_tasks._entry.265, ptr @smu7_disable_dpm_tasks._entry.269, ptr @smu7_disable_dpm_tasks._entry.273, ptr @smu7_disable_dpm_tasks._entry.277, ptr @smu7_disable_dpm_tasks._entry.281, ptr @smu7_disable_dpm_tasks._entry.285, ptr @smu7_disable_dpm_tasks._entry.289, ptr @smu7_disable_dpm_tasks._entry.293, ptr @smu7_disable_dpm_tasks._entry.297, ptr @smu7_disable_dpm_tasks._entry.301, ptr @smu7_disable_dpm_tasks._entry.305, ptr @smu7_disable_dpm_tasks._entry_ptr, ptr @smu7_disable_dpm_tasks._entry_ptr.266, ptr @smu7_disable_dpm_tasks._entry_ptr.270, ptr @smu7_disable_dpm_tasks._entry_ptr.274, ptr @smu7_disable_dpm_tasks._entry_ptr.278, ptr @smu7_disable_dpm_tasks._entry_ptr.282, ptr @smu7_disable_dpm_tasks._entry_ptr.286, ptr @smu7_disable_dpm_tasks._entry_ptr.290, ptr @smu7_disable_dpm_tasks._entry_ptr.294, ptr @smu7_disable_dpm_tasks._entry_ptr.298, ptr @smu7_disable_dpm_tasks._entry_ptr.302, ptr @smu7_disable_dpm_tasks._entry_ptr.306, ptr @smu7_disable_sclk_mclk_dpm._entry, ptr @smu7_disable_sclk_mclk_dpm._entry.315, ptr @smu7_disable_sclk_mclk_dpm._entry_ptr, ptr @smu7_disable_sclk_mclk_dpm._entry_ptr.316, ptr @smu7_enable_deep_sleep_master_switch._entry, ptr @smu7_enable_deep_sleep_master_switch._entry.240, ptr @smu7_enable_deep_sleep_master_switch._entry_ptr, ptr @smu7_enable_deep_sleep_master_switch._entry_ptr.241, ptr @smu7_enable_dpm_tasks._entry, ptr @smu7_enable_dpm_tasks._entry.100, ptr @smu7_enable_dpm_tasks._entry.104, ptr @smu7_enable_dpm_tasks._entry.108, ptr @smu7_enable_dpm_tasks._entry.112, ptr @smu7_enable_dpm_tasks._entry.116, ptr @smu7_enable_dpm_tasks._entry.120, ptr @smu7_enable_dpm_tasks._entry.124, ptr @smu7_enable_dpm_tasks._entry.127, ptr @smu7_enable_dpm_tasks._entry.131, ptr @smu7_enable_dpm_tasks._entry.135, ptr @smu7_enable_dpm_tasks._entry.138, ptr @smu7_enable_dpm_tasks._entry.142, ptr @smu7_enable_dpm_tasks._entry.146, ptr @smu7_enable_dpm_tasks._entry.150, ptr @smu7_enable_dpm_tasks._entry.154, ptr @smu7_enable_dpm_tasks._entry.158, ptr @smu7_enable_dpm_tasks._entry.76, ptr @smu7_enable_dpm_tasks._entry.80, ptr @smu7_enable_dpm_tasks._entry.84, ptr @smu7_enable_dpm_tasks._entry.88, ptr @smu7_enable_dpm_tasks._entry.92, ptr @smu7_enable_dpm_tasks._entry.96, ptr @smu7_enable_dpm_tasks._entry_ptr, ptr @smu7_enable_dpm_tasks._entry_ptr.101, ptr @smu7_enable_dpm_tasks._entry_ptr.105, ptr @smu7_enable_dpm_tasks._entry_ptr.109, ptr @smu7_enable_dpm_tasks._entry_ptr.113, ptr @smu7_enable_dpm_tasks._entry_ptr.117, ptr @smu7_enable_dpm_tasks._entry_ptr.121, ptr @smu7_enable_dpm_tasks._entry_ptr.125, ptr @smu7_enable_dpm_tasks._entry_ptr.128, ptr @smu7_enable_dpm_tasks._entry_ptr.132, ptr @smu7_enable_dpm_tasks._entry_ptr.136, ptr @smu7_enable_dpm_tasks._entry_ptr.139, ptr @smu7_enable_dpm_tasks._entry_ptr.143, ptr @smu7_enable_dpm_tasks._entry_ptr.147, ptr @smu7_enable_dpm_tasks._entry_ptr.151, ptr @smu7_enable_dpm_tasks._entry_ptr.155, ptr @smu7_enable_dpm_tasks._entry_ptr.159, ptr @smu7_enable_dpm_tasks._entry_ptr.77, ptr @smu7_enable_dpm_tasks._entry_ptr.81, ptr @smu7_enable_dpm_tasks._entry_ptr.85, ptr @smu7_enable_dpm_tasks._entry_ptr.89, ptr @smu7_enable_dpm_tasks._entry_ptr.93, ptr @smu7_enable_dpm_tasks._entry_ptr.97, ptr @smu7_enable_sclk_mclk_dpm._entry, ptr @smu7_enable_sclk_mclk_dpm._entry.258, ptr @smu7_enable_sclk_mclk_dpm._entry_ptr, ptr @smu7_enable_sclk_mclk_dpm._entry_ptr.259, ptr @smu7_freeze_sclk_mclk_dpm._entry, ptr @smu7_freeze_sclk_mclk_dpm._entry.377, ptr @smu7_freeze_sclk_mclk_dpm._entry.381, ptr @smu7_freeze_sclk_mclk_dpm._entry.385, ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr, ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.378, ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.382, ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.386, ptr @smu7_get_current_pcie_lane_number._entry, ptr @smu7_get_current_pcie_lane_number._entry_ptr, ptr @smu7_get_evv_voltages._entry, ptr @smu7_get_evv_voltages._entry.7, ptr @smu7_get_evv_voltages._entry_ptr, ptr @smu7_get_evv_voltages._entry_ptr.9, ptr @smu7_get_pp_table_entry_callback_func_v0._entry, ptr @smu7_get_pp_table_entry_callback_func_v0._entry.326, ptr @smu7_get_pp_table_entry_callback_func_v0._entry_ptr, ptr @smu7_get_pp_table_entry_callback_func_v0._entry_ptr.327, ptr @smu7_get_pp_table_entry_callback_func_v1._entry, ptr @smu7_get_pp_table_entry_callback_func_v1._entry.331, ptr @smu7_get_pp_table_entry_callback_func_v1._entry_ptr, ptr @smu7_get_pp_table_entry_callback_func_v1._entry_ptr.332, ptr @smu7_get_sleep_divider_id_from_clock._entry, ptr @smu7_get_sleep_divider_id_from_clock._entry_ptr, ptr @smu7_hwmgr_backend_init._entry, ptr @smu7_hwmgr_backend_init._entry_ptr, ptr @smu7_odn_edit_dpm_table._entry, ptr @smu7_odn_edit_dpm_table._entry.447, ptr @smu7_odn_edit_dpm_table._entry.451, ptr @smu7_odn_edit_dpm_table._entry.455, ptr @smu7_odn_edit_dpm_table._entry.458, ptr @smu7_odn_edit_dpm_table._entry_ptr, ptr @smu7_odn_edit_dpm_table._entry_ptr.449, ptr @smu7_odn_edit_dpm_table._entry_ptr.452, ptr @smu7_odn_edit_dpm_table._entry_ptr.456, ptr @smu7_odn_edit_dpm_table._entry_ptr.460, ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry, ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry_ptr, ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry, ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry_ptr, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry.390, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.391, ptr @smu7_power_off_asic._entry, ptr @smu7_power_off_asic._entry_ptr, ptr @smu7_set_dpm_event_sources._entry, ptr @smu7_set_dpm_event_sources._entry_ptr, ptr @smu7_set_power_state_tasks._entry, ptr @smu7_set_power_state_tasks._entry.336, ptr @smu7_set_power_state_tasks._entry.340, ptr @smu7_set_power_state_tasks._entry.344, ptr @smu7_set_power_state_tasks._entry.348, ptr @smu7_set_power_state_tasks._entry.352, ptr @smu7_set_power_state_tasks._entry.356, ptr @smu7_set_power_state_tasks._entry.360, ptr @smu7_set_power_state_tasks._entry.364, ptr @smu7_set_power_state_tasks._entry.368, ptr @smu7_set_power_state_tasks._entry.372, ptr @smu7_set_power_state_tasks._entry_ptr, ptr @smu7_set_power_state_tasks._entry_ptr.337, ptr @smu7_set_power_state_tasks._entry_ptr.341, ptr @smu7_set_power_state_tasks._entry_ptr.345, ptr @smu7_set_power_state_tasks._entry_ptr.349, ptr @smu7_set_power_state_tasks._entry_ptr.353, ptr @smu7_set_power_state_tasks._entry_ptr.357, ptr @smu7_set_power_state_tasks._entry_ptr.361, ptr @smu7_set_power_state_tasks._entry_ptr.365, ptr @smu7_set_power_state_tasks._entry_ptr.369, ptr @smu7_set_power_state_tasks._entry_ptr.373, ptr @smu7_set_private_data_based_on_pptable_v0._entry, ptr @smu7_set_private_data_based_on_pptable_v0._entry.40, ptr @smu7_set_private_data_based_on_pptable_v0._entry.44, ptr @smu7_set_private_data_based_on_pptable_v0._entry.48, ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr, ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.41, ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.45, ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.49, ptr @smu7_set_private_data_based_on_pptable_v1._entry, ptr @smu7_set_private_data_based_on_pptable_v1._entry.26, ptr @smu7_set_private_data_based_on_pptable_v1._entry.30, ptr @smu7_set_private_data_based_on_pptable_v1._entry.34, ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr, ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.27, ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.31, ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.35, ptr @smu7_set_watermarks_for_clocks_ranges._entry, ptr @smu7_set_watermarks_for_clocks_ranges._entry_ptr, ptr @smu7_setup_asic_task._entry, ptr @smu7_setup_asic_task._entry.53, ptr @smu7_setup_asic_task._entry.57, ptr @smu7_setup_asic_task._entry.61, ptr @smu7_setup_asic_task._entry.65, ptr @smu7_setup_asic_task._entry.69, ptr @smu7_setup_asic_task._entry_ptr, ptr @smu7_setup_asic_task._entry_ptr.54, ptr @smu7_setup_asic_task._entry_ptr.58, ptr @smu7_setup_asic_task._entry_ptr.62, ptr @smu7_setup_asic_task._entry_ptr.66, ptr @smu7_setup_asic_task._entry_ptr.70, ptr @smu7_setup_default_pcie_table._entry, ptr @smu7_setup_default_pcie_table._entry_ptr, ptr @smu7_setup_dpm_tables_v0._entry, ptr @smu7_setup_dpm_tables_v0._entry.217, ptr @smu7_setup_dpm_tables_v0._entry.221, ptr @smu7_setup_dpm_tables_v0._entry.225, ptr @smu7_setup_dpm_tables_v0._entry.229, ptr @smu7_setup_dpm_tables_v0._entry_ptr, ptr @smu7_setup_dpm_tables_v0._entry_ptr.218, ptr @smu7_setup_dpm_tables_v0._entry_ptr.222, ptr @smu7_setup_dpm_tables_v0._entry_ptr.226, ptr @smu7_setup_dpm_tables_v0._entry_ptr.230, ptr @smu7_setup_dpm_tables_v1._entry, ptr @smu7_setup_dpm_tables_v1._entry.204, ptr @smu7_setup_dpm_tables_v1._entry.208, ptr @smu7_setup_dpm_tables_v1._entry.212, ptr @smu7_setup_dpm_tables_v1._entry_ptr, ptr @smu7_setup_dpm_tables_v1._entry_ptr.205, ptr @smu7_setup_dpm_tables_v1._entry_ptr.209, ptr @smu7_setup_dpm_tables_v1._entry_ptr.213, ptr @smu7_sort_lookup_table._entry, ptr @smu7_sort_lookup_table._entry_ptr, ptr @smu7_start_dpm._entry, ptr @smu7_start_dpm._entry.245, ptr @smu7_start_dpm._entry.249, ptr @smu7_start_dpm._entry.253, ptr @smu7_start_dpm._entry_ptr, ptr @smu7_start_dpm._entry_ptr.246, ptr @smu7_start_dpm._entry_ptr.250, ptr @smu7_start_dpm._entry_ptr.254, ptr @smu7_stop_dpm._entry, ptr @smu7_stop_dpm._entry.310, ptr @smu7_stop_dpm._entry_ptr, ptr @smu7_stop_dpm._entry_ptr.311, ptr @smu7_trim_dpm_states._entry, ptr @smu7_trim_dpm_states._entry_ptr, ptr @smu7_unfreeze_sclk_mclk_dpm._entry, ptr @smu7_unfreeze_sclk_mclk_dpm._entry.396, ptr @smu7_unfreeze_sclk_mclk_dpm._entry.400, ptr @smu7_unfreeze_sclk_mclk_dpm._entry.404, ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr, ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.397, ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.401, ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.405, ptr @DIDTEDCConfig_P12, ptr @smu7_get_sleep_divider_id_from_clock._rs, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @smu7_hwmgr_funcs, ptr @.str.4, ptr @.str.5, ptr @smu7_get_evv_voltages._rs, ptr @.str.6, ptr @.str.8, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @phm_add_voltage._rs, ptr @.str.15, ptr @phm_add_voltage._rs.16, ptr @phm_add_voltage._rs.19, ptr @.str.22, ptr @smu7_sort_lookup_table._rs, ptr @.str.23, ptr @smu7_set_private_data_based_on_pptable_v1._rs, ptr @.str.24, ptr @smu7_set_private_data_based_on_pptable_v1._rs.25, ptr @.str.28, ptr @smu7_set_private_data_based_on_pptable_v1._rs.29, ptr @.str.32, ptr @smu7_set_private_data_based_on_pptable_v1._rs.33, ptr @.str.36, ptr @.str.37, ptr @smu7_set_private_data_based_on_pptable_v0._rs, ptr @.str.38, ptr @smu7_set_private_data_based_on_pptable_v0._rs.39, ptr @.str.42, ptr @smu7_set_private_data_based_on_pptable_v0._rs.43, ptr @.str.46, ptr @smu7_set_private_data_based_on_pptable_v0._rs.47, ptr @.str.50, ptr @smu7_apply_state_adjust_rules._rs, ptr @.str.72, ptr @cast_phw_smu7_power_state._rs, ptr @.str.73, ptr @smu7_enable_dpm_tasks._rs.75, ptr @.str.78, ptr @smu7_enable_dpm_tasks._rs.91, ptr @.str.94, ptr @smu7_enable_dpm_tasks._rs.103, ptr @.str.106, ptr @smu7_enable_dpm_tasks._rs.107, ptr @.str.110, ptr @smu7_enable_dpm_tasks._rs.111, ptr @.str.114, ptr @smu7_enable_dpm_tasks._rs.115, ptr @.str.118, ptr @smu7_enable_dpm_tasks._rs.126, ptr @.str.129, ptr @smu7_enable_dpm_tasks._rs.130, ptr @.str.133, ptr @smu7_enable_dpm_tasks._rs.134, ptr @smu7_enable_dpm_tasks._rs.137, ptr @.str.140, ptr @smu7_enable_dpm_tasks._rs.141, ptr @.str.144, ptr @smu7_enable_dpm_tasks._rs.145, ptr @.str.148, ptr @smu7_enable_dpm_tasks._rs.149, ptr @.str.152, ptr @smu7_construct_voltage_tables._rs, ptr @.str.161, ptr @smu7_construct_voltage_tables._rs.162, ptr @.str.165, ptr @smu7_construct_voltage_tables._rs.166, ptr @.str.169, ptr @smu7_construct_voltage_tables._rs.170, ptr @.str.173, ptr @smu7_construct_voltage_tables._rs.174, ptr @.str.177, ptr @smu7_construct_voltage_tables._rs.178, ptr @.str.181, ptr @smu7_construct_voltage_tables._rs.182, ptr @.str.185, ptr @smu7_construct_voltage_tables._rs.186, ptr @.str.189, ptr @smu7_construct_voltage_tables._rs.190, ptr @smu7_construct_voltage_tables._rs.193, ptr @.str.196, ptr @smu7_construct_voltage_tables._rs.197, ptr @.str.200, ptr @smu7_setup_dpm_tables_v1._rs, ptr @.str.202, ptr @smu7_setup_dpm_tables_v1._rs.203, ptr @.str.206, ptr @smu7_setup_dpm_tables_v1._rs.207, ptr @.str.210, ptr @smu7_setup_dpm_tables_v1._rs.211, ptr @.str.214, ptr @smu7_setup_dpm_tables_v0._rs, ptr @.str.215, ptr @smu7_setup_dpm_tables_v0._rs.216, ptr @.str.219, ptr @smu7_setup_dpm_tables_v0._rs.220, ptr @.str.223, ptr @smu7_setup_dpm_tables_v0._rs.224, ptr @.str.227, ptr @smu7_setup_default_pcie_table._rs, ptr @.str.231, ptr @.str.232, ptr @.str.233, ptr @.str.234, ptr @.str.236, ptr @smu7_enable_deep_sleep_master_switch._rs, ptr @.str.238, ptr @smu7_enable_deep_sleep_master_switch._rs.239, ptr @.str.242, ptr @.str.243, ptr @.str.244, ptr @smu7_start_dpm._rs, ptr @.str.247, ptr @smu7_start_dpm._rs.248, ptr @.str.251, ptr @smu7_start_dpm._rs.252, ptr @.str.255, ptr @smu7_enable_sclk_mclk_dpm._rs, ptr @.str.256, ptr @smu7_enable_sclk_mclk_dpm._rs.257, ptr @.str.260, ptr @.str.261, ptr @.str.262, ptr @smu7_disable_dpm_tasks._rs, ptr @.str.263, ptr @smu7_disable_dpm_tasks._rs.264, ptr @.str.267, ptr @smu7_disable_dpm_tasks._rs.268, ptr @.str.271, ptr @smu7_disable_dpm_tasks._rs.276, ptr @.str.279, ptr @smu7_disable_dpm_tasks._rs.280, ptr @.str.283, ptr @smu7_disable_dpm_tasks._rs.284, ptr @.str.287, ptr @smu7_disable_dpm_tasks._rs.288, ptr @.str.291, ptr @smu7_disable_dpm_tasks._rs.296, ptr @.str.299, ptr @smu7_disable_dpm_tasks._rs.300, ptr @.str.303, ptr @smu7_disable_dpm_tasks._rs.304, ptr @.str.307, ptr @smu7_stop_dpm._rs, ptr @.str.308, ptr @smu7_stop_dpm._rs.309, ptr @.str.312, ptr @smu7_disable_sclk_mclk_dpm._rs, ptr @.str.313, ptr @smu7_disable_sclk_mclk_dpm._rs.314, ptr @.str.317, ptr @smu7_disable_deep_sleep_master_switch._rs, ptr @.str.319, ptr @.str.320, ptr @.str.321, ptr @.str.322, ptr @.str.323, ptr @smu7_get_pp_table_entry_callback_func_v0._rs, ptr @.str.324, ptr @smu7_get_pp_table_entry_callback_func_v0._rs.325, ptr @.str.328, ptr @.str.329, ptr @smu7_get_pp_table_entry_callback_func_v1._rs, ptr @smu7_get_pp_table_entry_callback_func_v1._rs.330, ptr @.str.333, ptr @smu7_set_power_state_tasks._rs.339, ptr @.str.342, ptr @smu7_set_power_state_tasks._rs.343, ptr @.str.346, ptr @smu7_set_power_state_tasks._rs.351, ptr @.str.354, ptr @smu7_set_power_state_tasks._rs.355, ptr @.str.358, ptr @smu7_set_power_state_tasks._rs.359, ptr @.str.362, ptr @smu7_set_power_state_tasks._rs.367, ptr @.str.370, ptr @cast_const_phw_smu7_power_state._rs, ptr @smu7_freeze_sclk_mclk_dpm._rs, ptr @.str.375, ptr @smu7_freeze_sclk_mclk_dpm._rs.376, ptr @.str.379, ptr @smu7_freeze_sclk_mclk_dpm._rs.380, ptr @.str.383, ptr @smu7_freeze_sclk_mclk_dpm._rs.384, ptr @.str.387, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs, ptr @.str.388, ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs.389, ptr @.str.392, ptr @smu7_trim_dpm_states._rs, ptr @.str.393, ptr @smu7_unfreeze_sclk_mclk_dpm._rs, ptr @.str.394, ptr @smu7_unfreeze_sclk_mclk_dpm._rs.395, ptr @.str.398, ptr @smu7_unfreeze_sclk_mclk_dpm._rs.399, ptr @.str.402, ptr @smu7_unfreeze_sclk_mclk_dpm._rs.403, ptr @.str.406, ptr @.str.407, ptr @.str.408, ptr @.str.409, ptr @smu7_irq_funcs, ptr @smu7_set_watermarks_for_clocks_ranges._rs, ptr @.str.410, ptr @smu7_power_off_asic._rs, ptr @.str.411, ptr @.str.412, ptr @.str.413, ptr @.str.414, ptr @.str.415, ptr @.str.416, ptr @.str.417, ptr @.str.418, ptr @.str.419, ptr @.str.420, ptr @.str.421, ptr @.str.422, ptr @.str.423, ptr @.str.424, ptr @.str.425, ptr @.str.426, ptr @smu7_avfs_control._rs, ptr @.str.427, ptr @smu7_avfs_control._rs.428, ptr @SMU7ThermalPolicy, ptr @.str.431, ptr @.str.432, ptr @.str.433, ptr @.str.434, ptr @.str.435, ptr @.str.436, ptr @.str.437, ptr @.str.438, ptr @.str.439, ptr @.str.440, ptr @smu7_profiling, ptr @.str.441, ptr @.str.442, ptr @.str.443, ptr @.str.444, ptr @.str.445, ptr @smu7_odn_edit_dpm_table._rs, ptr @.str.446, ptr @.str.448, ptr @smu7_odn_edit_dpm_table._rs.450, ptr @.str.453, ptr @smu7_odn_edit_dpm_table._rs.454, ptr @.str.457, ptr @.str.459, ptr @.str.461, ptr @.str.462, ptr @.str.464, ptr @.str.467], section "llvm.metadata"
@0 = internal global [402 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DIDTEDCConfig_P12 to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.537 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.539 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_sleep_divider_id_from_clock._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_sleep_divider_id_from_clock._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.557 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_hwmgr_funcs to i32), i32 372, i32 448, i32 ptrtoint (ptr @___asan_gen_.558 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_hwmgr_backend_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_evv_voltages._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_evv_voltages._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_evv_voltages._entry.7 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 71, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._rs.16 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.617 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._entry.17 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.617 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._rs.19 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_add_voltage._entry.20 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_sort_lookup_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_sort_lookup_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._rs.25 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._entry.26 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._rs.29 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._entry.30 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._rs.33 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v1._entry.34 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._rs.39 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.695 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._entry.40 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.695 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 78, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.695 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._rs.43 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._entry.44 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._rs.47 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.713 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_private_data_based_on_pptable_v0._entry.48 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.713 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 77, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.713 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.716 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry.53 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry.57 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.722 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry.61 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.725 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry.65 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_asic_task._entry.69 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.731 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_apply_state_adjust_rules._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_apply_state_adjust_rules._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_phw_smu7_power_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.749 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_phw_smu7_power_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.749 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.749 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.75 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.76 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.80 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.84 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.767 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.88 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.91 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.92 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.96 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.782 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.100 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.785 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.103 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.104 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.107 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.108 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.111 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.112 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.115 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.116 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.120 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.124 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.827 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.126 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.836 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.127 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.836 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.129 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.836 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.130 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.845 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.131 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.845 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.133 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.845 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.134 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.135 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.137 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.860 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.138 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.860 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.860 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.141 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.869 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.142 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.869 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.144 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.869 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.145 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.878 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.146 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.878 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.878 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._rs.149 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.887 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.150 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.887 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.152 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.887 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.154 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.890 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_dpm_tasks._entry.158 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.893 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.161 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.162 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.163 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.165 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.166 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.920 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.167 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.920 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.169 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.920 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.170 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.929 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.171 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.929 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.173 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.929 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.174 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.938 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.175 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.938 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.177 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.938 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.178 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.179 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.182 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.183 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.186 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.187 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.189 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.190 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.971 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.191 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.971 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.193 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.194 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._rs.197 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.989 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_construct_voltage_tables._entry.198 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.989 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.989 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @phm_get_svi2_voltage_table_v0._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._rs.203 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._entry.204 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.206 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._rs.207 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._entry.208 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.210 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._rs.211 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v1._entry.212 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.215 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._rs.216 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._entry.217 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.219 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._rs.220 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._entry.221 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.223 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._rs.224 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._entry.225 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.227 to i32), i32 71, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_dpm_tables_v0._entry.229 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1067 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_default_pcie_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_setup_default_pcie_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @get_pcie_lane_support._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1088 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1088 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.233 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1088 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.234 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1088 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @get_pcie_lane_support._entry.235 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.236 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_deep_sleep_master_switch._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_deep_sleep_master_switch._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.238 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_deep_sleep_master_switch._rs.239 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_deep_sleep_master_switch._entry.240 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.242 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.244 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._entry.245 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.247 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._rs.248 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._entry.249 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.251 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._rs.252 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_start_dpm._entry.253 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.255 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_sclk_mclk_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_sclk_mclk_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_sclk_mclk_dpm._rs.257 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_enable_sclk_mclk_dpm._entry.258 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.260 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_dpm_event_sources._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.261 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.263 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.264 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.265 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.267 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.268 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.269 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.271 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.273 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.276 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.277 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.279 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.280 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.281 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.283 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.284 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.285 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.287 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.288 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.289 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.291 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.293 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1244 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.296 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.297 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.299 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.300 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.301 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.303 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._rs.304 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_dpm_tasks._entry.305 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.307 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_stop_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_stop_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.308 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_stop_dpm._rs.309 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_stop_dpm._entry.310 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.312 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_sclk_mclk_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_sclk_mclk_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.313 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_sclk_mclk_dpm._rs.314 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_sclk_mclk_dpm._entry.315 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.317 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_deep_sleep_master_switch._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1313 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_disable_deep_sleep_master_switch._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1313 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_current_pcie_lane_number._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.319 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.320 to i32), i32 83, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.321 to i32), i32 91, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.322 to i32), i32 85, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1331 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.323 to i32), i32 93, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1331 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v0._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1340 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v0._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1340 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.324 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1340 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v0._rs.325 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1349 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v0._entry.326 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1349 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.328 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1349 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.329 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v1._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1358 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v1._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1358 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v1._rs.330 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1367 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_get_pp_table_entry_callback_func_v1._entry.331 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1367 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.333 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1367 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.336 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1373 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.339 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.340 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.342 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.343 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.344 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.346 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.348 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1394 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.351 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1403 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.352 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1403 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.354 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1403 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.355 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.356 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.358 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.359 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.360 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.362 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.364 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1424 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._rs.367 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.368 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.370 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_power_state_tasks._entry.372 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_const_phw_smu7_power_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1442 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_const_phw_smu7_power_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1442 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.375 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._rs.376 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1460 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._entry.377 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1460 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.379 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1460 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._rs.380 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1469 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._entry.381 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1469 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.383 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1469 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._rs.384 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_freeze_sclk_mclk_dpm._entry.385 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.387 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1487 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1487 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.388 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1487 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs.389 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1496 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry.390 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1496 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.392 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1496 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_trim_dpm_states._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1505 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_trim_dpm_states._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1505 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.393 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1505 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1514 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1514 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.394 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1514 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._rs.395 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._entry.396 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.398 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._rs.399 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._entry.400 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.402 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._rs.403 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_unfreeze_sclk_mclk_dpm._entry.404 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.406 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.407 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.408 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.409 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_irq_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1551 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1553 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_watermarks_for_clocks_ranges._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1562 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_set_watermarks_for_clocks_ranges._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1562 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.410 to i32), i32 102, i32 160, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1562 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_power_off_asic._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_power_off_asic._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.411 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.412 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1574 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.413 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.414 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.415 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1583 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.416 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1586 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.417 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.418 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1592 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.419 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1595 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.420 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.421 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.422 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1604 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.423 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1607 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.424 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1610 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.425 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1613 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.426 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1616 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_avfs_control._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_avfs_control._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.427 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_avfs_control._rs.428 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1631 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_avfs_control._entry.429 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1631 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @SMU7ThermalPolicy to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.1632 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1634 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.431 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.432 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1640 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.433 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1643 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.434 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.435 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1649 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.436 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1652 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.437 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1655 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.438 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.439 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1661 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.440 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1664 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_profiling to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.1665 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.441 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1670 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.442 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1673 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.443 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.444 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1679 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.445 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1682 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.446 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._entry.447 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.448 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._rs.450 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._entry.451 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.453 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._rs.454 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._entry.455 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.457 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_odn_edit_dpm_table._entry.458 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.459 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_check_clk_voltage_valid._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.461 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.462 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_check_clk_voltage_valid._entry.463 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.464 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu7_check_clk_voltage_valid._entry.466 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1737 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.467 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 ptrtoint (ptr @___asan_gen_.1741 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i8 @smu7_get_sleep_divider_id_from_clock(i32 noundef %clock, i32 noundef %clock_insr) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = tail call i32 @llvm.umax.i32(i32 %clock_insr, i32 2500)
  call void @__sanitizer_cov_trace_cmp4(i32 %0, i32 %clock)
  %cmp1.not = icmp ugt i32 %0, %clock
  br i1 %cmp1.not, label %if.then, label %for.cond

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_get_sleep_divider_id_from_clock._rs, ptr noundef nonnull @__func__.smu7_get_sleep_divider_id_from_clock) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.3) #18
  br label %cleanup

for.cond:                                         ; preds = %entry
  %shr = lshr i32 %clock, 5
  call void @__sanitizer_cov_trace_cmp4(i32 %shr, i32 %0)
  %cmp9.not.not = icmp ult i32 %shr, %0
  br i1 %cmp9.not.not, label %for.cond.1, label %for.cond.cleanup_crit_edge

for.cond.cleanup_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.1:                                       ; preds = %for.cond
  %shr.1 = lshr i32 %clock, 4
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.1, i32 %0)
  %cmp9.not.1.not = icmp ult i32 %shr.1, %0
  br i1 %cmp9.not.1.not, label %for.cond.2, label %for.cond.1.cleanup_crit_edge

for.cond.1.cleanup_crit_edge:                     ; preds = %for.cond.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.2:                                       ; preds = %for.cond.1
  %shr.2 = lshr i32 %clock, 3
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.2, i32 %0)
  %cmp9.not.2.not = icmp ult i32 %shr.2, %0
  br i1 %cmp9.not.2.not, label %for.cond.3, label %for.cond.2.cleanup_crit_edge

for.cond.2.cleanup_crit_edge:                     ; preds = %for.cond.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.3:                                       ; preds = %for.cond.2
  %shr.3 = lshr i32 %clock, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.3, i32 %0)
  %cmp9.not.3.not = icmp ult i32 %shr.3, %0
  br i1 %cmp9.not.3.not, label %for.cond.4, label %for.cond.3.cleanup_crit_edge

for.cond.3.cleanup_crit_edge:                     ; preds = %for.cond.3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.4:                                       ; preds = %for.cond.3
  call void @__sanitizer_cov_trace_pc() #17
  %shr.4 = lshr i32 %clock, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.4, i32 %0)
  %cmp9.not.4.not = icmp ult i32 %shr.4, %0
  %spec.select = select i1 %cmp9.not.4.not, i8 0, i8 1
  br label %cleanup

cleanup:                                          ; preds = %for.cond.4, %for.cond.3.cleanup_crit_edge, %for.cond.2.cleanup_crit_edge, %for.cond.1.cleanup_crit_edge, %for.cond.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i8 [ 0, %do.end ], [ 0, %if.then.cleanup_crit_edge ], [ 5, %for.cond.cleanup_crit_edge ], [ 4, %for.cond.1.cleanup_crit_edge ], [ 3, %for.cond.2.cleanup_crit_edge ], [ 2, %for.cond.3.cleanup_crit_edge ], [ %spec.select, %for.cond.4 ]
  ret i8 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @___ratelimit(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @smu7_init_function_pointers(ptr nocapture noundef %hwmgr) local_unnamed_addr #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %hwmgr_func = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 30
  %0 = ptrtoint ptr %hwmgr_func to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr @smu7_hwmgr_funcs, ptr %hwmgr_func, align 4
  %pp_table_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %1 = ptrtoint ptr %pp_table_version to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %pp_table_version, align 4
  %3 = zext i32 %2 to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values)
  switch i32 %2, label %entry.if.end5_crit_edge [
    i32 0, label %entry.if.end5.sink.split_crit_edge
    i32 1, label %if.then3
  ]

entry.if.end5.sink.split_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end5.sink.split

entry.if.end5_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end5

if.then3:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end5.sink.split

if.end5.sink.split:                               ; preds = %if.then3, %entry.if.end5.sink.split_crit_edge
  %pptable_v1_0_funcs.sink = phi ptr [ @pptable_v1_0_funcs, %if.then3 ], [ @pptable_funcs, %entry.if.end5.sink.split_crit_edge ]
  %pptable_func4 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 31
  %4 = ptrtoint ptr %pptable_func4 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %pptable_v1_0_funcs.sink, ptr %pptable_func4, align 4
  br label %if.end5

if.end5:                                          ; preds = %if.end5.sink.split, %entry.if.end5_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_hwmgr_backend_init(ptr noundef %hwmgr) #0 align 64 {
entry:
  %efuse.i = alloca i32, align 4
  %gpio_pin_assignment.i = alloca %struct.pp_atomctrl_gpio_pin_assignment, align 4
  %v_record.i71.i = alloca %struct.phm_ppt_v1_voltage_lookup_record, align 2
  %v_record.i.i = alloca %struct.phm_ppt_v1_voltage_lookup_record, align 2
  %vddc.i = alloca i16, align 2
  %vddci.i = alloca i16, align 2
  %efuse_voltage_id.i = alloca i16, align 2
  %tmp1.i = alloca i8, align 1
  %tmp2.i = alloca i8, align 1
  %tmp3.i = alloca i16, align 2
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 12) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 12), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 3668) #19
  %cmp = icmp eq ptr %call7.i.i, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %1 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %call7.i.i, ptr %backend, align 4
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable.i, align 4
  %cmp.not.i = icmp eq ptr %3, null
  br i1 %cmp.not.i, label %if.end.smu7_patch_voltage_workaround.exit_crit_edge, label %if.then.i

if.end.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

if.then.i:                                        ; preds = %if.end
  %4 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %hwmgr, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 1
  %6 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %vddc_lookup_table.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 15
  %8 = ptrtoint ptr %vddc_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %vddc_lookup_table.i, align 4
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %5, i32 0, i32 1
  %10 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %pdev.i, align 4
  %subsystem_device.i = getelementptr inbounds %struct.pci_dev, ptr %11, i32 0, i32 10
  %12 = ptrtoint ptr %subsystem_device.i to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %subsystem_device.i, align 2
  %subsystem_vendor.i = getelementptr inbounds %struct.pci_dev, ptr %11, i32 0, i32 9
  %14 = ptrtoint ptr %subsystem_vendor.i to i32
  call void @__asan_load2_noabort(i32 %14)
  %15 = load i16, ptr %subsystem_vendor.i, align 4
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %11, i32 0, i32 8
  %16 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %16)
  %17 = load i16, ptr %device.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26591, i16 %17)
  %cmp8.i = icmp eq i16 %17, 26591
  br i1 %cmp8.i, label %land.lhs.true.i, label %if.then.i.smu7_patch_voltage_workaround.exit_crit_edge

if.then.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

land.lhs.true.i:                                  ; preds = %if.then.i
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %11, i32 0, i32 12
  %18 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %revision.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -57, i8 %19)
  %cmp10.i = icmp eq i8 %19, -57
  br i1 %cmp10.i, label %land.lhs.true12.i, label %land.lhs.true.i.smu7_patch_voltage_workaround.exit_crit_edge

land.lhs.true.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

land.lhs.true12.i:                                ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_const_cmp2(i16 2871, i16 %13)
  %cmp13.i = icmp eq i16 %13, 2871
  call void @__sanitizer_cov_trace_const_cmp2(i16 4098, i16 %15)
  %cmp16.i = icmp eq i16 %15, 4098
  %or.cond.i = select i1 %cmp13.i, i1 %cmp16.i, i1 false
  br i1 %or.cond.i, label %land.lhs.true12.i.if.then29.i_crit_edge, label %lor.lhs.false.i

land.lhs.true12.i.if.then29.i_crit_edge:          ; preds = %land.lhs.true12.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then29.i

lor.lhs.false.i:                                  ; preds = %land.lhs.true12.i
  call void @__sanitizer_cov_trace_const_cmp2(i16 1192, i16 %13)
  %cmp18.i = icmp eq i16 %13, 1192
  call void @__sanitizer_cov_trace_const_cmp2(i16 4163, i16 %15)
  %cmp21.i = icmp eq i16 %15, 4163
  %or.cond1.i = select i1 %cmp18.i, i1 %cmp21.i, i1 false
  br i1 %or.cond1.i, label %lor.lhs.false.i.if.then29.i_crit_edge, label %lor.lhs.false23.i

lor.lhs.false.i.if.then29.i_crit_edge:            ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then29.i

lor.lhs.false23.i:                                ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_const_cmp2(i16 -27520, i16 %13)
  %cmp24.i = icmp eq i16 %13, -27520
  call void @__sanitizer_cov_trace_const_cmp2(i16 5762, i16 %15)
  %cmp27.i = icmp eq i16 %15, 5762
  %or.cond2.i = select i1 %cmp24.i, i1 %cmp27.i, i1 false
  br i1 %or.cond2.i, label %lor.lhs.false23.i.if.then29.i_crit_edge, label %lor.lhs.false23.i.smu7_patch_voltage_workaround.exit_crit_edge

lor.lhs.false23.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %lor.lhs.false23.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

lor.lhs.false23.i.if.then29.i_crit_edge:          ; preds = %lor.lhs.false23.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then29.i

if.then29.i:                                      ; preds = %lor.lhs.false23.i.if.then29.i_crit_edge, %lor.lhs.false.i.if.then29.i_crit_edge, %land.lhs.true12.i.if.then29.i_crit_edge
  %device30.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %20 = ptrtoint ptr %device30.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %device30.i, align 4
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %21, align 4
  %write_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %23, i32 0, i32 3
  %24 = ptrtoint ptr %write_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %write_ind_register.i, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %23, i32 0, i32 2
  %26 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = tail call i32 %27(ptr noundef %21, i32 noundef 1, i32 noundef -1071643824) #15
  %and.i = and i32 %call.i, -121
  %or.i = or i32 %and.i, 24
  tail call void %25(ptr noundef %21, i32 noundef 1, i32 noundef -1071643824, i32 noundef %or.i) #15
  %28 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %7, align 4
  %sub.i = add i32 %29, -1
  %vddInd.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %7, i32 0, i32 1, i32 %sub.i, i32 1
  %30 = ptrtoint ptr %vddInd.i to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %vddInd.i, align 4
  %idxprom.i = zext i8 %31 to i32
  %us_vdd.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %9, i32 0, i32 1, i32 %idxprom.i, i32 1
  %32 = ptrtoint ptr %us_vdd.i to i32
  call void @__asan_load2_noabort(i32 %32)
  %33 = load i16, ptr %us_vdd.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 999, i16 %33)
  %cmp38.i = icmp ugt i16 %33, 999
  br i1 %cmp38.i, label %if.then29.i.smu7_patch_voltage_workaround.exit_crit_edge, label %for.cond.preheader.i

if.then29.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

for.cond.preheader.i:                             ; preds = %if.then29.i
  %34 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %9, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %35)
  %cmp435.not.i = icmp eq i32 %35, 0
  br i1 %cmp435.not.i, label %for.cond.preheader.i.smu7_patch_voltage_workaround.exit_crit_edge, label %for.cond.preheader.i.for.body.i_crit_edge

for.cond.preheader.i.for.body.i_crit_edge:        ; preds = %for.cond.preheader.i
  br label %for.body.i

for.cond.preheader.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.cond.preheader.i.for.body.i_crit_edge
  %i.06.i = phi i32 [ %inc.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i_crit_edge ]
  %us_vdd47.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %9, i32 0, i32 1, i32 %i.06.i, i32 1
  %36 = ptrtoint ptr %us_vdd47.i to i32
  call void @__asan_load2_noabort(i32 %36)
  %37 = load i16, ptr %us_vdd47.i, align 2
  %38 = add i16 %37, -1000
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1255, i16 %38)
  %39 = icmp ult i16 %38, -1255
  br i1 %39, label %if.then58.i, label %for.inc.i

if.then58.i:                                      ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  %conv59.i = trunc i32 %i.06.i to i8
  %40 = ptrtoint ptr %vddInd.i to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 %conv59.i, ptr %vddInd.i, align 4
  br label %smu7_patch_voltage_workaround.exit

for.inc.i:                                        ; preds = %for.body.i
  %inc.i = add nuw i32 %i.06.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %35
  br i1 %exitcond.not.i, label %for.inc.i.smu7_patch_voltage_workaround.exit_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

for.inc.i.smu7_patch_voltage_workaround.exit_crit_edge: ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_workaround.exit

smu7_patch_voltage_workaround.exit:               ; preds = %for.inc.i.smu7_patch_voltage_workaround.exit_crit_edge, %if.then58.i, %for.cond.preheader.i.smu7_patch_voltage_workaround.exit_crit_edge, %if.then29.i.smu7_patch_voltage_workaround.exit_crit_edge, %lor.lhs.false23.i.smu7_patch_voltage_workaround.exit_crit_edge, %land.lhs.true.i.smu7_patch_voltage_workaround.exit_crit_edge, %if.then.i.smu7_patch_voltage_workaround.exit_crit_edge, %if.end.smu7_patch_voltage_workaround.exit_crit_edge
  %41 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %backend, align 4
  %43 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %pptable.i, align 4
  %45 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %hwmgr, align 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %tmp1.i) #15
  %47 = ptrtoint ptr %tmp1.i to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 -1, ptr %tmp1.i, align 1, !annotation !822
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %tmp2.i) #15
  %48 = ptrtoint ptr %tmp2.i to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 -1, ptr %tmp2.i, align 1, !annotation !822
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %tmp3.i) #15
  %49 = ptrtoint ptr %tmp3.i to i32
  call void @__asan_store2_noabort(i32 %49)
  store i16 0, ptr %tmp3.i, align 2
  %dll_default_on.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 53
  %50 = ptrtoint ptr %dll_default_on.i to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 0, ptr %dll_default_on.i, align 4
  %mclk_dpm0_activity_target.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 82
  %51 = ptrtoint ptr %mclk_dpm0_activity_target.i to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 10, ptr %mclk_dpm0_activity_target.i, align 4
  %vddc_vddgfx_delta.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 9
  %52 = ptrtoint ptr %vddc_vddgfx_delta.i to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 300, ptr %vddc_vddgfx_delta.i, align 4
  %static_screen_threshold.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 6
  %53 = ptrtoint ptr %static_screen_threshold.i to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 200, ptr %static_screen_threshold.i, align 4
  %static_screen_threshold_unit.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 5
  %54 = ptrtoint ptr %static_screen_threshold_unit.i to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 0, ptr %static_screen_threshold_unit.i, align 4
  %voting_rights_clients.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 4
  %55 = ptrtoint ptr %voting_rights_clients.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 1073725698, ptr %voting_rights_clients.i, align 4
  %arrayidx3.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 1
  %56 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 1024, ptr %arrayidx3.i, align 4
  %arrayidx5.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 2
  %57 = ptrtoint ptr %arrayidx5.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 12583040, ptr %arrayidx5.i, align 4
  %arrayidx7.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 3
  %58 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 12583424, ptr %arrayidx7.i, align 4
  %arrayidx9.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 4
  %59 = ptrtoint ptr %arrayidx9.i to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 12588672, ptr %arrayidx9.i, align 4
  %arrayidx11.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 5
  %60 = ptrtoint ptr %arrayidx11.i to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 12582963, ptr %arrayidx11.i, align 4
  %arrayidx13.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 6
  %61 = ptrtoint ptr %arrayidx13.i to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 12582963, ptr %arrayidx13.i, align 4
  %arrayidx15.i = getelementptr %struct.smu7_hwmgr, ptr %42, i32 0, i32 4, i32 7
  %62 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 1073725440, ptr %arrayidx15.i, align 4
  %feature_mask.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %63 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %feature_mask.i, align 4
  %and.i83 = lshr i32 %64, 1
  %and.lobit.i = and i32 %and.i83, 1
  %65 = xor i32 %and.lobit.i, 1
  %mclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 73
  %66 = ptrtoint ptr %mclk_dpm_key_disabled.i to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %mclk_dpm_key_disabled.i, align 4
  %67 = load i32, ptr %feature_mask.i, align 4
  %and17.i = and i32 %67, 1
  %68 = xor i32 %and17.i, 1
  %sclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 72
  %69 = ptrtoint ptr %sclk_dpm_key_disabled.i to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %68, ptr %sclk_dpm_key_disabled.i, align 4
  %70 = load i32, ptr %feature_mask.i, align 4
  %and21.i = lshr i32 %70, 2
  %and21.lobit.i = and i32 %and21.i, 1
  %71 = xor i32 %and21.lobit.i, 1
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 74
  %72 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %71, ptr %pcie_dpm_key_disabled.i, align 4
  %voltage_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 7
  %73 = ptrtoint ptr %voltage_control.i to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 0, ptr %voltage_control.i, align 4
  %vddci_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 40
  %74 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 0, ptr %vddci_control.i, align 4
  %mvdd_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 23
  %75 = ptrtoint ptr %mvdd_control.i to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 0, ptr %mvdd_control.i, align 4
  %enable_tdc_limit_feature.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 62
  %76 = ptrtoint ptr %enable_tdc_limit_feature.i to i32
  call void @__asan_store1_noabort(i32 %76)
  store i8 1, ptr %enable_tdc_limit_feature.i, align 1
  %enable_pkg_pwr_tracking_feature.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 63
  %77 = ptrtoint ptr %enable_pkg_pwr_tracking_feature.i to i32
  call void @__asan_store1_noabort(i32 %77)
  store i8 1, ptr %enable_pkg_pwr_tracking_feature.i, align 2
  %force_pcie_gen.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 15
  %78 = ptrtoint ptr %force_pcie_gen.i to i32
  call void @__asan_store2_noabort(i32 %78)
  store i16 -1, ptr %force_pcie_gen.i, align 2
  %79 = load i32, ptr %feature_mask.i, align 4
  %ulv_supported.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 55
  %and24.i = lshr i32 %79, 8
  %80 = trunc i32 %and24.i to i8
  %81 = and i8 %80, 1
  %82 = ptrtoint ptr %ulv_supported.i to i32
  call void @__asan_store1_noabort(i32 %82)
  store i8 %81, ptr %ulv_supported.i, align 2
  %current_profile_setting.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102
  %83 = ptrtoint ptr %current_profile_setting.i to i32
  call void @__asan_store1_noabort(i32 %83)
  store i8 1, ptr %current_profile_setting.i, align 4
  %sclk_up_hyst.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 1
  %84 = ptrtoint ptr %sclk_up_hyst.i to i32
  call void @__asan_store1_noabort(i32 %84)
  store i8 0, ptr %sclk_up_hyst.i, align 1
  %sclk_down_hyst.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 2
  %85 = ptrtoint ptr %sclk_down_hyst.i to i32
  call void @__asan_store1_noabort(i32 %85)
  store i8 100, ptr %sclk_down_hyst.i, align 2
  %sclk_activity.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 3
  %86 = ptrtoint ptr %sclk_activity.i to i32
  call void @__asan_store2_noabort(i32 %86)
  store i16 30, ptr %sclk_activity.i, align 4
  %bupdate_mclk.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 4
  %87 = ptrtoint ptr %bupdate_mclk.i to i32
  call void @__asan_store1_noabort(i32 %87)
  store i8 1, ptr %bupdate_mclk.i, align 2
  %chip_id.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %88 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %chip_id.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 14, i32 %89)
  %cmp.i = icmp ugt i32 %89, 14
  br i1 %cmp.i, label %if.then.i84, label %smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge

smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge: ; preds = %smu7_patch_voltage_workaround.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end67.sink.split.i

if.then.i84:                                      ; preds = %smu7_patch_voltage_workaround.exit
  %vram_width.i = getelementptr inbounds %struct.amdgpu_device, ptr %46, i32 0, i32 62, i32 14
  %90 = ptrtoint ptr %vram_width.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %vram_width.i, align 8
  %92 = zext i32 %91 to i64
  call void @__sanitizer_cov_trace_switch(i64 %92, ptr @__sancov_gen_cov_switch_values.469)
  switch i32 %91, label %if.then.i84.if.end67.i_crit_edge [
    i32 256, label %if.then.i84.if.end67.sink.split.i_crit_edge
    i32 128, label %if.then40.i
    i32 64, label %if.then51.i
  ]

if.then.i84.if.end67.sink.split.i_crit_edge:      ; preds = %if.then.i84
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end67.sink.split.i

if.then.i84.if.end67.i_crit_edge:                 ; preds = %if.then.i84
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end67.i

if.then40.i:                                      ; preds = %if.then.i84
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end67.sink.split.i

if.then51.i:                                      ; preds = %if.then.i84
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end67.sink.split.i

if.end67.sink.split.i:                            ; preds = %if.then51.i, %if.then40.i, %if.then.i84.if.end67.sink.split.i_crit_edge, %smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge
  %.sink579.i = phi i8 [ 3, %if.then51.i ], [ 5, %if.then40.i ], [ 10, %if.then.i84.if.end67.sink.split.i_crit_edge ], [ 0, %smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge ]
  %.sink578.i = phi i8 [ 16, %if.then51.i ], [ 16, %if.then40.i ], [ 60, %if.then.i84.if.end67.sink.split.i_crit_edge ], [ 100, %smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge ]
  %.sink577.i = phi i16 [ 20, %if.then51.i ], [ 20, %if.then40.i ], [ 25, %if.then.i84.if.end67.sink.split.i_crit_edge ], [ 10, %smu7_patch_voltage_workaround.exit.if.end67.sink.split.i_crit_edge ]
  %mclk_up_hyst.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 5
  %93 = ptrtoint ptr %mclk_up_hyst.i to i32
  call void @__asan_store1_noabort(i32 %93)
  store i8 %.sink579.i, ptr %mclk_up_hyst.i, align 1
  %mclk_down_hyst.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 6
  %94 = ptrtoint ptr %mclk_down_hyst.i to i32
  call void @__asan_store1_noabort(i32 %94)
  store i8 %.sink578.i, ptr %mclk_down_hyst.i, align 4
  %mclk_activity.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 102, i32 7
  %95 = ptrtoint ptr %mclk_activity.i to i32
  call void @__asan_store2_noabort(i32 %95)
  store i16 %.sink577.i, ptr %mclk_activity.i, align 2
  br label %if.end67.i

if.end67.i:                                       ; preds = %if.end67.sink.split.i, %if.then.i84.if.end67.i_crit_edge
  %arrayidx68.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 57, i32 1
  %96 = ptrtoint ptr %arrayidx68.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx68.i, align 4
  %shl.i = shl nuw i32 1, %97
  %workload_mask.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 56
  %98 = ptrtoint ptr %workload_mask.i to i32
  call void @__asan_store4_noabort(i32 %98)
  store i32 %shl.i, ptr %workload_mask.i, align 4
  %power_profile_mode.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %99 = ptrtoint ptr %power_profile_mode.i to i32
  call void @__asan_store4_noabort(i32 %99)
  store i32 1, ptr %power_profile_mode.i, align 4
  %default_power_profile_mode.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 50
  %100 = ptrtoint ptr %default_power_profile_mode.i to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 1, ptr %default_power_profile_mode.i, align 4
  %101 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %chip_id.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %102)
  %cmp70.i = icmp eq i32 %102, 8
  %.sink576.i = select i1 %cmp70.i, i32 94500, i32 99500
  %.sink.i = select i1 %cmp70.i, i32 95000, i32 100000
  %103 = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 69
  %104 = ptrtoint ptr %103 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %.sink576.i, ptr %103, align 4
  %105 = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 69, i32 1
  %106 = ptrtoint ptr %105 to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %.sink.i, ptr %105, align 4
  %107 = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 69, i32 2
  %108 = ptrtoint ptr %107 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 104000, ptr %107, align 4
  %fast_watermark_threshold.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 66
  %109 = ptrtoint ptr %fast_watermark_threshold.i to i32
  call void @__asan_store4_noabort(i32 %109)
  store i32 100, ptr %fast_watermark_threshold.i, align 4
  %call82.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 7) #15
  br i1 %call82.i, label %if.end67.i.if.end90.sink.split.i_crit_edge, label %if.else85.i

if.end67.i.if.end90.sink.split.i_crit_edge:       ; preds = %if.end67.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end90.sink.split.i

if.else85.i:                                      ; preds = %if.end67.i
  %call86.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 0) #15
  br i1 %call86.i, label %if.else85.i.if.end90.sink.split.i_crit_edge, label %if.else85.i.if.end90.i_crit_edge

if.else85.i.if.end90.i_crit_edge:                 ; preds = %if.else85.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end90.i

if.else85.i.if.end90.sink.split.i_crit_edge:      ; preds = %if.else85.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end90.sink.split.i

if.end90.sink.split.i:                            ; preds = %if.else85.i.if.end90.sink.split.i_crit_edge, %if.end67.i.if.end90.sink.split.i_crit_edge
  %.sink580.i = phi i32 [ 2, %if.end67.i.if.end90.sink.split.i_crit_edge ], [ 1, %if.else85.i.if.end90.sink.split.i_crit_edge ]
  %110 = ptrtoint ptr %voltage_control.i to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %.sink580.i, ptr %voltage_control.i, align 4
  br label %if.end90.i

if.end90.i:                                       ; preds = %if.end90.sink.split.i, %if.else85.i.if.end90.i_crit_edge
  %platform_descriptor.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %arrayidx.i.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %111 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i.i = and i32 %112, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %cmp.i.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %cmp.i.not.i, label %if.end90.i.if.end96.i_crit_edge, label %if.then92.i

if.end90.i.if.end96.i_crit_edge:                  ; preds = %if.end90.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then92.i:                                      ; preds = %if.end90.i
  %call93.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 5, i8 noundef zeroext 7) #15
  br i1 %call93.i, label %if.then94.i, label %if.then92.i.if.end96.i_crit_edge

if.then92.i.if.end96.i_crit_edge:                 ; preds = %if.then92.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then94.i:                                      ; preds = %if.then92.i
  call void @__sanitizer_cov_trace_pc() #17
  %vdd_gfx_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 8
  %113 = ptrtoint ptr %vdd_gfx_control.i to i32
  call void @__asan_store4_noabort(i32 %113)
  store i32 2, ptr %vdd_gfx_control.i, align 4
  br label %if.end96.i

if.end96.i:                                       ; preds = %if.then94.i, %if.then92.i.if.end96.i_crit_edge, %if.end90.i.if.end96.i_crit_edge
  %arrayidx.i541.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %114 = ptrtoint ptr %arrayidx.i541.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx.i541.i, align 4
  %and1.i542.i = and i32 %115, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i542.i)
  %cmp.i543.not.i = icmp eq i32 %and1.i542.i, 0
  br i1 %cmp.i543.not.i, label %if.end96.i.if.end111.i_crit_edge, label %if.then101.i

if.end96.i.if.end111.i_crit_edge:                 ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end111.i

if.then101.i:                                     ; preds = %if.end96.i
  %call102.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 2, i8 noundef zeroext 0) #15
  br i1 %call102.i, label %if.then101.i.if.end111.sink.split.i_crit_edge, label %if.else105.i

if.then101.i.if.end111.sink.split.i_crit_edge:    ; preds = %if.then101.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end111.sink.split.i

if.else105.i:                                     ; preds = %if.then101.i
  %call106.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 2, i8 noundef zeroext 7) #15
  br i1 %call106.i, label %if.else105.i.if.end111.sink.split.i_crit_edge, label %if.else105.i.if.end111.i_crit_edge

if.else105.i.if.end111.i_crit_edge:               ; preds = %if.else105.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end111.i

if.else105.i.if.end111.sink.split.i_crit_edge:    ; preds = %if.else105.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end111.sink.split.i

if.end111.sink.split.i:                           ; preds = %if.else105.i.if.end111.sink.split.i_crit_edge, %if.then101.i.if.end111.sink.split.i_crit_edge
  %.sink581.i = phi i32 [ 1, %if.then101.i.if.end111.sink.split.i_crit_edge ], [ 2, %if.else105.i.if.end111.sink.split.i_crit_edge ]
  %116 = ptrtoint ptr %mvdd_control.i to i32
  call void @__asan_store4_noabort(i32 %116)
  store i32 %.sink581.i, ptr %mvdd_control.i, align 4
  br label %if.end111.i

if.end111.i:                                      ; preds = %if.end111.sink.split.i, %if.else105.i.if.end111.i_crit_edge, %if.end96.i.if.end111.i_crit_edge
  %vdd_gfx_control112.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 8
  %117 = ptrtoint ptr %vdd_gfx_control112.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %vdd_gfx_control112.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %118)
  %cmp113.i = icmp eq i32 %118, 0
  br i1 %cmp113.i, label %if.then114.i, label %if.end111.i.if.end118.i_crit_edge

if.end111.i.if.end118.i_crit_edge:                ; preds = %if.end111.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end118.i

if.then114.i:                                     ; preds = %if.end111.i
  call void @__sanitizer_cov_trace_pc() #17
  %119 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i545.i = and i32 %120, -4194305
  store i32 %and1.i545.i, ptr %arrayidx.i.i, align 4
  br label %if.end118.i

if.end118.i:                                      ; preds = %if.then114.i, %if.end111.i.if.end118.i_crit_edge
  %121 = ptrtoint ptr %arrayidx.i541.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %arrayidx.i541.i, align 4
  %and1.i547.i = and i32 %122, 8388608
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i547.i)
  %cmp.i548.not.i = icmp eq i32 %and1.i547.i, 0
  br i1 %cmp.i548.not.i, label %if.end118.i.if.end133.i_crit_edge, label %if.then123.i

if.end118.i.if.end133.i_crit_edge:                ; preds = %if.end118.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end133.i

if.then123.i:                                     ; preds = %if.end118.i
  %call124.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 4, i8 noundef zeroext 0) #15
  br i1 %call124.i, label %if.then123.i.if.end133.sink.split.i_crit_edge, label %if.else127.i

if.then123.i.if.end133.sink.split.i_crit_edge:    ; preds = %if.then123.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end133.sink.split.i

if.else127.i:                                     ; preds = %if.then123.i
  %call128.i = tail call zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef %hwmgr, i8 noundef zeroext 4, i8 noundef zeroext 7) #15
  br i1 %call128.i, label %if.else127.i.if.end133.sink.split.i_crit_edge, label %if.else127.i.if.end133.i_crit_edge

if.else127.i.if.end133.i_crit_edge:               ; preds = %if.else127.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end133.i

if.else127.i.if.end133.sink.split.i_crit_edge:    ; preds = %if.else127.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end133.sink.split.i

if.end133.sink.split.i:                           ; preds = %if.else127.i.if.end133.sink.split.i_crit_edge, %if.then123.i.if.end133.sink.split.i_crit_edge
  %.sink582.i = phi i32 [ 1, %if.then123.i.if.end133.sink.split.i_crit_edge ], [ 2, %if.else127.i.if.end133.sink.split.i_crit_edge ]
  %123 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_store4_noabort(i32 %123)
  store i32 %.sink582.i, ptr %vddci_control.i, align 4
  br label %if.end133.i

if.end133.i:                                      ; preds = %if.end133.sink.split.i, %if.else127.i.if.end133.i_crit_edge, %if.end118.i.if.end133.i_crit_edge
  %124 = ptrtoint ptr %mvdd_control.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %mvdd_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %125)
  %cmp135.i = icmp eq i32 %125, 0
  br i1 %cmp135.i, label %if.then136.i, label %if.end133.i.if.end140.i_crit_edge

if.end133.i.if.end140.i_crit_edge:                ; preds = %if.end133.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end140.i

if.then136.i:                                     ; preds = %if.end133.i
  call void @__sanitizer_cov_trace_pc() #17
  %126 = ptrtoint ptr %arrayidx.i541.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %arrayidx.i541.i, align 4
  %and1.i550.i = and i32 %127, -4194305
  store i32 %and1.i550.i, ptr %arrayidx.i541.i, align 4
  br label %if.end140.i

if.end140.i:                                      ; preds = %if.then136.i, %if.end133.i.if.end140.i_crit_edge
  %128 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %vddci_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %129)
  %cmp142.i = icmp eq i32 %129, 0
  br i1 %cmp142.i, label %if.then143.i, label %if.end140.i.if.end147.i_crit_edge

if.end140.i.if.end147.i_crit_edge:                ; preds = %if.end140.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end147.i

if.then143.i:                                     ; preds = %if.end140.i
  call void @__sanitizer_cov_trace_pc() #17
  %130 = ptrtoint ptr %arrayidx.i541.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %arrayidx.i541.i, align 4
  %and1.i552.i = and i32 %131, -8388609
  store i32 %and1.i552.i, ptr %arrayidx.i541.i, align 4
  br label %if.end147.i

if.end147.i:                                      ; preds = %if.then143.i, %if.end140.i.if.end147.i_crit_edge
  %vddc_phase_shed_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 67
  %132 = ptrtoint ptr %vddc_phase_shed_control.i to i32
  call void @__asan_store1_noabort(i32 %132)
  store i8 1, ptr %vddc_phase_shed_control.i, align 4
  %133 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %chip_id.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %134)
  %cmp149.i = icmp eq i32 %134, 17
  br i1 %cmp149.i, label %if.end147.i.if.then276.i_crit_edge, label %lor.lhs.false.i87

if.end147.i.if.then276.i_crit_edge:               ; preds = %if.end147.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

lor.lhs.false.i87:                                ; preds = %if.end147.i
  %pdev.i85 = getelementptr inbounds %struct.amdgpu_device, ptr %46, i32 0, i32 1
  %135 = ptrtoint ptr %pdev.i85 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %pdev.i85, align 4
  %device.i86 = getelementptr inbounds %struct.pci_dev, ptr %136, i32 0, i32 8
  %137 = ptrtoint ptr %device.i86 to i32
  call void @__asan_load2_noabort(i32 %137)
  %138 = load i16, ptr %device.i86, align 2
  %139 = zext i16 %138 to i64
  call void @__sanitizer_cov_trace_switch(i64 %139, ptr @__sancov_gen_cov_switch_values.470)
  switch i16 %138, label %lor.lhs.false.i87.if.end299.i_crit_edge [
    i16 26591, label %land.lhs.true.i89
    i16 28639, label %land.lhs.true186.i
    i16 26607, label %land.lhs.true210.i
    i16 26623, label %land.lhs.true228.i
  ]

lor.lhs.false.i87.if.end299.i_crit_edge:          ; preds = %lor.lhs.false.i87
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

land.lhs.true.i89:                                ; preds = %lor.lhs.false.i87
  %revision.i88 = getelementptr inbounds %struct.pci_dev, ptr %136, i32 0, i32 12
  %140 = ptrtoint ptr %revision.i88 to i32
  call void @__asan_load1_noabort(i32 %140)
  %141 = load i8, ptr %revision.i88, align 4
  %142 = zext i8 %141 to i64
  call void @__sanitizer_cov_trace_switch(i64 %142, ptr @__sancov_gen_cov_switch_values.471)
  switch i8 %141, label %land.lhs.true.i89.if.end299.i_crit_edge [
    i8 -29, label %land.lhs.true.i89.if.then276.i_crit_edge
    i8 -28, label %land.lhs.true.i89.if.then276.i_crit_edge329
    i8 -27, label %land.lhs.true.i89.if.then276.i_crit_edge330
    i8 -25, label %land.lhs.true.i89.if.then276.i_crit_edge331
    i8 -17, label %land.lhs.true.i89.if.then276.i_crit_edge332
    i8 -31, label %land.lhs.true.i89.if.then276.i_crit_edge333
    i8 -9, label %land.lhs.true.i89.if.then276.i_crit_edge334
  ]

land.lhs.true.i89.if.then276.i_crit_edge334:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge333:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge332:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge331:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge330:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge329:      ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.then276.i_crit_edge:         ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true.i89.if.end299.i_crit_edge:          ; preds = %land.lhs.true.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

land.lhs.true186.i:                               ; preds = %lor.lhs.false.i87
  %revision188.i = getelementptr inbounds %struct.pci_dev, ptr %136, i32 0, i32 12
  %143 = ptrtoint ptr %revision188.i to i32
  call void @__asan_load1_noabort(i32 %143)
  %144 = load i8, ptr %revision188.i, align 4
  %145 = zext i8 %144 to i64
  call void @__sanitizer_cov_trace_switch(i64 %145, ptr @__sancov_gen_cov_switch_values.472)
  switch i8 %144, label %land.lhs.true186.i.if.end299.i_crit_edge [
    i8 -25, label %land.lhs.true186.i.if.then276.i_crit_edge
    i8 -17, label %land.lhs.true186.i.if.then276.i_crit_edge335
    i8 -1, label %land.lhs.true186.i.if.then276.i_crit_edge336
  ]

land.lhs.true186.i.if.then276.i_crit_edge336:     ; preds = %land.lhs.true186.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true186.i.if.then276.i_crit_edge335:     ; preds = %land.lhs.true186.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true186.i.if.then276.i_crit_edge:        ; preds = %land.lhs.true186.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true186.i.if.end299.i_crit_edge:         ; preds = %land.lhs.true186.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

land.lhs.true210.i:                               ; preds = %lor.lhs.false.i87
  %revision212.i = getelementptr inbounds %struct.pci_dev, ptr %136, i32 0, i32 12
  %146 = ptrtoint ptr %revision212.i to i32
  call void @__asan_load1_noabort(i32 %146)
  %147 = load i8, ptr %revision212.i, align 4
  %148 = zext i8 %147 to i64
  call void @__sanitizer_cov_trace_switch(i64 %148, ptr @__sancov_gen_cov_switch_values.473)
  switch i8 %147, label %land.lhs.true210.i.if.end299.i_crit_edge [
    i8 -32, label %land.lhs.true210.i.if.then276.i_crit_edge
    i8 -27, label %land.lhs.true210.i.if.then276.i_crit_edge337
    i8 -30, label %land.lhs.true210.i.if.then276.i_crit_edge338
  ]

land.lhs.true210.i.if.then276.i_crit_edge338:     ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true210.i.if.then276.i_crit_edge337:     ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true210.i.if.then276.i_crit_edge:        ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true210.i.if.end299.i_crit_edge:         ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

land.lhs.true228.i:                               ; preds = %lor.lhs.false.i87
  %revision230.i = getelementptr inbounds %struct.pci_dev, ptr %136, i32 0, i32 12
  %149 = ptrtoint ptr %revision230.i to i32
  call void @__asan_load1_noabort(i32 %149)
  %150 = load i8, ptr %revision230.i, align 4
  %151 = zext i8 %150 to i64
  call void @__sanitizer_cov_trace_switch(i64 %151, ptr @__sancov_gen_cov_switch_values.474)
  switch i8 %150, label %land.lhs.true228.i.if.end299.i_crit_edge [
    i8 -49, label %land.lhs.true228.i.if.then276.i_crit_edge
    i8 -17, label %land.lhs.true228.i.if.then276.i_crit_edge339
    i8 -1, label %land.lhs.true228.i.if.then276.i_crit_edge340
  ]

land.lhs.true228.i.if.then276.i_crit_edge340:     ; preds = %land.lhs.true228.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true228.i.if.then276.i_crit_edge339:     ; preds = %land.lhs.true228.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true228.i.if.then276.i_crit_edge:        ; preds = %land.lhs.true228.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then276.i

land.lhs.true228.i.if.end299.i_crit_edge:         ; preds = %land.lhs.true228.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

if.then276.i:                                     ; preds = %land.lhs.true228.i.if.then276.i_crit_edge, %land.lhs.true228.i.if.then276.i_crit_edge339, %land.lhs.true228.i.if.then276.i_crit_edge340, %land.lhs.true210.i.if.then276.i_crit_edge, %land.lhs.true210.i.if.then276.i_crit_edge337, %land.lhs.true210.i.if.then276.i_crit_edge338, %land.lhs.true186.i.if.then276.i_crit_edge, %land.lhs.true186.i.if.then276.i_crit_edge335, %land.lhs.true186.i.if.then276.i_crit_edge336, %land.lhs.true.i89.if.then276.i_crit_edge, %land.lhs.true.i89.if.then276.i_crit_edge329, %land.lhs.true.i89.if.then276.i_crit_edge330, %land.lhs.true.i89.if.then276.i_crit_edge331, %land.lhs.true.i89.if.then276.i_crit_edge332, %land.lhs.true.i89.if.then276.i_crit_edge333, %land.lhs.true.i89.if.then276.i_crit_edge334, %if.end147.i.if.then276.i_crit_edge
  %152 = ptrtoint ptr %voltage_control.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %voltage_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %153)
  %cmp278.i = icmp eq i32 %153, 2
  br i1 %cmp278.i, label %if.then280.i, label %if.then276.i.if.end299.i_crit_edge

if.then276.i.if.end299.i_crit_edge:               ; preds = %if.then276.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end299.i

if.then280.i:                                     ; preds = %if.then276.i
  call void @__sanitizer_cov_trace_pc() #17
  %call281.i = call i32 @atomctrl_get_svi2_info(ptr noundef %hwmgr, i8 noundef zeroext 1, ptr noundef nonnull %tmp1.i, ptr noundef nonnull %tmp2.i, ptr noundef nonnull %tmp3.i) #15
  %154 = ptrtoint ptr %tmp3.i to i32
  call void @__asan_load2_noabort(i32 %154)
  %155 = load i16, ptr %tmp3.i, align 2
  %156 = lshr i16 %155, 5
  %157 = and i16 %156, 3
  store i16 %157, ptr %tmp3.i, align 2
  %shl286.i = shl nuw nsw i16 %156, 1
  %158 = lshr i16 %157, 1
  %shl286.masked.i = and i16 %shl286.i, 2
  %and289.i = or i16 %shl286.masked.i, %158
  %conv290.i = trunc i16 %and289.i to i8
  %159 = ptrtoint ptr %vddc_phase_shed_control.i to i32
  call void @__asan_store1_noabort(i32 %159)
  store i8 %conv290.i, ptr %vddc_phase_shed_control.i, align 4
  br label %if.end299.i

if.end299.i:                                      ; preds = %if.then280.i, %if.then276.i.if.end299.i_crit_edge, %land.lhs.true228.i.if.end299.i_crit_edge, %land.lhs.true210.i.if.end299.i_crit_edge, %land.lhs.true186.i.if.end299.i_crit_edge, %land.lhs.true.i89.if.end299.i_crit_edge, %lor.lhs.false.i87.if.end299.i_crit_edge
  %pp_table_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %160 = ptrtoint ptr %pp_table_version.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %pp_table_version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %161)
  %cmp300.not.i = icmp eq i32 %161, 0
  br i1 %cmp300.not.i, label %if.end299.i.if.end314.i_crit_edge, label %land.lhs.true302.i

if.end299.i.if.end314.i_crit_edge:                ; preds = %if.end299.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end314.i

land.lhs.true302.i:                               ; preds = %if.end299.i
  %162 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %feature_mask.i, align 4
  %and304.i = and i32 %163, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and304.i)
  %tobool305.not.i = icmp eq i32 %and304.i, 0
  br i1 %tobool305.not.i, label %land.lhs.true302.i.if.end314.i_crit_edge, label %land.lhs.true306.i

land.lhs.true302.i.if.end314.i_crit_edge:         ; preds = %land.lhs.true302.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end314.i

land.lhs.true306.i:                               ; preds = %land.lhs.true302.i
  %cac_dtp_table.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %44, i32 0, i32 12
  %164 = ptrtoint ptr %cac_dtp_table.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %cac_dtp_table.i, align 4
  %usClockStretchAmount.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %165, i32 0, i32 17
  %166 = ptrtoint ptr %usClockStretchAmount.i to i32
  call void @__asan_load2_noabort(i32 %166)
  %167 = load i16, ptr %usClockStretchAmount.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %167)
  %cmp308.not.i = icmp eq i16 %167, 0
  br i1 %cmp308.not.i, label %land.lhs.true306.i.if.end314.i_crit_edge, label %if.then310.i

land.lhs.true306.i.if.end314.i_crit_edge:         ; preds = %land.lhs.true306.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end314.i

if.then310.i:                                     ; preds = %land.lhs.true306.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx.i553.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %168 = ptrtoint ptr %arrayidx.i553.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %arrayidx.i553.i, align 4
  %or.i.i = or i32 %169, 2
  store i32 %or.i.i, ptr %arrayidx.i553.i, align 4
  br label %if.end314.i

if.end314.i:                                      ; preds = %if.then310.i, %land.lhs.true306.i.if.end314.i_crit_edge, %land.lhs.true302.i.if.end314.i_crit_edge, %if.end299.i.if.end314.i_crit_edge
  %pcie_gen_performance.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 76
  %170 = ptrtoint ptr %pcie_gen_performance.i to i32
  call void @__asan_store2_noabort(i32 %170)
  store i16 0, ptr %pcie_gen_performance.i, align 4
  %min.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 76, i32 1
  %171 = ptrtoint ptr %min.i to i32
  call void @__asan_store2_noabort(i32 %171)
  store i16 2, ptr %min.i, align 2
  %pcie_gen_power_saving.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 78
  %172 = ptrtoint ptr %pcie_gen_power_saving.i to i32
  call void @__asan_store2_noabort(i32 %172)
  store i16 0, ptr %pcie_gen_power_saving.i, align 4
  %min318.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 78, i32 1
  %173 = ptrtoint ptr %min318.i to i32
  call void @__asan_store2_noabort(i32 %173)
  store i16 2, ptr %min318.i, align 2
  %pcie_lane_performance.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 77
  %174 = ptrtoint ptr %pcie_lane_performance.i to i32
  call void @__asan_store2_noabort(i32 %174)
  store i16 0, ptr %pcie_lane_performance.i, align 4
  %min321.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 77, i32 1
  %175 = ptrtoint ptr %min321.i to i32
  call void @__asan_store2_noabort(i32 %175)
  store i16 16, ptr %min321.i, align 2
  %pcie_lane_power_saving.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 79
  %176 = ptrtoint ptr %pcie_lane_power_saving.i to i32
  call void @__asan_store2_noabort(i32 %176)
  store i16 0, ptr %pcie_lane_power_saving.i, align 4
  %min324.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 79, i32 1
  %177 = ptrtoint ptr %min324.i to i32
  call void @__asan_store2_noabort(i32 %177)
  store i16 16, ptr %min324.i, align 2
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %46, i32 0, i32 100
  %178 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %pg_flags.i, align 4
  %and325.i = and i32 %179, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and325.i)
  %tobool326.not.i = icmp eq i32 %and325.i, 0
  br i1 %tobool326.not.i, label %if.end314.i.if.end331.i_crit_edge, label %if.then327.i

if.end314.i.if.end331.i_crit_edge:                ; preds = %if.end314.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end331.i

if.then327.i:                                     ; preds = %if.end314.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx.i554.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %180 = ptrtoint ptr %arrayidx.i554.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx.i554.i, align 4
  %or.i555.i = or i32 %181, 268435456
  store i32 %or.i555.i, ptr %arrayidx.i554.i, align 4
  br label %if.end331.i

if.end331.i:                                      ; preds = %if.then327.i, %if.end314.i.if.end331.i_crit_edge
  %182 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %pg_flags.i, align 4
  %and333.i = and i32 %183, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and333.i)
  %tobool334.not.i = icmp eq i32 %and333.i, 0
  br i1 %tobool334.not.i, label %if.end331.i.if.end339.i_crit_edge, label %if.then335.i

if.end331.i.if.end339.i_crit_edge:                ; preds = %if.end331.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end339.i

if.then335.i:                                     ; preds = %if.end331.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx.i556.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %184 = ptrtoint ptr %arrayidx.i556.i to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx.i556.i, align 4
  %or.i557.i = or i32 %185, 1073741824
  store i32 %or.i557.i, ptr %arrayidx.i556.i, align 4
  br label %if.end339.i

if.end339.i:                                      ; preds = %if.then335.i, %if.end331.i.if.end339.i_crit_edge
  %disable_edc_leakage_controller.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %42, i32 0, i32 105
  %186 = ptrtoint ptr %disable_edc_leakage_controller.i to i32
  call void @__asan_store1_noabort(i32 %186)
  store i8 1, ptr %disable_edc_leakage_controller.i, align 4
  %asic_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %46, i32 0, i32 5
  %187 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %asic_type.i, align 8
  %189 = zext i32 %188 to i64
  call void @__sanitizer_cov_trace_switch(i64 %189, ptr @__sancov_gen_cov_switch_values.475)
  switch i32 %188, label %lor.lhs.false353.i [
    i32 15, label %land.lhs.true342.i
    i32 16, label %land.lhs.true349.i
  ]

land.lhs.true342.i:                               ; preds = %if.end339.i
  %is_kicker.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 27
  %190 = ptrtoint ptr %is_kicker.i to i32
  call void @__asan_load1_noabort(i32 %190)
  %191 = load i8, ptr %is_kicker.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %191)
  %tobool343.not.i = icmp eq i8 %191, 0
  br i1 %tobool343.not.i, label %land.lhs.true342.i.if.end363.i_crit_edge, label %land.lhs.true342.i.if.then361.i_crit_edge

land.lhs.true342.i.if.then361.i_crit_edge:        ; preds = %land.lhs.true342.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then361.i

land.lhs.true342.i.if.end363.i_crit_edge:         ; preds = %land.lhs.true342.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end363.i

land.lhs.true349.i:                               ; preds = %if.end339.i
  %is_kicker350.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 27
  %192 = ptrtoint ptr %is_kicker350.i to i32
  call void @__asan_load1_noabort(i32 %192)
  %193 = load i8, ptr %is_kicker350.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %193)
  %tobool351.not.i = icmp eq i8 %193, 0
  br i1 %tobool351.not.i, label %land.lhs.true349.i.if.end363.i_crit_edge, label %land.lhs.true349.i.if.then361.i_crit_edge

land.lhs.true349.i.if.then361.i_crit_edge:        ; preds = %land.lhs.true349.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then361.i

land.lhs.true349.i.if.end363.i_crit_edge:         ; preds = %land.lhs.true349.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end363.i

lor.lhs.false353.i:                               ; preds = %if.end339.i
  %.off.i = add i32 %188, -17
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off.i)
  %switch.i = icmp ult i32 %.off.i, 2
  br i1 %switch.i, label %lor.lhs.false353.i.if.then361.i_crit_edge, label %lor.lhs.false353.i.if.end363.i_crit_edge

lor.lhs.false353.i.if.end363.i_crit_edge:         ; preds = %lor.lhs.false353.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end363.i

lor.lhs.false353.i.if.then361.i_crit_edge:        ; preds = %lor.lhs.false353.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then361.i

if.then361.i:                                     ; preds = %lor.lhs.false353.i.if.then361.i_crit_edge, %land.lhs.true349.i.if.then361.i_crit_edge, %land.lhs.true342.i.if.then361.i_crit_edge
  %194 = ptrtoint ptr %disable_edc_leakage_controller.i to i32
  call void @__asan_store1_noabort(i32 %194)
  store i8 0, ptr %disable_edc_leakage_controller.i, align 4
  br label %if.end363.i

if.end363.i:                                      ; preds = %if.then361.i, %lor.lhs.false353.i.if.end363.i_crit_edge, %land.lhs.true349.i.if.end363.i_crit_edge, %land.lhs.true342.i.if.end363.i_crit_edge
  %call364.i = call zeroext i1 @atomctrl_is_asic_internal_ss_supported(ptr noundef %hwmgr) #15
  br i1 %call364.i, label %if.end363.i.if.end372.i_crit_edge, label %if.then365.i

if.end363.i.if.end372.i_crit_edge:                ; preds = %if.end363.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end372.i

if.then365.i:                                     ; preds = %if.end363.i
  call void @__sanitizer_cov_trace_pc() #17
  %195 = ptrtoint ptr %platform_descriptor.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load i32, ptr %platform_descriptor.i, align 4
  %and1.i559.i = and i32 %196, -201326593
  store i32 %and1.i559.i, ptr %platform_descriptor.i, align 4
  br label %if.end372.i

if.end372.i:                                      ; preds = %if.then365.i, %if.end363.i.if.end372.i_crit_edge
  %pdev373.i = getelementptr inbounds %struct.amdgpu_device, ptr %46, i32 0, i32 1
  %197 = ptrtoint ptr %pdev373.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %pdev373.i, align 4
  %device374.i = getelementptr inbounds %struct.pci_dev, ptr %198, i32 0, i32 8
  %199 = ptrtoint ptr %device374.i to i32
  call void @__asan_load2_noabort(i32 %199)
  %200 = load i16, ptr %device374.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 27039, i16 %200)
  %cmp376.i = icmp eq i16 %200, 27039
  br i1 %cmp376.i, label %land.lhs.true378.i, label %if.end372.i.smu7_init_dpm_defaults.exit_crit_edge

if.end372.i.smu7_init_dpm_defaults.exit_crit_edge: ; preds = %if.end372.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_init_dpm_defaults.exit

land.lhs.true378.i:                               ; preds = %if.end372.i
  %revision380.i = getelementptr inbounds %struct.pci_dev, ptr %198, i32 0, i32 12
  %201 = ptrtoint ptr %revision380.i to i32
  call void @__asan_load1_noabort(i32 %201)
  %202 = load i8, ptr %revision380.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -49, i8 %202)
  %cmp382.i = icmp eq i8 %202, -49
  br i1 %cmp382.i, label %if.then384.i, label %land.lhs.true378.i.smu7_init_dpm_defaults.exit_crit_edge

land.lhs.true378.i.smu7_init_dpm_defaults.exit_crit_edge: ; preds = %land.lhs.true378.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_init_dpm_defaults.exit

if.then384.i:                                     ; preds = %land.lhs.true378.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx.i560.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %203 = ptrtoint ptr %arrayidx.i560.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx.i560.i, align 4
  %and1.i561.i = and i32 %204, -4097
  store i32 %and1.i561.i, ptr %arrayidx.i560.i, align 4
  %205 = ptrtoint ptr %enable_tdc_limit_feature.i to i32
  call void @__asan_store1_noabort(i32 %205)
  store i8 0, ptr %enable_tdc_limit_feature.i, align 1
  %206 = ptrtoint ptr %enable_pkg_pwr_tracking_feature.i to i32
  call void @__asan_store1_noabort(i32 %206)
  store i8 0, ptr %enable_pkg_pwr_tracking_feature.i, align 2
  %207 = ptrtoint ptr %disable_edc_leakage_controller.i to i32
  call void @__asan_store1_noabort(i32 %207)
  store i8 1, ptr %disable_edc_leakage_controller.i, align 4
  %arrayidx.i562.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %208 = ptrtoint ptr %arrayidx.i562.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx.i562.i, align 4
  %and1.i563.i = and i32 %209, -3
  store i32 %and1.i563.i, ptr %arrayidx.i562.i, align 4
  br label %smu7_init_dpm_defaults.exit

smu7_init_dpm_defaults.exit:                      ; preds = %if.then384.i, %land.lhs.true378.i.smu7_init_dpm_defaults.exit_crit_edge, %if.end372.i.smu7_init_dpm_defaults.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %tmp3.i) #15
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %tmp2.i) #15
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %tmp1.i) #15
  %210 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i = and i32 %211, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i90.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i90.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %smu7_init_dpm_defaults.exit
  %call4 = call fastcc i32 @smu7_get_evv_voltages(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %if.then3.if.end9_crit_edge, label %do.end

if.then3.if.end9_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end9

do.end:                                           ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #17
  %call6 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.4) #18
  br label %cleanup

if.else:                                          ; preds = %smu7_init_dpm_defaults.exit
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %vddc.i) #15
  %212 = ptrtoint ptr %vddc.i to i32
  call void @__asan_store2_noabort(i32 %212)
  store i16 -1, ptr %vddc.i, align 2, !annotation !822
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %vddci.i) #15
  %213 = ptrtoint ptr %vddci.i to i32
  call void @__asan_store2_noabort(i32 %213)
  store i16 -1, ptr %vddci.i, align 2, !annotation !822
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %efuse_voltage_id.i) #15
  %214 = ptrtoint ptr %efuse_voltage_id.i to i32
  call void @__asan_store2_noabort(i32 %214)
  store i16 -1, ptr %efuse_voltage_id.i, align 2, !annotation !822
  %215 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %backend, align 4
  %call.i92 = call i32 @atomctrl_get_leakage_id_from_efuse(ptr noundef %hwmgr, ptr noundef nonnull %efuse_voltage_id.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i92)
  %cmp.i93 = icmp eq i32 %call.i92, 0
  br i1 %cmp.i93, label %for.cond.preheader.i94, label %if.else.smu7_get_elb_voltages.exit_crit_edge

if.else.smu7_get_elb_voltages.exit_crit_edge:     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_elb_voltages.exit

for.cond.preheader.i94:                           ; preds = %if.else
  %vddc_leakage.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %216, i32 0, i32 20
  %vddci_leakage.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %216, i32 0, i32 21
  br label %for.body.i95

for.body.i95:                                     ; preds = %for.inc.i102.for.body.i95_crit_edge, %for.cond.preheader.i94
  %i.02.i = phi i32 [ 0, %for.cond.preheader.i94 ], [ %inc47.i, %for.inc.i102.for.body.i95_crit_edge ]
  %217 = trunc i32 %i.02.i to i16
  %conv.i = add i16 %217, -255
  %218 = ptrtoint ptr %efuse_voltage_id.i to i32
  call void @__asan_load2_noabort(i32 %218)
  %219 = load i16, ptr %efuse_voltage_id.i, align 2
  %call2.i = call i32 @atomctrl_get_leakage_vddc_base_on_leakage(ptr noundef %hwmgr, ptr noundef nonnull %vddc.i, ptr noundef nonnull %vddci.i, i16 noundef zeroext %conv.i, i16 noundef zeroext %219) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %cmp3.i = icmp eq i32 %call2.i, 0
  br i1 %cmp3.i, label %if.then5.i, label %for.body.i95.for.inc.i102_crit_edge

for.body.i95.for.inc.i102_crit_edge:              ; preds = %for.body.i95
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i102

if.then5.i:                                       ; preds = %for.body.i95
  %220 = ptrtoint ptr %vddc.i to i32
  call void @__asan_load2_noabort(i32 %220)
  %221 = load i16, ptr %vddc.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %221)
  %cmp7.not.i = icmp eq i16 %221, 0
  call void @__sanitizer_cov_trace_cmp2(i16 %221, i16 %conv.i)
  %cmp11.not.i = icmp eq i16 %221, %conv.i
  %or.cond.i96 = or i1 %cmp7.not.i, %cmp11.not.i
  br i1 %or.cond.i96, label %if.then5.i.if.end.i_crit_edge, label %if.then13.i

if.then5.i.if.end.i_crit_edge:                    ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

if.then13.i:                                      ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #17
  %222 = ptrtoint ptr %vddc_leakage.i to i32
  call void @__asan_load2_noabort(i32 %222)
  %223 = load i16, ptr %vddc_leakage.i, align 4
  %idxprom.i97 = zext i16 %223 to i32
  %arrayidx.i98 = getelementptr %struct.smu7_hwmgr, ptr %216, i32 0, i32 20, i32 2, i32 %idxprom.i97
  %224 = ptrtoint ptr %arrayidx.i98 to i32
  call void @__asan_store2_noabort(i32 %224)
  store i16 %221, ptr %arrayidx.i98, align 2
  %arrayidx19.i = getelementptr %struct.smu7_hwmgr, ptr %216, i32 0, i32 20, i32 1, i32 %idxprom.i97
  %225 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_store2_noabort(i32 %225)
  store i16 %conv.i, ptr %arrayidx19.i, align 2
  %inc.i99 = add i16 %223, 1
  store i16 %inc.i99, ptr %vddc_leakage.i, align 4
  br label %if.end.i

if.end.i:                                         ; preds = %if.then13.i, %if.then5.i.if.end.i_crit_edge
  %226 = ptrtoint ptr %vddci.i to i32
  call void @__asan_load2_noabort(i32 %226)
  %227 = load i16, ptr %vddci.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %227)
  %cmp23.not.i = icmp eq i16 %227, 0
  call void @__sanitizer_cov_trace_cmp2(i16 %227, i16 %conv.i)
  %cmp28.not.i = icmp eq i16 %227, %conv.i
  %or.cond1.i100 = or i1 %cmp23.not.i, %cmp28.not.i
  br i1 %or.cond1.i100, label %if.end.i.for.inc.i102_crit_edge, label %if.then30.i

if.end.i.for.inc.i102_crit_edge:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i102

if.then30.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  %228 = ptrtoint ptr %vddci_leakage.i to i32
  call void @__asan_load2_noabort(i32 %228)
  %229 = load i16, ptr %vddci_leakage.i, align 2
  %idxprom34.i = zext i16 %229 to i32
  %arrayidx35.i = getelementptr %struct.smu7_hwmgr, ptr %216, i32 0, i32 21, i32 2, i32 %idxprom34.i
  %230 = ptrtoint ptr %arrayidx35.i to i32
  call void @__asan_store2_noabort(i32 %230)
  store i16 %227, ptr %arrayidx35.i, align 2
  %arrayidx41.i = getelementptr %struct.smu7_hwmgr, ptr %216, i32 0, i32 21, i32 1, i32 %idxprom34.i
  %231 = ptrtoint ptr %arrayidx41.i to i32
  call void @__asan_store2_noabort(i32 %231)
  store i16 %conv.i, ptr %arrayidx41.i, align 2
  %inc44.i = add i16 %229, 1
  store i16 %inc44.i, ptr %vddci_leakage.i, align 2
  br label %for.inc.i102

for.inc.i102:                                     ; preds = %if.then30.i, %if.end.i.for.inc.i102_crit_edge, %for.body.i95.for.inc.i102_crit_edge
  %inc47.i = add nuw nsw i32 %i.02.i, 1
  %exitcond.not.i101 = icmp eq i32 %inc47.i, 8
  br i1 %exitcond.not.i101, label %for.inc.i102.smu7_get_elb_voltages.exit_crit_edge, label %for.inc.i102.for.body.i95_crit_edge

for.inc.i102.for.body.i95_crit_edge:              ; preds = %for.inc.i102
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i95

for.inc.i102.smu7_get_elb_voltages.exit_crit_edge: ; preds = %for.inc.i102
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_elb_voltages.exit

smu7_get_elb_voltages.exit:                       ; preds = %for.inc.i102.smu7_get_elb_voltages.exit_crit_edge, %if.else.smu7_get_elb_voltages.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %efuse_voltage_id.i) #15
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %vddci.i) #15
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %vddc.i) #15
  br label %if.end9

if.end9:                                          ; preds = %smu7_get_elb_voltages.exit, %if.then3.if.end9_crit_edge
  %232 = ptrtoint ptr %pp_table_version.i to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %pp_table_version.i, align 4
  %234 = zext i32 %233 to i64
  call void @__sanitizer_cov_trace_switch(i64 %234, ptr @__sancov_gen_cov_switch_values.476)
  switch i32 %233, label %if.end9.if.end21_crit_edge [
    i32 1, label %if.then11
    i32 0, label %if.then17
  ]

if.end9.if.end21_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

if.then11:                                        ; preds = %if.end9
  %235 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load ptr, ptr %backend, align 4
  %237 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %pptable.i, align 4
  %vdd_gfx_control.i105 = getelementptr inbounds %struct.smu7_hwmgr, ptr %236, i32 0, i32 8
  %239 = ptrtoint ptr %vdd_gfx_control.i105 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %vdd_gfx_control.i105, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %240)
  %cmp.i106 = icmp eq i32 %240, 2
  br i1 %cmp.i106, label %if.then.i107, label %if.else.i

if.then.i107:                                     ; preds = %if.then11
  %vddgfx_lookup_table.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 16
  %241 = ptrtoint ptr %vddgfx_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load ptr, ptr %vddgfx_lookup_table.i, align 4
  %vddcgfx_leakage.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %236, i32 0, i32 22
  %243 = ptrtoint ptr %242 to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %242, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %244)
  %cmp2.not.i.i = icmp eq i32 %244, 0
  br i1 %cmp2.not.i.i, label %if.then.i107.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge, label %if.then.i107.for.body.i.i_crit_edge

if.then.i107.for.body.i.i_crit_edge:              ; preds = %if.then.i107
  br label %for.body.i.i

if.then.i107.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge: ; preds = %if.then.i107
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_lookup_table_with_leakage.exit.i

for.body.i.i:                                     ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.for.body.i.i_crit_edge, %if.then.i107.for.body.i.i_crit_edge
  %i.03.i.i = phi i32 [ %inc.i.i, %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.for.body.i.i_crit_edge ], [ 0, %if.then.i107.for.body.i.i_crit_edge ]
  %us_vdd.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %242, i32 0, i32 1, i32 %i.03.i.i, i32 1
  %245 = ptrtoint ptr %vddcgfx_leakage.i to i32
  call void @__asan_load2_noabort(i32 %245)
  %246 = load i16, ptr %vddcgfx_leakage.i, align 2
  %conv.i.i.i = zext i16 %246 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %246)
  %cmp2.not.i.i.i = icmp eq i16 %246, 0
  br i1 %cmp2.not.i.i.i, label %for.body.i.i.for.endthread-pre-split.i.i.i_crit_edge, label %for.body.lr.ph.i.i.i

for.body.i.i.for.endthread-pre-split.i.i.i_crit_edge: ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i.i

for.body.lr.ph.i.i.i:                             ; preds = %for.body.i.i
  %247 = ptrtoint ptr %us_vdd.i.i to i32
  call void @__asan_load2_noabort(i32 %247)
  %248 = load i16, ptr %us_vdd.i.i, align 2
  br label %for.body.i.i.i

for.body.i.i.i:                                   ; preds = %for.inc.i.i.i.for.body.i.i.i_crit_edge, %for.body.lr.ph.i.i.i
  %index.03.i.i.i = phi i32 [ 0, %for.body.lr.ph.i.i.i ], [ %inc.i.i.i, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %arrayidx.i.i.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 22, i32 1, i32 %index.03.i.i.i
  %249 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load2_noabort(i32 %249)
  %250 = load i16, ptr %arrayidx.i.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %250, i16 %248)
  %cmp4.i.i.i = icmp eq i16 %250, %248
  br i1 %cmp4.i.i.i, label %if.then.i.i.i, label %for.inc.i.i.i

if.then.i.i.i:                                    ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx6.i.i.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 22, i32 2, i32 %index.03.i.i.i
  %251 = ptrtoint ptr %arrayidx6.i.i.i to i32
  call void @__asan_load2_noabort(i32 %251)
  %252 = load i16, ptr %arrayidx6.i.i.i, align 2
  %253 = ptrtoint ptr %us_vdd.i.i to i32
  call void @__asan_store2_noabort(i32 %253)
  store i16 %252, ptr %us_vdd.i.i, align 2
  br label %for.end.i.i.i

for.inc.i.i.i:                                    ; preds = %for.body.i.i.i
  %inc.i.i.i = add nuw nsw i32 %index.03.i.i.i, 1
  %exitcond.not.i.i.i = icmp eq i32 %inc.i.i.i, %conv.i.i.i
  br i1 %exitcond.not.i.i.i, label %for.inc.i.i.i.for.endthread-pre-split.i.i.i_crit_edge, label %for.inc.i.i.i.for.body.i.i.i_crit_edge

for.inc.i.i.i.for.body.i.i.i_crit_edge:           ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i.i

for.inc.i.i.i.for.endthread-pre-split.i.i.i_crit_edge: ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i.i

for.endthread-pre-split.i.i.i:                    ; preds = %for.inc.i.i.i.for.endthread-pre-split.i.i.i_crit_edge, %for.body.i.i.for.endthread-pre-split.i.i.i_crit_edge
  %254 = ptrtoint ptr %us_vdd.i.i to i32
  call void @__asan_load2_noabort(i32 %254)
  %.pr.i.i.i = load i16, ptr %us_vdd.i.i, align 2
  br label %for.end.i.i.i

for.end.i.i.i:                                    ; preds = %for.endthread-pre-split.i.i.i, %if.then.i.i.i
  %255 = phi i16 [ %.pr.i.i.i, %for.endthread-pre-split.i.i.i ], [ %252, %if.then.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %255)
  %cmp8.i.i.i = icmp ugt i16 %255, -255
  br i1 %cmp8.i.i.i, label %do.end.i.i.i, label %for.end.i.i.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i_crit_edge

for.end.i.i.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i_crit_edge: ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i

do.end.i.i.i:                                     ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i

smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i:      ; preds = %do.end.i.i.i, %for.end.i.i.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i_crit_edge
  %inc.i.i = add nuw i32 %i.03.i.i, 1
  %256 = ptrtoint ptr %242 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load i32, ptr %242, align 4
  %cmp.i.i = icmp ult i32 %inc.i.i, %257
  br i1 %cmp.i.i, label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.for.body.i.i_crit_edge, label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge

smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_lookup_table_with_leakage.exit.i

smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.for.body.i.i_crit_edge: ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i

smu7_patch_lookup_table_with_leakage.exit.i:      ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i.i.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge, %if.then.i107.smu7_patch_lookup_table_with_leakage.exit.i_crit_edge
  %vddgfx.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 8, i32 5
  %258 = ptrtoint ptr %vddcgfx_leakage.i to i32
  call void @__asan_load2_noabort(i32 %258)
  %259 = load i16, ptr %vddcgfx_leakage.i, align 2
  %conv.i.i = zext i16 %259 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %259)
  %cmp2.not.i1.i = icmp eq i16 %259, 0
  br i1 %cmp2.not.i1.i, label %smu7_patch_lookup_table_with_leakage.exit.i.for.endthread-pre-split.i.i_crit_edge, label %for.body.lr.ph.i.i

smu7_patch_lookup_table_with_leakage.exit.i.for.endthread-pre-split.i.i_crit_edge: ; preds = %smu7_patch_lookup_table_with_leakage.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i

for.body.lr.ph.i.i:                               ; preds = %smu7_patch_lookup_table_with_leakage.exit.i
  %260 = ptrtoint ptr %vddgfx.i to i32
  call void @__asan_load2_noabort(i32 %260)
  %261 = load i16, ptr %vddgfx.i, align 2
  br label %for.body.i2.i

for.body.i2.i:                                    ; preds = %for.inc.i.i.for.body.i2.i_crit_edge, %for.body.lr.ph.i.i
  %index.03.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i3.i, %for.inc.i.i.for.body.i2.i_crit_edge ]
  %arrayidx.i.i108 = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 22, i32 1, i32 %index.03.i.i
  %262 = ptrtoint ptr %arrayidx.i.i108 to i32
  call void @__asan_load2_noabort(i32 %262)
  %263 = load i16, ptr %arrayidx.i.i108, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %263, i16 %261)
  %cmp4.i.i = icmp eq i16 %263, %261
  br i1 %cmp4.i.i, label %if.then.i.i, label %for.inc.i.i

if.then.i.i:                                      ; preds = %for.body.i2.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx6.i.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 22, i32 2, i32 %index.03.i.i
  %264 = ptrtoint ptr %arrayidx6.i.i to i32
  call void @__asan_load2_noabort(i32 %264)
  %265 = load i16, ptr %arrayidx6.i.i, align 2
  %266 = ptrtoint ptr %vddgfx.i to i32
  call void @__asan_store2_noabort(i32 %266)
  store i16 %265, ptr %vddgfx.i, align 2
  br label %for.end.i.i

for.inc.i.i:                                      ; preds = %for.body.i2.i
  %inc.i3.i = add nuw nsw i32 %index.03.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i3.i, %conv.i.i
  br i1 %exitcond.not.i.i, label %for.inc.i.i.for.endthread-pre-split.i.i_crit_edge, label %for.inc.i.i.for.body.i2.i_crit_edge

for.inc.i.i.for.body.i2.i_crit_edge:              ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i2.i

for.inc.i.i.for.endthread-pre-split.i.i_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i

for.endthread-pre-split.i.i:                      ; preds = %for.inc.i.i.for.endthread-pre-split.i.i_crit_edge, %smu7_patch_lookup_table_with_leakage.exit.i.for.endthread-pre-split.i.i_crit_edge
  %267 = ptrtoint ptr %vddgfx.i to i32
  call void @__asan_load2_noabort(i32 %267)
  %.pr.i.i = load i16, ptr %vddgfx.i, align 2
  br label %for.end.i.i

for.end.i.i:                                      ; preds = %for.endthread-pre-split.i.i, %if.then.i.i
  %268 = phi i16 [ %.pr.i.i, %for.endthread-pre-split.i.i ], [ %265, %if.then.i.i ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %268)
  %cmp8.i.i = icmp ugt i16 %268, -255
  br i1 %cmp8.i.i, label %do.end.i.i, label %for.end.i.i.if.end13.i_crit_edge

for.end.i.i.if.end13.i_crit_edge:                 ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end13.i

do.end.i.i:                                       ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %if.end13.i

if.else.i:                                        ; preds = %if.then11
  %vddc_lookup_table.i109 = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 15
  %269 = ptrtoint ptr %vddc_lookup_table.i109 to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %vddc_lookup_table.i109, align 4
  %vddc_leakage.i110 = getelementptr inbounds %struct.smu7_hwmgr, ptr %236, i32 0, i32 20
  %271 = ptrtoint ptr %270 to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %270, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %272)
  %cmp2.not.i4.i = icmp eq i32 %272, 0
  br i1 %cmp2.not.i4.i, label %if.else.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge, label %if.else.i.for.body.i9.i_crit_edge

if.else.i.for.body.i9.i_crit_edge:                ; preds = %if.else.i
  br label %for.body.i9.i

if.else.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge: ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_lookup_table_with_leakage.exit30.i

for.body.i9.i:                                    ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.for.body.i9.i_crit_edge, %if.else.i.for.body.i9.i_crit_edge
  %i.03.i5.i = phi i32 [ %inc.i26.i, %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.for.body.i9.i_crit_edge ], [ 0, %if.else.i.for.body.i9.i_crit_edge ]
  %us_vdd.i6.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %270, i32 0, i32 1, i32 %i.03.i5.i, i32 1
  %273 = ptrtoint ptr %vddc_leakage.i110 to i32
  call void @__asan_load2_noabort(i32 %273)
  %274 = load i16, ptr %vddc_leakage.i110, align 2
  %conv.i.i7.i = zext i16 %274 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %274)
  %cmp2.not.i.i8.i = icmp eq i16 %274, 0
  br i1 %cmp2.not.i.i8.i, label %for.body.i9.i.for.endthread-pre-split.i.i21.i_crit_edge, label %for.body.lr.ph.i.i10.i

for.body.i9.i.for.endthread-pre-split.i.i21.i_crit_edge: ; preds = %for.body.i9.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i21.i

for.body.lr.ph.i.i10.i:                           ; preds = %for.body.i9.i
  %275 = ptrtoint ptr %us_vdd.i6.i to i32
  call void @__asan_load2_noabort(i32 %275)
  %276 = load i16, ptr %us_vdd.i6.i, align 2
  br label %for.body.i.i14.i

for.body.i.i14.i:                                 ; preds = %for.inc.i.i19.i.for.body.i.i14.i_crit_edge, %for.body.lr.ph.i.i10.i
  %index.03.i.i11.i = phi i32 [ 0, %for.body.lr.ph.i.i10.i ], [ %inc.i.i17.i, %for.inc.i.i19.i.for.body.i.i14.i_crit_edge ]
  %arrayidx.i.i12.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 20, i32 1, i32 %index.03.i.i11.i
  %277 = ptrtoint ptr %arrayidx.i.i12.i to i32
  call void @__asan_load2_noabort(i32 %277)
  %278 = load i16, ptr %arrayidx.i.i12.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %278, i16 %276)
  %cmp4.i.i13.i = icmp eq i16 %278, %276
  br i1 %cmp4.i.i13.i, label %if.then.i.i16.i, label %for.inc.i.i19.i

if.then.i.i16.i:                                  ; preds = %for.body.i.i14.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx6.i.i15.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 20, i32 2, i32 %index.03.i.i11.i
  %279 = ptrtoint ptr %arrayidx6.i.i15.i to i32
  call void @__asan_load2_noabort(i32 %279)
  %280 = load i16, ptr %arrayidx6.i.i15.i, align 2
  %281 = ptrtoint ptr %us_vdd.i6.i to i32
  call void @__asan_store2_noabort(i32 %281)
  store i16 %280, ptr %us_vdd.i6.i, align 2
  br label %for.end.i.i23.i

for.inc.i.i19.i:                                  ; preds = %for.body.i.i14.i
  %inc.i.i17.i = add nuw nsw i32 %index.03.i.i11.i, 1
  %exitcond.not.i.i18.i = icmp eq i32 %inc.i.i17.i, %conv.i.i7.i
  br i1 %exitcond.not.i.i18.i, label %for.inc.i.i19.i.for.endthread-pre-split.i.i21.i_crit_edge, label %for.inc.i.i19.i.for.body.i.i14.i_crit_edge

for.inc.i.i19.i.for.body.i.i14.i_crit_edge:       ; preds = %for.inc.i.i19.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i14.i

for.inc.i.i19.i.for.endthread-pre-split.i.i21.i_crit_edge: ; preds = %for.inc.i.i19.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i21.i

for.endthread-pre-split.i.i21.i:                  ; preds = %for.inc.i.i19.i.for.endthread-pre-split.i.i21.i_crit_edge, %for.body.i9.i.for.endthread-pre-split.i.i21.i_crit_edge
  %282 = ptrtoint ptr %us_vdd.i6.i to i32
  call void @__asan_load2_noabort(i32 %282)
  %.pr.i.i20.i = load i16, ptr %us_vdd.i6.i, align 2
  br label %for.end.i.i23.i

for.end.i.i23.i:                                  ; preds = %for.endthread-pre-split.i.i21.i, %if.then.i.i16.i
  %283 = phi i16 [ %.pr.i.i20.i, %for.endthread-pre-split.i.i21.i ], [ %280, %if.then.i.i16.i ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %283)
  %cmp8.i.i22.i = icmp ugt i16 %283, -255
  br i1 %cmp8.i.i22.i, label %do.end.i.i25.i, label %for.end.i.i23.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i_crit_edge

for.end.i.i23.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i_crit_edge: ; preds = %for.end.i.i23.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i

do.end.i.i25.i:                                   ; preds = %for.end.i.i23.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i24.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i

smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i:    ; preds = %do.end.i.i25.i, %for.end.i.i23.i.smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i_crit_edge
  %inc.i26.i = add nuw i32 %i.03.i5.i, 1
  %284 = ptrtoint ptr %270 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load i32, ptr %270, align 4
  %cmp.i27.i = icmp ult i32 %inc.i26.i, %285
  br i1 %cmp.i27.i, label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.for.body.i9.i_crit_edge, label %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge

smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge: ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_lookup_table_with_leakage.exit30.i

smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.for.body.i9.i_crit_edge: ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i9.i

smu7_patch_lookup_table_with_leakage.exit30.i:    ; preds = %smu7_patch_ppt_v1_with_vdd_leakage.exit.i28.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge, %if.else.i.smu7_patch_lookup_table_with_leakage.exit30.i_crit_edge
  %vddc.i111 = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 8, i32 3
  %286 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %pptable.i, align 4
  %288 = ptrtoint ptr %vddc_leakage.i110 to i32
  call void @__asan_load2_noabort(i32 %288)
  %289 = load i16, ptr %vddc_leakage.i110, align 2
  %conv.i.i31.i = zext i16 %289 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %289)
  %cmp2.not.i.i32.i = icmp eq i16 %289, 0
  br i1 %cmp2.not.i.i32.i, label %smu7_patch_lookup_table_with_leakage.exit30.i.for.endthread-pre-split.i.i44.i_crit_edge, label %for.body.lr.ph.i.i33.i

smu7_patch_lookup_table_with_leakage.exit30.i.for.endthread-pre-split.i.i44.i_crit_edge: ; preds = %smu7_patch_lookup_table_with_leakage.exit30.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i44.i

for.body.lr.ph.i.i33.i:                           ; preds = %smu7_patch_lookup_table_with_leakage.exit30.i
  %290 = ptrtoint ptr %vddc.i111 to i32
  call void @__asan_load2_noabort(i32 %290)
  %291 = load i16, ptr %vddc.i111, align 2
  br label %for.body.i.i37.i

for.body.i.i37.i:                                 ; preds = %for.inc.i.i42.i.for.body.i.i37.i_crit_edge, %for.body.lr.ph.i.i33.i
  %index.03.i.i34.i = phi i32 [ 0, %for.body.lr.ph.i.i33.i ], [ %inc.i.i40.i, %for.inc.i.i42.i.for.body.i.i37.i_crit_edge ]
  %arrayidx.i.i35.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 20, i32 1, i32 %index.03.i.i34.i
  %292 = ptrtoint ptr %arrayidx.i.i35.i to i32
  call void @__asan_load2_noabort(i32 %292)
  %293 = load i16, ptr %arrayidx.i.i35.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %293, i16 %291)
  %cmp4.i.i36.i = icmp eq i16 %293, %291
  br i1 %cmp4.i.i36.i, label %if.then.i.i39.i, label %for.inc.i.i42.i

if.then.i.i39.i:                                  ; preds = %for.body.i.i37.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx6.i.i38.i = getelementptr %struct.smu7_hwmgr, ptr %236, i32 0, i32 20, i32 2, i32 %index.03.i.i34.i
  %294 = ptrtoint ptr %arrayidx6.i.i38.i to i32
  call void @__asan_load2_noabort(i32 %294)
  %295 = load i16, ptr %arrayidx6.i.i38.i, align 2
  %296 = ptrtoint ptr %vddc.i111 to i32
  call void @__asan_store2_noabort(i32 %296)
  store i16 %295, ptr %vddc.i111, align 2
  br label %for.end.i.i46.i

for.inc.i.i42.i:                                  ; preds = %for.body.i.i37.i
  %inc.i.i40.i = add nuw nsw i32 %index.03.i.i34.i, 1
  %exitcond.not.i.i41.i = icmp eq i32 %inc.i.i40.i, %conv.i.i31.i
  br i1 %exitcond.not.i.i41.i, label %for.inc.i.i42.i.for.endthread-pre-split.i.i44.i_crit_edge, label %for.inc.i.i42.i.for.body.i.i37.i_crit_edge

for.inc.i.i42.i.for.body.i.i37.i_crit_edge:       ; preds = %for.inc.i.i42.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i37.i

for.inc.i.i42.i.for.endthread-pre-split.i.i44.i_crit_edge: ; preds = %for.inc.i.i42.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i44.i

for.endthread-pre-split.i.i44.i:                  ; preds = %for.inc.i.i42.i.for.endthread-pre-split.i.i44.i_crit_edge, %smu7_patch_lookup_table_with_leakage.exit30.i.for.endthread-pre-split.i.i44.i_crit_edge
  %297 = ptrtoint ptr %vddc.i111 to i32
  call void @__asan_load2_noabort(i32 %297)
  %.pr.i.i43.i = load i16, ptr %vddc.i111, align 2
  br label %for.end.i.i46.i

for.end.i.i46.i:                                  ; preds = %for.endthread-pre-split.i.i44.i, %if.then.i.i39.i
  %298 = phi i16 [ %.pr.i.i43.i, %for.endthread-pre-split.i.i44.i ], [ %295, %if.then.i.i39.i ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %298)
  %cmp8.i.i45.i = icmp ugt i16 %298, -255
  br i1 %cmp8.i.i45.i, label %do.end.i.i48.i, label %for.end.i.i46.i.smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i_crit_edge

for.end.i.i46.i.smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i_crit_edge: ; preds = %for.end.i.i46.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i

do.end.i.i48.i:                                   ; preds = %for.end.i.i46.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i47.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i

smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i: ; preds = %do.end.i.i48.i, %for.end.i.i46.i.smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i_crit_edge
  %vddc1.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %287, i32 0, i32 8, i32 3
  %299 = ptrtoint ptr %vddc1.i.i to i32
  call void @__asan_load2_noabort(i32 %299)
  %300 = load i16, ptr %vddc1.i.i, align 4
  %vddc3.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 7, i32 3
  %301 = ptrtoint ptr %vddc3.i.i to i32
  call void @__asan_store2_noabort(i32 %301)
  store i16 %300, ptr %vddc3.i.i, align 4
  br label %if.end13.i

if.end13.i:                                       ; preds = %smu7_patch_clock_voltage_limits_with_vddc_leakage.exit.i, %do.end.i.i, %for.end.i.i.if.end13.i_crit_edge
  %302 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %backend, align 4
  %304 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load ptr, ptr %pptable.i, align 4
  %306 = ptrtoint ptr %305 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %305, align 4
  %vdd_dep_on_mclk.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 1
  %308 = ptrtoint ptr %vdd_dep_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %vdd_dep_on_mclk.i.i, align 4
  %mm_dep_table.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 14
  %310 = ptrtoint ptr %mm_dep_table.i.i to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load ptr, ptr %mm_dep_table.i.i, align 4
  %vdd_gfx_control.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %303, i32 0, i32 8
  %312 = ptrtoint ptr %vdd_gfx_control.i.i to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %vdd_gfx_control.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %313)
  %cmp.i51.i = icmp eq i32 %313, 2
  %314 = ptrtoint ptr %307 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load i32, ptr %307, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %315)
  %cmp15.not.i.i = icmp eq i32 %315, 0
  br i1 %cmp.i51.i, label %for.cond.preheader.i.i, label %for.cond9.preheader.i.i

for.cond9.preheader.i.i:                          ; preds = %if.end13.i
  br i1 %cmp15.not.i.i, label %for.cond9.preheader.i.i.if.end.i.i_crit_edge, label %for.body14.lr.ph.i.i

for.cond9.preheader.i.i.if.end.i.i_crit_edge:     ; preds = %for.cond9.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i.i

for.body14.lr.ph.i.i:                             ; preds = %for.cond9.preheader.i.i
  %vddc_lookup_table.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 15
  br label %for.body14.i.i

for.cond.preheader.i.i:                           ; preds = %if.end13.i
  br i1 %cmp15.not.i.i, label %for.cond.preheader.i.i.if.end.i.i_crit_edge, label %for.body.lr.ph.i52.i

for.cond.preheader.i.i.if.end.i.i_crit_edge:      ; preds = %for.cond.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i.i

for.body.lr.ph.i52.i:                             ; preds = %for.cond.preheader.i.i
  %vddgfx_lookup_table.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 16
  br label %for.body.i56.i

for.body.i56.i:                                   ; preds = %for.body.i56.i.for.body.i56.i_crit_edge, %for.body.lr.ph.i52.i
  %conv7.i.i = phi i32 [ 0, %for.body.lr.ph.i52.i ], [ %conv.i55.i, %for.body.i56.i.for.body.i56.i_crit_edge ]
  %entry_id.06.i.i = phi i8 [ 0, %for.body.lr.ph.i52.i ], [ %inc.i54.i, %for.body.i56.i.for.body.i56.i_crit_edge ]
  %vddInd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %307, i32 0, i32 1, i32 %conv7.i.i, i32 1
  %316 = ptrtoint ptr %vddInd.i.i to i32
  call void @__asan_load1_noabort(i32 %316)
  %317 = load i8, ptr %vddInd.i.i, align 4
  %318 = ptrtoint ptr %vddgfx_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load ptr, ptr %vddgfx_lookup_table.i.i, align 4
  %idxprom4.i.i = zext i8 %317 to i32
  %us_vdd.i53.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %319, i32 0, i32 1, i32 %idxprom4.i.i, i32 1
  %320 = ptrtoint ptr %us_vdd.i53.i to i32
  call void @__asan_load2_noabort(i32 %320)
  %321 = load i16, ptr %us_vdd.i53.i, align 2
  %vddgfx.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %307, i32 0, i32 1, i32 %conv7.i.i, i32 6
  %322 = ptrtoint ptr %vddgfx.i.i to i32
  call void @__asan_store2_noabort(i32 %322)
  store i16 %321, ptr %vddgfx.i.i, align 4
  %inc.i54.i = add i8 %entry_id.06.i.i, 1
  %conv.i55.i = zext i8 %inc.i54.i to i32
  %cmp1.i.i = icmp ugt i32 %315, %conv.i55.i
  br i1 %cmp1.i.i, label %for.body.i56.i.for.body.i56.i_crit_edge, label %for.body.i56.i.if.end.i.i_crit_edge

for.body.i56.i.if.end.i.i_crit_edge:              ; preds = %for.body.i56.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i.i

for.body.i56.i.for.body.i56.i_crit_edge:          ; preds = %for.body.i56.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i56.i

for.body14.i.i:                                   ; preds = %for.body14.i.i.for.body14.i.i_crit_edge, %for.body14.lr.ph.i.i
  %conv104.i.i = phi i32 [ 0, %for.body14.lr.ph.i.i ], [ %conv10.i.i, %for.body14.i.i.for.body14.i.i_crit_edge ]
  %entry_id.13.i.i = phi i8 [ 0, %for.body14.lr.ph.i.i ], [ %inc27.i.i, %for.body14.i.i.for.body14.i.i_crit_edge ]
  %vddInd18.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %307, i32 0, i32 1, i32 %conv104.i.i, i32 1
  %323 = ptrtoint ptr %vddInd18.i.i to i32
  call void @__asan_load1_noabort(i32 %323)
  %324 = load i8, ptr %vddInd18.i.i, align 4
  %325 = ptrtoint ptr %vddc_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load ptr, ptr %vddc_lookup_table.i.i, align 4
  %idxprom20.i.i = zext i8 %324 to i32
  %us_vdd22.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %326, i32 0, i32 1, i32 %idxprom20.i.i, i32 1
  %327 = ptrtoint ptr %us_vdd22.i.i to i32
  call void @__asan_load2_noabort(i32 %327)
  %328 = load i16, ptr %us_vdd22.i.i, align 2
  %vddc.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %307, i32 0, i32 1, i32 %conv104.i.i, i32 5
  %329 = ptrtoint ptr %vddc.i.i to i32
  call void @__asan_store2_noabort(i32 %329)
  store i16 %328, ptr %vddc.i.i, align 2
  %inc27.i.i = add i8 %entry_id.13.i.i, 1
  %conv10.i.i = zext i8 %inc27.i.i to i32
  %cmp12.i.i = icmp ugt i32 %315, %conv10.i.i
  br i1 %cmp12.i.i, label %for.body14.i.i.for.body14.i.i_crit_edge, label %for.body14.i.i.if.end.i.i_crit_edge

for.body14.i.i.if.end.i.i_crit_edge:              ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i.i

for.body14.i.i.for.body14.i.i_crit_edge:          ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body14.i.i

if.end.i.i:                                       ; preds = %for.body14.i.i.if.end.i.i_crit_edge, %for.body.i56.i.if.end.i.i_crit_edge, %for.cond.preheader.i.i.if.end.i.i_crit_edge, %for.cond9.preheader.i.i.if.end.i.i_crit_edge
  %330 = ptrtoint ptr %309 to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load i32, ptr %309, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %331)
  %cmp328.not.i.i = icmp eq i32 %331, 0
  br i1 %cmp328.not.i.i, label %if.end.i.i.for.cond51.preheader.i.i_crit_edge, label %for.body34.lr.ph.i.i

if.end.i.i.for.cond51.preheader.i.i_crit_edge:    ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond51.preheader.i.i

for.body34.lr.ph.i.i:                             ; preds = %if.end.i.i
  %vddc_lookup_table39.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 15
  br label %for.body34.i.i

for.cond51.preheader.i.i:                         ; preds = %for.body34.i.i.for.cond51.preheader.i.i_crit_edge, %if.end.i.i.for.cond51.preheader.i.i_crit_edge
  %332 = ptrtoint ptr %311 to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load i32, ptr %311, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %333)
  %cmp5411.not.i.i = icmp eq i32 %333, 0
  br i1 %cmp5411.not.i.i, label %for.cond51.preheader.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge, label %for.body56.lr.ph.i.i

for.cond51.preheader.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge: ; preds = %for.cond51.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i

for.body56.lr.ph.i.i:                             ; preds = %for.cond51.preheader.i.i
  %vddc_lookup_table60.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %305, i32 0, i32 15
  br label %for.body56.i.i

for.body34.i.i:                                   ; preds = %for.body34.i.i.for.body34.i.i_crit_edge, %for.body34.lr.ph.i.i
  %conv3010.i.i = phi i32 [ 0, %for.body34.lr.ph.i.i ], [ %conv30.i.i, %for.body34.i.i.for.body34.i.i_crit_edge ]
  %entry_id.29.i.i = phi i8 [ 0, %for.body34.lr.ph.i.i ], [ %inc49.i.i, %for.body34.i.i.for.body34.i.i_crit_edge ]
  %vddInd38.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %309, i32 0, i32 1, i32 %conv3010.i.i, i32 1
  %334 = ptrtoint ptr %vddInd38.i.i to i32
  call void @__asan_load1_noabort(i32 %334)
  %335 = load i8, ptr %vddInd38.i.i, align 4
  %336 = ptrtoint ptr %vddc_lookup_table39.i.i to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load ptr, ptr %vddc_lookup_table39.i.i, align 4
  %idxprom41.i.i = zext i8 %335 to i32
  %us_vdd43.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %337, i32 0, i32 1, i32 %idxprom41.i.i, i32 1
  %338 = ptrtoint ptr %us_vdd43.i.i to i32
  call void @__asan_load2_noabort(i32 %338)
  %339 = load i16, ptr %us_vdd43.i.i, align 2
  %vddc47.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %309, i32 0, i32 1, i32 %conv3010.i.i, i32 5
  %340 = ptrtoint ptr %vddc47.i.i to i32
  call void @__asan_store2_noabort(i32 %340)
  store i16 %339, ptr %vddc47.i.i, align 2
  %inc49.i.i = add i8 %entry_id.29.i.i, 1
  %conv30.i.i = zext i8 %inc49.i.i to i32
  %cmp32.i.i = icmp ugt i32 %331, %conv30.i.i
  br i1 %cmp32.i.i, label %for.body34.i.i.for.body34.i.i_crit_edge, label %for.body34.i.i.for.cond51.preheader.i.i_crit_edge

for.body34.i.i.for.cond51.preheader.i.i_crit_edge: ; preds = %for.body34.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond51.preheader.i.i

for.body34.i.i.for.body34.i.i_crit_edge:          ; preds = %for.body34.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body34.i.i

for.body56.i.i:                                   ; preds = %for.body56.i.i.for.body56.i.i_crit_edge, %for.body56.lr.ph.i.i
  %conv5213.i.i = phi i32 [ 0, %for.body56.lr.ph.i.i ], [ %conv52.i.i, %for.body56.i.i.for.body56.i.i_crit_edge ]
  %entry_id.312.i.i = phi i8 [ 0, %for.body56.lr.ph.i.i ], [ %inc70.i.i, %for.body56.i.i.for.body56.i.i_crit_edge ]
  %vddcInd.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %311, i32 0, i32 1, i32 %conv5213.i.i, i32 5
  %341 = ptrtoint ptr %vddcInd.i.i to i32
  call void @__asan_load1_noabort(i32 %341)
  %342 = load i8, ptr %vddcInd.i.i, align 4
  %343 = ptrtoint ptr %vddc_lookup_table60.i.i to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load ptr, ptr %vddc_lookup_table60.i.i, align 4
  %idxprom62.i.i = zext i8 %342 to i32
  %us_vdd64.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %344, i32 0, i32 1, i32 %idxprom62.i.i, i32 1
  %345 = ptrtoint ptr %us_vdd64.i.i to i32
  call void @__asan_load2_noabort(i32 %345)
  %346 = load i16, ptr %us_vdd64.i.i, align 2
  %vddc68.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %311, i32 0, i32 1, i32 %conv5213.i.i, i32 7
  %347 = ptrtoint ptr %vddc68.i.i to i32
  call void @__asan_store2_noabort(i32 %347)
  store i16 %346, ptr %vddc68.i.i, align 4
  %inc70.i.i = add i8 %entry_id.312.i.i, 1
  %conv52.i.i = zext i8 %inc70.i.i to i32
  %cmp54.i.i = icmp ugt i32 %333, %conv52.i.i
  br i1 %cmp54.i.i, label %for.body56.i.i.for.body56.i.i_crit_edge, label %for.body56.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge

for.body56.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge: ; preds = %for.body56.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i

for.body56.i.i.for.body56.i.i_crit_edge:          ; preds = %for.body56.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body56.i.i

smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i: ; preds = %for.body56.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge, %for.cond51.preheader.i.i.smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge
  call void @llvm.lifetime.start.p0(i64 10, ptr nonnull %v_record.i.i) #15
  %348 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i.i, i32 0, i32 1
  %349 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i.i, i32 0, i32 2
  %350 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i.i, i32 0, i32 3
  %351 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i.i, i32 0, i32 4
  %352 = call ptr @memset(ptr %v_record.i.i, i32 255, i32 10)
  %353 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load ptr, ptr %backend, align 4
  %355 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load ptr, ptr %pptable.i, align 4
  %357 = ptrtoint ptr %356 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %356, align 4
  %vdd_dep_on_mclk.i59.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %356, i32 0, i32 1
  %359 = ptrtoint ptr %vdd_dep_on_mclk.i59.i to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load ptr, ptr %vdd_dep_on_mclk.i59.i, align 4
  %vdd_gfx_control.i60.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %354, i32 0, i32 8
  %361 = ptrtoint ptr %vdd_gfx_control.i60.i to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load i32, ptr %vdd_gfx_control.i60.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %362)
  %cmp.i61.i = icmp eq i32 %362, 2
  br i1 %cmp.i61.i, label %for.cond.preheader.i62.i, label %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge

smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge: ; preds = %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_voltage_dependency_tables.exit.i

for.cond.preheader.i62.i:                         ; preds = %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i
  %363 = ptrtoint ptr %358 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load i32, ptr %358, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %364)
  %cmp12.not.i.i = icmp eq i32 %364, 0
  br i1 %cmp12.not.i.i, label %for.cond.preheader.i62.i.for.cond32.preheader.i.i_crit_edge, label %for.body.lr.ph.i64.i

for.cond.preheader.i62.i.for.cond32.preheader.i.i_crit_edge: ; preds = %for.cond.preheader.i62.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond32.preheader.i.i

for.body.lr.ph.i64.i:                             ; preds = %for.cond.preheader.i62.i
  %vddc_lookup_table.i63.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %356, i32 0, i32 15
  br label %for.body.i70.i

for.cond32.preheader.i.i:                         ; preds = %for.body.i70.i.for.cond32.preheader.i.i_crit_edge, %for.cond.preheader.i62.i.for.cond32.preheader.i.i_crit_edge
  %365 = ptrtoint ptr %360 to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %360, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %366)
  %cmp356.not.i.i = icmp eq i32 %366, 0
  br i1 %cmp356.not.i.i, label %for.cond32.preheader.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge, label %for.body37.lr.ph.i.i

for.cond32.preheader.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge: ; preds = %for.cond32.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_voltage_dependency_tables.exit.i

for.body37.lr.ph.i.i:                             ; preds = %for.cond32.preheader.i.i
  %vddgfx_lookup_table.i65.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %356, i32 0, i32 16
  br label %for.body37.i.i

for.body.i70.i:                                   ; preds = %for.body.i70.i.for.body.i70.i_crit_edge, %for.body.lr.ph.i64.i
  %conv4.i.i = phi i32 [ 0, %for.body.lr.ph.i64.i ], [ %conv.i68.i, %for.body.i70.i.for.body.i70.i_crit_edge ]
  %entry_id.03.i.i = phi i8 [ 0, %for.body.lr.ph.i64.i ], [ %inc.i67.i, %for.body.i70.i.for.body.i70.i_crit_edge ]
  %vdd_offset.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %358, i32 0, i32 1, i32 %conv4.i.i, i32 4
  %367 = ptrtoint ptr %vdd_offset.i.i to i32
  call void @__asan_load2_noabort(i32 %367)
  %368 = load i16, ptr %vdd_offset.i.i, align 4
  %vddgfx18.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %358, i32 0, i32 1, i32 %conv4.i.i, i32 6
  %369 = ptrtoint ptr %vddgfx18.i.i to i32
  call void @__asan_load2_noabort(i32 %369)
  %370 = load i16, ptr %vddgfx18.i.i, align 4
  %.lobit.i.i = lshr i16 %368, 15
  %storemerge1.v.i.i = add nsw i16 %.lobit.i.i, %368
  %storemerge1.i.i = add i16 %storemerge1.v.i.i, %370
  %371 = ptrtoint ptr %348 to i32
  call void @__asan_store2_noabort(i32 %371)
  store i16 %storemerge1.i.i, ptr %348, align 2
  %372 = ptrtoint ptr %351 to i32
  call void @__asan_store2_noabort(i32 %372)
  store i16 %storemerge1.i.i, ptr %351, align 2
  %373 = ptrtoint ptr %350 to i32
  call void @__asan_store2_noabort(i32 %373)
  store i16 %storemerge1.i.i, ptr %350, align 2
  %374 = ptrtoint ptr %349 to i32
  call void @__asan_store2_noabort(i32 %374)
  store i16 %storemerge1.i.i, ptr %349, align 2
  %vddc.i66.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %358, i32 0, i32 1, i32 %conv4.i.i, i32 5
  %375 = ptrtoint ptr %vddc.i66.i to i32
  call void @__asan_store2_noabort(i32 %375)
  store i16 %storemerge1.i.i, ptr %vddc.i66.i, align 2
  %376 = ptrtoint ptr %vddc_lookup_table.i63.i to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %vddc_lookup_table.i63.i, align 4
  call fastcc void @phm_add_voltage(ptr noundef %hwmgr, ptr noundef %377, ptr noundef nonnull %v_record.i.i) #15
  %inc.i67.i = add i8 %entry_id.03.i.i, 1
  %conv.i68.i = zext i8 %inc.i67.i to i32
  %378 = ptrtoint ptr %358 to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load i32, ptr %358, align 4
  %cmp1.i69.i = icmp ugt i32 %379, %conv.i68.i
  br i1 %cmp1.i69.i, label %for.body.i70.i.for.body.i70.i_crit_edge, label %for.body.i70.i.for.cond32.preheader.i.i_crit_edge

for.body.i70.i.for.cond32.preheader.i.i_crit_edge: ; preds = %for.body.i70.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond32.preheader.i.i

for.body.i70.i.for.body.i70.i_crit_edge:          ; preds = %for.body.i70.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i70.i

for.body37.i.i:                                   ; preds = %for.body37.i.i.for.body37.i.i_crit_edge, %for.body37.lr.ph.i.i
  %conv338.i.i = phi i32 [ 0, %for.body37.lr.ph.i.i ], [ %conv33.i.i, %for.body37.i.i.for.body37.i.i_crit_edge ]
  %entry_id.17.i.i = phi i8 [ 0, %for.body37.lr.ph.i.i ], [ %inc85.i.i, %for.body37.i.i.for.body37.i.i_crit_edge ]
  %vdd_offset41.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %360, i32 0, i32 1, i32 %conv338.i.i, i32 4
  %380 = ptrtoint ptr %vdd_offset41.i.i to i32
  call void @__asan_load2_noabort(i32 %380)
  %381 = load i16, ptr %vdd_offset41.i.i, align 4
  %vddc64.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %360, i32 0, i32 1, i32 %conv338.i.i, i32 5
  %382 = ptrtoint ptr %vddc64.i.i to i32
  call void @__asan_load2_noabort(i32 %382)
  %383 = load i16, ptr %vddc64.i.i, align 2
  %.lobit12.i.i = lshr i16 %381, 15
  %storemerge.v.i.i = add nsw i16 %.lobit12.i.i, %381
  %storemerge.i.i = add i16 %storemerge.v.i.i, %383
  %384 = ptrtoint ptr %348 to i32
  call void @__asan_store2_noabort(i32 %384)
  store i16 %storemerge.i.i, ptr %348, align 2
  %385 = ptrtoint ptr %351 to i32
  call void @__asan_store2_noabort(i32 %385)
  store i16 %storemerge.i.i, ptr %351, align 2
  %386 = ptrtoint ptr %350 to i32
  call void @__asan_store2_noabort(i32 %386)
  store i16 %storemerge.i.i, ptr %350, align 2
  %387 = ptrtoint ptr %349 to i32
  call void @__asan_store2_noabort(i32 %387)
  store i16 %storemerge.i.i, ptr %349, align 2
  %vddgfx82.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %360, i32 0, i32 1, i32 %conv338.i.i, i32 6
  %388 = ptrtoint ptr %vddgfx82.i.i to i32
  call void @__asan_store2_noabort(i32 %388)
  store i16 %storemerge.i.i, ptr %vddgfx82.i.i, align 4
  %389 = ptrtoint ptr %vddgfx_lookup_table.i65.i to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load ptr, ptr %vddgfx_lookup_table.i65.i, align 4
  call fastcc void @phm_add_voltage(ptr noundef %hwmgr, ptr noundef %390, ptr noundef nonnull %v_record.i.i) #15
  %inc85.i.i = add i8 %entry_id.17.i.i, 1
  %conv33.i.i = zext i8 %inc85.i.i to i32
  %391 = ptrtoint ptr %360 to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load i32, ptr %360, align 4
  %cmp35.i.i = icmp ugt i32 %392, %conv33.i.i
  br i1 %cmp35.i.i, label %for.body37.i.i.for.body37.i.i_crit_edge, label %for.body37.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge

for.body37.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge: ; preds = %for.body37.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_voltage_dependency_tables.exit.i

for.body37.i.i.for.body37.i.i_crit_edge:          ; preds = %for.body37.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body37.i.i

smu7_calc_voltage_dependency_tables.exit.i:       ; preds = %for.body37.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge, %for.cond32.preheader.i.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge, %smu7_patch_voltage_dependency_tables_with_lookup_table.exit.i.smu7_calc_voltage_dependency_tables.exit.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 10, ptr nonnull %v_record.i.i) #15
  call void @llvm.lifetime.start.p0(i64 10, ptr nonnull %v_record.i71.i) #15
  %393 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i71.i, i32 0, i32 1
  %394 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i71.i, i32 0, i32 2
  %395 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i71.i, i32 0, i32 3
  %396 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %v_record.i71.i, i32 0, i32 4
  %397 = ptrtoint ptr %v_record.i71.i to i32
  call void @__asan_store2_noabort(i32 %397)
  store i16 -1, ptr %v_record.i71.i, align 2
  %398 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %backend, align 4
  %400 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load ptr, ptr %pptable.i, align 4
  %mm_dep_table.i74.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %401, i32 0, i32 14
  %402 = ptrtoint ptr %mm_dep_table.i74.i to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load ptr, ptr %mm_dep_table.i74.i, align 4
  %vdd_gfx_control.i75.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %399, i32 0, i32 8
  %404 = ptrtoint ptr %vdd_gfx_control.i75.i to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load i32, ptr %vdd_gfx_control.i75.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %405)
  %cmp.i76.i = icmp eq i32 %405, 2
  br i1 %cmp.i76.i, label %for.cond.preheader.i77.i, label %smu7_calc_voltage_dependency_tables.exit.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge

smu7_calc_voltage_dependency_tables.exit.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge: ; preds = %smu7_calc_voltage_dependency_tables.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_mm_voltage_dependency_table.exit.i

for.cond.preheader.i77.i:                         ; preds = %smu7_calc_voltage_dependency_tables.exit.i
  %406 = ptrtoint ptr %403 to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %403, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %407)
  %cmp11.not.i.i = icmp eq i32 %407, 0
  br i1 %cmp11.not.i.i, label %for.cond.preheader.i77.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge, label %for.body.lr.ph.i79.i

for.cond.preheader.i77.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge: ; preds = %for.cond.preheader.i77.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_mm_voltage_dependency_table.exit.i

for.body.lr.ph.i79.i:                             ; preds = %for.cond.preheader.i77.i
  %vddgfx_lookup_table.i78.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %401, i32 0, i32 16
  br label %for.body.i87.i

for.body.i87.i:                                   ; preds = %for.body.i87.i.for.body.i87.i_crit_edge, %for.body.lr.ph.i79.i
  %conv3.i.i = phi i32 [ 0, %for.body.lr.ph.i79.i ], [ %conv.i85.i, %for.body.i87.i.for.body.i87.i_crit_edge ]
  %entry_id.02.i.i = phi i8 [ 0, %for.body.lr.ph.i79.i ], [ %inc.i84.i, %for.body.i87.i.for.body.i87.i_crit_edge ]
  %vddgfx_offset.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %403, i32 0, i32 1, i32 %conv3.i.i, i32 6
  %408 = ptrtoint ptr %vddgfx_offset.i.i to i32
  call void @__asan_load2_noabort(i32 %408)
  %409 = load i16, ptr %vddgfx_offset.i.i, align 2
  %vddc18.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %403, i32 0, i32 1, i32 %conv3.i.i, i32 7
  %410 = ptrtoint ptr %vddc18.i.i to i32
  call void @__asan_load2_noabort(i32 %410)
  %411 = load i16, ptr %vddc18.i.i, align 4
  %.lobit.i80.i = lshr i16 %409, 15
  %storemerge.v.i81.i = add nsw i16 %.lobit.i80.i, %409
  %storemerge.i82.i = add i16 %storemerge.v.i81.i, %411
  %412 = ptrtoint ptr %393 to i32
  call void @__asan_store2_noabort(i32 %412)
  store i16 %storemerge.i82.i, ptr %393, align 2
  %413 = ptrtoint ptr %396 to i32
  call void @__asan_store2_noabort(i32 %413)
  store i16 %storemerge.i82.i, ptr %396, align 2
  %414 = ptrtoint ptr %395 to i32
  call void @__asan_store2_noabort(i32 %414)
  store i16 %storemerge.i82.i, ptr %395, align 2
  %415 = ptrtoint ptr %394 to i32
  call void @__asan_store2_noabort(i32 %415)
  store i16 %storemerge.i82.i, ptr %394, align 2
  %vddgfx.i83.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %403, i32 0, i32 1, i32 %conv3.i.i, i32 8
  %416 = ptrtoint ptr %vddgfx.i83.i to i32
  call void @__asan_store2_noabort(i32 %416)
  store i16 %storemerge.i82.i, ptr %vddgfx.i83.i, align 2
  %417 = ptrtoint ptr %vddgfx_lookup_table.i78.i to i32
  call void @__asan_load4_noabort(i32 %417)
  %418 = load ptr, ptr %vddgfx_lookup_table.i78.i, align 4
  call fastcc void @phm_add_voltage(ptr noundef %hwmgr, ptr noundef %418, ptr noundef nonnull %v_record.i71.i) #15
  %inc.i84.i = add i8 %entry_id.02.i.i, 1
  %conv.i85.i = zext i8 %inc.i84.i to i32
  %419 = ptrtoint ptr %403 to i32
  call void @__asan_load4_noabort(i32 %419)
  %420 = load i32, ptr %403, align 4
  %cmp1.i86.i = icmp ugt i32 %420, %conv.i85.i
  br i1 %cmp1.i86.i, label %for.body.i87.i.for.body.i87.i_crit_edge, label %for.body.i87.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge

for.body.i87.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge: ; preds = %for.body.i87.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calc_mm_voltage_dependency_table.exit.i

for.body.i87.i.for.body.i87.i_crit_edge:          ; preds = %for.body.i87.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i87.i

smu7_calc_mm_voltage_dependency_table.exit.i:     ; preds = %for.body.i87.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge, %for.cond.preheader.i77.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge, %smu7_calc_voltage_dependency_tables.exit.i.smu7_calc_mm_voltage_dependency_table.exit.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 10, ptr nonnull %v_record.i71.i) #15
  %vddgfx_lookup_table26.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 16
  %421 = ptrtoint ptr %vddgfx_lookup_table26.i to i32
  call void @__asan_load4_noabort(i32 %421)
  %422 = load ptr, ptr %vddgfx_lookup_table26.i, align 4
  %423 = ptrtoint ptr %422 to i32
  call void @__asan_load4_noabort(i32 %423)
  %424 = load i32, ptr %422, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %424)
  %cmp.not.i.i = icmp eq i32 %424, 0
  br i1 %cmp.not.i.i, label %if.then.i90.i, label %for.cond.preheader.i88.i

for.cond.preheader.i88.i:                         ; preds = %smu7_calc_mm_voltage_dependency_table.exit.i
  %sub.i.i = add i32 %424, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i.i)
  %cmp82.not.i.i = icmp eq i32 %sub.i.i, 0
  br i1 %cmp82.not.i.i, label %for.cond.preheader.i88.i.smu7_sort_lookup_table.exit.i_crit_edge, label %for.cond.preheader.i88.i.for.body.i94.i_crit_edge

for.cond.preheader.i88.i.for.body.i94.i_crit_edge: ; preds = %for.cond.preheader.i88.i
  br label %for.body.i94.i

for.cond.preheader.i88.i.smu7_sort_lookup_table.exit.i_crit_edge: ; preds = %for.cond.preheader.i88.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_sort_lookup_table.exit.i

if.then.i90.i:                                    ; preds = %smu7_calc_mm_voltage_dependency_table.exit.i
  %call.i89.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_sort_lookup_table._rs, ptr noundef nonnull @__func__.smu7_sort_lookup_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i89.i)
  %tobool.not.i.i = icmp eq i32 %call.i89.i, 0
  br i1 %tobool.not.i.i, label %if.then.i90.i.smu7_sort_lookup_table.exit.i_crit_edge, label %do.end.i91.i

if.then.i90.i.smu7_sort_lookup_table.exit.i_crit_edge: ; preds = %if.then.i90.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_sort_lookup_table.exit.i

do.end.i91.i:                                     ; preds = %if.then.i90.i
  call void @__sanitizer_cov_trace_pc() #17
  %call4.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.23) #18
  br label %smu7_sort_lookup_table.exit.i

for.cond.loopexit.i.i:                            ; preds = %for.inc.i97.i
  %exitcond.not.i92.i = icmp eq i32 %add.i.i, %sub.i.i
  br i1 %exitcond.not.i92.i, label %for.cond.loopexit.i.i.smu7_sort_lookup_table.exit.i_crit_edge, label %for.cond.loopexit.i.i.for.body.i94.i_crit_edge

for.cond.loopexit.i.i.for.body.i94.i_crit_edge:   ; preds = %for.cond.loopexit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i94.i

for.cond.loopexit.i.i.smu7_sort_lookup_table.exit.i_crit_edge: ; preds = %for.cond.loopexit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_sort_lookup_table.exit.i

for.body.i94.i:                                   ; preds = %for.cond.loopexit.i.i.for.body.i94.i_crit_edge, %for.cond.preheader.i88.i.for.body.i94.i_crit_edge
  %i.03.i93.i = phi i32 [ %add.i.i, %for.cond.loopexit.i.i.for.body.i94.i_crit_edge ], [ 0, %for.cond.preheader.i88.i.for.body.i94.i_crit_edge ]
  %add.i.i = add nuw i32 %i.03.i93.i, 1
  br label %for.body11.i.i

for.body11.i.i:                                   ; preds = %for.inc.i97.i.for.body11.i.i_crit_edge, %for.body.i94.i
  %j.01.i.i = phi i32 [ %add.i.i, %for.body.i94.i ], [ %sub13.i.i, %for.inc.i97.i.for.body11.i.i_crit_edge ]
  %us_vdd.i95.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %422, i32 0, i32 1, i32 %j.01.i.i, i32 1
  %425 = ptrtoint ptr %us_vdd.i95.i to i32
  call void @__asan_load2_noabort(i32 %425)
  %426 = load i16, ptr %us_vdd.i95.i, align 2
  %sub13.i.i = add i32 %j.01.i.i, -1
  %us_vdd15.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %422, i32 0, i32 1, i32 %sub13.i.i, i32 1
  %427 = ptrtoint ptr %us_vdd15.i.i to i32
  call void @__asan_load2_noabort(i32 %427)
  %428 = load i16, ptr %us_vdd15.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %426, i16 %428)
  %cmp17.i.i = icmp ult i16 %426, %428
  br i1 %cmp17.i.i, label %do.body20.i.i, label %for.body11.i.i.for.inc.i97.i_crit_edge

for.body11.i.i.for.inc.i97.i_crit_edge:           ; preds = %for.body11.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i97.i

do.body20.i.i:                                    ; preds = %for.body11.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx14.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %422, i32 0, i32 1, i32 %sub13.i.i
  %arrayidx.i96.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %422, i32 0, i32 1, i32 %j.01.i.i
  %429 = ptrtoint ptr %arrayidx14.i.i to i32
  call void @__asan_load2_noabort(i32 %429)
  %__tmp.sroa.0.0.copyload.i.i = load i16, ptr %arrayidx14.i.i, align 2
  %__tmp.sroa.5.0.arrayidx23.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx14.i.i, i32 2
  %430 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx23.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %430)
  %__tmp.sroa.5.0.copyload.i.i = load i16, ptr %__tmp.sroa.5.0.arrayidx23.sroa_idx.i.i, align 2
  %__tmp.sroa.6.0.arrayidx23.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx14.i.i, i32 4
  %431 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx23.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %431)
  %__tmp.sroa.6.0.copyload.i.i = load i16, ptr %__tmp.sroa.6.0.arrayidx23.sroa_idx.i.i, align 2
  %__tmp.sroa.7.0.arrayidx23.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx14.i.i, i32 6
  %432 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx23.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %432)
  %__tmp.sroa.7.0.copyload.i.i = load i16, ptr %__tmp.sroa.7.0.arrayidx23.sroa_idx.i.i, align 2
  %__tmp.sroa.8.0.arrayidx23.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx14.i.i, i32 8
  %433 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx23.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %433)
  %__tmp.sroa.8.0.copyload.i.i = load i16, ptr %__tmp.sroa.8.0.arrayidx23.sroa_idx.i.i, align 2
  %434 = call ptr @memcpy(ptr %arrayidx14.i.i, ptr %arrayidx.i96.i, i32 10)
  %435 = ptrtoint ptr %arrayidx.i96.i to i32
  call void @__asan_store2_noabort(i32 %435)
  store i16 %__tmp.sroa.0.0.copyload.i.i, ptr %arrayidx.i96.i, align 2
  %__tmp.sroa.5.0.arrayidx30.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i96.i, i32 2
  %436 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx30.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %436)
  store i16 %__tmp.sroa.5.0.copyload.i.i, ptr %__tmp.sroa.5.0.arrayidx30.sroa_idx.i.i, align 2
  %__tmp.sroa.6.0.arrayidx30.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i96.i, i32 4
  %437 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx30.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %437)
  store i16 %__tmp.sroa.6.0.copyload.i.i, ptr %__tmp.sroa.6.0.arrayidx30.sroa_idx.i.i, align 2
  %__tmp.sroa.7.0.arrayidx30.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i96.i, i32 6
  %438 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx30.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %438)
  store i16 %__tmp.sroa.7.0.copyload.i.i, ptr %__tmp.sroa.7.0.arrayidx30.sroa_idx.i.i, align 2
  %__tmp.sroa.8.0.arrayidx30.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i96.i, i32 8
  %439 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx30.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %439)
  store i16 %__tmp.sroa.8.0.copyload.i.i, ptr %__tmp.sroa.8.0.arrayidx30.sroa_idx.i.i, align 2
  br label %for.inc.i97.i

for.inc.i97.i:                                    ; preds = %do.body20.i.i, %for.body11.i.i.for.inc.i97.i_crit_edge
  %cmp10.not.i.i = icmp eq i32 %sub13.i.i, 0
  br i1 %cmp10.not.i.i, label %for.cond.loopexit.i.i, label %for.inc.i97.i.for.body11.i.i_crit_edge

for.inc.i97.i.for.body11.i.i_crit_edge:           ; preds = %for.inc.i97.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body11.i.i

smu7_sort_lookup_table.exit.i:                    ; preds = %for.cond.loopexit.i.i.smu7_sort_lookup_table.exit.i_crit_edge, %do.end.i91.i, %if.then.i90.i.smu7_sort_lookup_table.exit.i_crit_edge, %for.cond.preheader.i88.i.smu7_sort_lookup_table.exit.i_crit_edge
  %vddc_lookup_table31.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %238, i32 0, i32 15
  %440 = ptrtoint ptr %vddc_lookup_table31.i to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load ptr, ptr %vddc_lookup_table31.i, align 4
  %442 = ptrtoint ptr %441 to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load i32, ptr %441, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %443)
  %cmp.not.i98.i = icmp eq i32 %443, 0
  br i1 %cmp.not.i98.i, label %if.then.i104.i, label %for.cond.preheader.i101.i

for.cond.preheader.i101.i:                        ; preds = %smu7_sort_lookup_table.exit.i
  %sub.i99.i = add i32 %443, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i99.i)
  %cmp82.not.i100.i = icmp eq i32 %sub.i99.i, 0
  br i1 %cmp82.not.i100.i, label %for.cond.preheader.i101.i.smu7_complete_dependency_tables.exit_crit_edge, label %for.cond.preheader.i101.i.for.body.i111.i_crit_edge

for.cond.preheader.i101.i.for.body.i111.i_crit_edge: ; preds = %for.cond.preheader.i101.i
  br label %for.body.i111.i

for.cond.preheader.i101.i.smu7_complete_dependency_tables.exit_crit_edge: ; preds = %for.cond.preheader.i101.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_complete_dependency_tables.exit

if.then.i104.i:                                   ; preds = %smu7_sort_lookup_table.exit.i
  %call.i102.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_sort_lookup_table._rs, ptr noundef nonnull @__func__.smu7_sort_lookup_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i102.i)
  %tobool.not.i103.i = icmp eq i32 %call.i102.i, 0
  br i1 %tobool.not.i103.i, label %if.then.i104.i.smu7_complete_dependency_tables.exit_crit_edge, label %do.end.i106.i

if.then.i104.i.smu7_complete_dependency_tables.exit_crit_edge: ; preds = %if.then.i104.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_complete_dependency_tables.exit

do.end.i106.i:                                    ; preds = %if.then.i104.i
  call void @__sanitizer_cov_trace_pc() #17
  %call4.i105.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.23) #18
  br label %smu7_complete_dependency_tables.exit

for.cond.loopexit.i108.i:                         ; preds = %for.inc.i135.i
  %exitcond.not.i107.i = icmp eq i32 %add.i110.i, %sub.i99.i
  br i1 %exitcond.not.i107.i, label %for.cond.loopexit.i108.i.smu7_complete_dependency_tables.exit_crit_edge, label %for.cond.loopexit.i108.i.for.body.i111.i_crit_edge

for.cond.loopexit.i108.i.for.body.i111.i_crit_edge: ; preds = %for.cond.loopexit.i108.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i111.i

for.cond.loopexit.i108.i.smu7_complete_dependency_tables.exit_crit_edge: ; preds = %for.cond.loopexit.i108.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_complete_dependency_tables.exit

for.body.i111.i:                                  ; preds = %for.cond.loopexit.i108.i.for.body.i111.i_crit_edge, %for.cond.preheader.i101.i.for.body.i111.i_crit_edge
  %i.03.i109.i = phi i32 [ %add.i110.i, %for.cond.loopexit.i108.i.for.body.i111.i_crit_edge ], [ 0, %for.cond.preheader.i101.i.for.body.i111.i_crit_edge ]
  %add.i110.i = add nuw i32 %i.03.i109.i, 1
  br label %for.body11.i117.i

for.body11.i117.i:                                ; preds = %for.inc.i135.i.for.body11.i117.i_crit_edge, %for.body.i111.i
  %j.01.i112.i = phi i32 [ %add.i110.i, %for.body.i111.i ], [ %sub13.i114.i, %for.inc.i135.i.for.body11.i117.i_crit_edge ]
  %us_vdd.i113.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %441, i32 0, i32 1, i32 %j.01.i112.i, i32 1
  %444 = ptrtoint ptr %us_vdd.i113.i to i32
  call void @__asan_load2_noabort(i32 %444)
  %445 = load i16, ptr %us_vdd.i113.i, align 2
  %sub13.i114.i = add i32 %j.01.i112.i, -1
  %us_vdd15.i115.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %441, i32 0, i32 1, i32 %sub13.i114.i, i32 1
  %446 = ptrtoint ptr %us_vdd15.i115.i to i32
  call void @__asan_load2_noabort(i32 %446)
  %447 = load i16, ptr %us_vdd15.i115.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %445, i16 %447)
  %cmp17.i116.i = icmp ult i16 %445, %447
  br i1 %cmp17.i116.i, label %do.body20.i133.i, label %for.body11.i117.i.for.inc.i135.i_crit_edge

for.body11.i117.i.for.inc.i135.i_crit_edge:       ; preds = %for.body11.i117.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i135.i

do.body20.i133.i:                                 ; preds = %for.body11.i117.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx14.i118.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %441, i32 0, i32 1, i32 %sub13.i114.i
  %arrayidx.i119.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %441, i32 0, i32 1, i32 %j.01.i112.i
  %448 = ptrtoint ptr %arrayidx14.i118.i to i32
  call void @__asan_load2_noabort(i32 %448)
  %__tmp.sroa.0.0.copyload.i120.i = load i16, ptr %arrayidx14.i118.i, align 2
  %__tmp.sroa.5.0.arrayidx23.sroa_idx.i121.i = getelementptr inbounds i8, ptr %arrayidx14.i118.i, i32 2
  %449 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx23.sroa_idx.i121.i to i32
  call void @__asan_load2_noabort(i32 %449)
  %__tmp.sroa.5.0.copyload.i122.i = load i16, ptr %__tmp.sroa.5.0.arrayidx23.sroa_idx.i121.i, align 2
  %__tmp.sroa.6.0.arrayidx23.sroa_idx.i123.i = getelementptr inbounds i8, ptr %arrayidx14.i118.i, i32 4
  %450 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx23.sroa_idx.i123.i to i32
  call void @__asan_load2_noabort(i32 %450)
  %__tmp.sroa.6.0.copyload.i124.i = load i16, ptr %__tmp.sroa.6.0.arrayidx23.sroa_idx.i123.i, align 2
  %__tmp.sroa.7.0.arrayidx23.sroa_idx.i125.i = getelementptr inbounds i8, ptr %arrayidx14.i118.i, i32 6
  %451 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx23.sroa_idx.i125.i to i32
  call void @__asan_load2_noabort(i32 %451)
  %__tmp.sroa.7.0.copyload.i126.i = load i16, ptr %__tmp.sroa.7.0.arrayidx23.sroa_idx.i125.i, align 2
  %__tmp.sroa.8.0.arrayidx23.sroa_idx.i127.i = getelementptr inbounds i8, ptr %arrayidx14.i118.i, i32 8
  %452 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx23.sroa_idx.i127.i to i32
  call void @__asan_load2_noabort(i32 %452)
  %__tmp.sroa.8.0.copyload.i128.i = load i16, ptr %__tmp.sroa.8.0.arrayidx23.sroa_idx.i127.i, align 2
  %453 = call ptr @memcpy(ptr %arrayidx14.i118.i, ptr %arrayidx.i119.i, i32 10)
  %454 = ptrtoint ptr %arrayidx.i119.i to i32
  call void @__asan_store2_noabort(i32 %454)
  store i16 %__tmp.sroa.0.0.copyload.i120.i, ptr %arrayidx.i119.i, align 2
  %__tmp.sroa.5.0.arrayidx30.sroa_idx.i129.i = getelementptr inbounds i8, ptr %arrayidx.i119.i, i32 2
  %455 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx30.sroa_idx.i129.i to i32
  call void @__asan_store2_noabort(i32 %455)
  store i16 %__tmp.sroa.5.0.copyload.i122.i, ptr %__tmp.sroa.5.0.arrayidx30.sroa_idx.i129.i, align 2
  %__tmp.sroa.6.0.arrayidx30.sroa_idx.i130.i = getelementptr inbounds i8, ptr %arrayidx.i119.i, i32 4
  %456 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx30.sroa_idx.i130.i to i32
  call void @__asan_store2_noabort(i32 %456)
  store i16 %__tmp.sroa.6.0.copyload.i124.i, ptr %__tmp.sroa.6.0.arrayidx30.sroa_idx.i130.i, align 2
  %__tmp.sroa.7.0.arrayidx30.sroa_idx.i131.i = getelementptr inbounds i8, ptr %arrayidx.i119.i, i32 6
  %457 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx30.sroa_idx.i131.i to i32
  call void @__asan_store2_noabort(i32 %457)
  store i16 %__tmp.sroa.7.0.copyload.i126.i, ptr %__tmp.sroa.7.0.arrayidx30.sroa_idx.i131.i, align 2
  %__tmp.sroa.8.0.arrayidx30.sroa_idx.i132.i = getelementptr inbounds i8, ptr %arrayidx.i119.i, i32 8
  %458 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx30.sroa_idx.i132.i to i32
  call void @__asan_store2_noabort(i32 %458)
  store i16 %__tmp.sroa.8.0.copyload.i128.i, ptr %__tmp.sroa.8.0.arrayidx30.sroa_idx.i132.i, align 2
  br label %for.inc.i135.i

for.inc.i135.i:                                   ; preds = %do.body20.i133.i, %for.body11.i117.i.for.inc.i135.i_crit_edge
  %cmp10.not.i134.i = icmp eq i32 %sub13.i114.i, 0
  br i1 %cmp10.not.i134.i, label %for.cond.loopexit.i108.i, label %for.inc.i135.i.for.body11.i117.i_crit_edge

for.inc.i135.i.for.body11.i117.i_crit_edge:       ; preds = %for.inc.i135.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body11.i117.i

smu7_complete_dependency_tables.exit:             ; preds = %for.cond.loopexit.i108.i.smu7_complete_dependency_tables.exit_crit_edge, %do.end.i106.i, %if.then.i104.i.smu7_complete_dependency_tables.exit_crit_edge, %for.cond.preheader.i101.i.smu7_complete_dependency_tables.exit_crit_edge
  %459 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %459)
  %460 = load ptr, ptr %pptable.i, align 4
  %461 = ptrtoint ptr %460 to i32
  call void @__asan_load4_noabort(i32 %461)
  %462 = load ptr, ptr %460, align 4
  %vdd_dep_on_mclk.i113 = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %460, i32 0, i32 1
  %463 = ptrtoint ptr %vdd_dep_on_mclk.i113 to i32
  call void @__asan_load4_noabort(i32 %463)
  %464 = load ptr, ptr %vdd_dep_on_mclk.i113, align 4
  %cmp.not.i114 = icmp eq ptr %462, null
  br i1 %cmp.not.i114, label %if.then.i116, label %do.body7.i

if.then.i116:                                     ; preds = %smu7_complete_dependency_tables.exit
  %call.i115 = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v1._rs, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i115)
  %tobool.not.i = icmp eq i32 %call.i115, 0
  br i1 %tobool.not.i, label %if.then.i116.if.end21_crit_edge, label %do.end.i

if.then.i116.if.end21_crit_edge:                  ; preds = %if.then.i116
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end.i:                                         ; preds = %if.then.i116
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.24) #18
  br label %if.end21

do.body7.i:                                       ; preds = %smu7_complete_dependency_tables.exit
  %465 = ptrtoint ptr %462 to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load i32, ptr %462, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %466)
  %cmp8.not.i = icmp eq i32 %466, 0
  br i1 %cmp8.not.i, label %if.then9.i, label %do.body22.i

if.then9.i:                                       ; preds = %do.body7.i
  %call10.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v1._rs.25, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10.i)
  %tobool11.not.i = icmp eq i32 %call10.i, 0
  br i1 %tobool11.not.i, label %if.then9.i.if.end21_crit_edge, label %do.end15.i

if.then9.i.if.end21_crit_edge:                    ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end15.i:                                       ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #17
  %call17.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.28) #18
  br label %if.end21

do.body22.i:                                      ; preds = %do.body7.i
  %cmp23.not.i117 = icmp eq ptr %464, null
  br i1 %cmp23.not.i117, label %if.then24.i, label %do.body37.i

if.then24.i:                                      ; preds = %do.body22.i
  %call25.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v1._rs.29, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i)
  %tobool26.not.i = icmp eq i32 %call25.i, 0
  br i1 %tobool26.not.i, label %if.then24.i.if.end21_crit_edge, label %do.end30.i

if.then24.i.if.end21_crit_edge:                   ; preds = %if.then24.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end30.i:                                       ; preds = %if.then24.i
  call void @__sanitizer_cov_trace_pc() #17
  %call32.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.32) #18
  br label %if.end21

do.body37.i:                                      ; preds = %do.body22.i
  %467 = ptrtoint ptr %464 to i32
  call void @__asan_load4_noabort(i32 %467)
  %468 = load i32, ptr %464, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %468)
  %cmp39.not.i = icmp eq i32 %468, 0
  br i1 %cmp39.not.i, label %if.then40.i118, label %do.end52.i

if.then40.i118:                                   ; preds = %do.body37.i
  %call41.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v1._rs.33, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41.i)
  %tobool42.not.i = icmp eq i32 %call41.i, 0
  br i1 %tobool42.not.i, label %if.then40.i118.if.end21_crit_edge, label %do.end46.i

if.then40.i118.if.end21_crit_edge:                ; preds = %if.then40.i118
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end46.i:                                       ; preds = %if.then40.i118
  call void @__sanitizer_cov_trace_pc() #17
  %call48.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.36) #18
  br label %if.end21

do.end52.i:                                       ; preds = %do.body37.i
  %sub.i119 = add i32 %466, -1
  %arrayidx.i120 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %462, i32 0, i32 1, i32 %sub.i119
  %469 = ptrtoint ptr %arrayidx.i120 to i32
  call void @__asan_load4_noabort(i32 %469)
  %470 = load i32, ptr %arrayidx.i120, align 4
  %max_clock_voltage_on_ac.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %460, i32 0, i32 9
  %471 = ptrtoint ptr %max_clock_voltage_on_ac.i to i32
  call void @__asan_store4_noabort(i32 %471)
  store i32 %470, ptr %max_clock_voltage_on_ac.i, align 4
  %472 = ptrtoint ptr %464 to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load i32, ptr %464, align 4
  %sub56.i = add i32 %473, -1
  %arrayidx57.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %464, i32 0, i32 1, i32 %sub56.i
  %474 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %arrayidx57.i, align 4
  %mclk.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %460, i32 0, i32 9, i32 1
  %476 = ptrtoint ptr %mclk.i to i32
  call void @__asan_store4_noabort(i32 %476)
  store i32 %475, ptr %mclk.i, align 4
  %477 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %477)
  %478 = load i32, ptr %chip_id.i, align 4
  %479 = add i32 %478, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %479)
  %480 = icmp ult i32 %479, 4
  br i1 %480, label %if.then63.i, label %if.else.i130

if.then63.i:                                      ; preds = %do.end52.i
  %481 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %481)
  %482 = load ptr, ptr %pptable.i, align 4
  %483 = ptrtoint ptr %482 to i32
  call void @__asan_load4_noabort(i32 %483)
  %484 = load ptr, ptr %482, align 4
  %vddc_lookup_table.i.i122 = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %482, i32 0, i32 15
  %485 = ptrtoint ptr %vddc_lookup_table.i.i122 to i32
  call void @__asan_load4_noabort(i32 %485)
  %486 = load ptr, ptr %vddc_lookup_table.i.i122, align 4
  %487 = ptrtoint ptr %484 to i32
  call void @__asan_load4_noabort(i32 %487)
  %488 = load i32, ptr %484, align 4
  %sub.i.i123 = add i32 %488, -1
  %vddc.i.i124 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %484, i32 0, i32 1, i32 %sub.i.i123, i32 5
  %489 = ptrtoint ptr %vddc.i.i124 to i32
  call void @__asan_load2_noabort(i32 %489)
  %490 = load i16, ptr %vddc.i.i124, align 2
  %491 = ptrtoint ptr %486 to i32
  call void @__asan_load4_noabort(i32 %491)
  %492 = load i32, ptr %486, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %492)
  %cmp27.not.i.i = icmp eq i32 %492, 0
  br i1 %cmp27.not.i.i, label %if.then63.i.if.end73.i_crit_edge, label %if.then63.i.for.body.i.i129_crit_edge

if.then63.i.for.body.i.i129_crit_edge:            ; preds = %if.then63.i
  br label %for.body.i.i129

if.then63.i.if.end73.i_crit_edge:                 ; preds = %if.then63.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end73.i

for.body.i.i129:                                  ; preds = %for.body.i.i129.for.body.i.i129_crit_edge, %if.then63.i.for.body.i.i129_crit_edge
  %i.029.i.i = phi i32 [ %inc.i.i127, %for.body.i.i129.for.body.i.i129_crit_edge ], [ 0, %if.then63.i.for.body.i.i129_crit_edge ]
  %highest_voltage.028.i.i = phi i16 [ %highest_voltage.1.i.i, %for.body.i.i129.for.body.i.i129_crit_edge ], [ %490, %if.then63.i.for.body.i.i129_crit_edge ]
  %us_vdd.i.i125 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %486, i32 0, i32 1, i32 %i.029.i.i, i32 1
  %493 = ptrtoint ptr %us_vdd.i.i125 to i32
  call void @__asan_load2_noabort(i32 %493)
  %494 = load i16, ptr %us_vdd.i.i125, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %494)
  %cmp4.i.i126 = icmp ult i16 %494, -255
  call void @__sanitizer_cov_trace_cmp2(i16 %494, i16 %highest_voltage.028.i.i)
  %cmp11.i.i = icmp ugt i16 %494, %highest_voltage.028.i.i
  %or.cond.i.i = select i1 %cmp4.i.i126, i1 %cmp11.i.i, i1 false
  %highest_voltage.1.i.i = select i1 %or.cond.i.i, i16 %494, i16 %highest_voltage.028.i.i
  %inc.i.i127 = add nuw i32 %i.029.i.i, 1
  %exitcond.not.i.i128 = icmp eq i32 %inc.i.i127, %492
  br i1 %exitcond.not.i.i128, label %for.body.i.i129.if.end73.i_crit_edge, label %for.body.i.i129.for.body.i.i129_crit_edge

for.body.i.i129.for.body.i.i129_crit_edge:        ; preds = %for.body.i.i129
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i129

for.body.i.i129.if.end73.i_crit_edge:             ; preds = %for.body.i.i129
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end73.i

if.else.i130:                                     ; preds = %do.end52.i
  call void @__sanitizer_cov_trace_pc() #17
  %495 = ptrtoint ptr %462 to i32
  call void @__asan_load4_noabort(i32 %495)
  %496 = load i32, ptr %462, align 4
  %sub68.i = add i32 %496, -1
  %vddc70.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %462, i32 0, i32 1, i32 %sub68.i, i32 5
  %497 = ptrtoint ptr %vddc70.i to i32
  call void @__asan_load2_noabort(i32 %497)
  %498 = load i16, ptr %vddc70.i, align 2
  br label %if.end73.i

if.end73.i:                                       ; preds = %if.else.i130, %for.body.i.i129.if.end73.i_crit_edge, %if.then63.i.if.end73.i_crit_edge
  %.sink.i131 = phi i16 [ %498, %if.else.i130 ], [ %490, %if.then63.i.if.end73.i_crit_edge ], [ %highest_voltage.1.i.i, %for.body.i.i129.if.end73.i_crit_edge ]
  %vddc72.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %460, i32 0, i32 9, i32 3
  %499 = ptrtoint ptr %vddc72.i to i32
  call void @__asan_store2_noabort(i32 %499)
  store i16 %.sink.i131, ptr %vddc72.i, align 4
  %500 = ptrtoint ptr %464 to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load i32, ptr %464, align 4
  %sub76.i = add i32 %501, -1
  %vddci.i132 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %464, i32 0, i32 1, i32 %sub76.i, i32 7
  %502 = ptrtoint ptr %vddci.i132 to i32
  call void @__asan_load2_noabort(i32 %502)
  %503 = load i16, ptr %vddci.i132, align 2
  %vddci79.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %460, i32 0, i32 9, i32 4
  %504 = ptrtoint ptr %vddci79.i to i32
  call void @__asan_store2_noabort(i32 %504)
  store i16 %503, ptr %vddci79.i, align 2
  %max_clock_voltage_on_ac82.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8
  %505 = ptrtoint ptr %max_clock_voltage_on_ac82.i to i32
  call void @__asan_store4_noabort(i32 %505)
  store i32 %470, ptr %max_clock_voltage_on_ac82.i, align 4
  %506 = ptrtoint ptr %mclk.i to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load i32, ptr %mclk.i, align 4
  %mclk88.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 1
  %508 = ptrtoint ptr %mclk88.i to i32
  call void @__asan_store4_noabort(i32 %508)
  store i32 %507, ptr %mclk88.i, align 4
  %509 = load i16, ptr %vddc72.i, align 4
  %vddc93.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 3
  %510 = ptrtoint ptr %vddc93.i to i32
  call void @__asan_store2_noabort(i32 %510)
  store i16 %509, ptr %vddc93.i, align 4
  %511 = load i16, ptr %vddci79.i, align 2
  %vddci98.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 4
  %512 = ptrtoint ptr %vddci98.i to i32
  call void @__asan_store2_noabort(i32 %512)
  store i16 %511, ptr %vddci98.i, align 2
  br label %if.end21

if.then17:                                        ; preds = %if.end9
  %dyn_state.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29
  %513 = ptrtoint ptr %dyn_state.i to i32
  call void @__asan_load4_noabort(i32 %513)
  %514 = load ptr, ptr %dyn_state.i, align 4
  %515 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %515)
  %516 = load ptr, ptr %backend, align 4
  %tobool.not.i.i133 = icmp eq ptr %514, null
  br i1 %tobool.not.i.i133, label %if.then17.smu7_patch_vddc.exit.i_crit_edge, label %for.cond.preheader.i.i135

if.then17.smu7_patch_vddc.exit.i_crit_edge:       ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit.i

for.cond.preheader.i.i135:                        ; preds = %if.then17
  %517 = ptrtoint ptr %514 to i32
  call void @__asan_load4_noabort(i32 %517)
  %518 = load i32, ptr %514, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %518)
  %cmp2.not.i.i134 = icmp eq i32 %518, 0
  br i1 %cmp2.not.i.i134, label %for.cond.preheader.i.i135.smu7_patch_vddc.exit.i_crit_edge, label %for.body.lr.ph.i.i136

for.cond.preheader.i.i135.smu7_patch_vddc.exit.i_crit_edge: ; preds = %for.cond.preheader.i.i135
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit.i

for.body.lr.ph.i.i136:                            ; preds = %for.cond.preheader.i.i135
  %vddc_leakage.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %516, i32 0, i32 20
  br label %for.body.i.i141

for.body.i.i141:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.for.body.i.i141_crit_edge, %for.body.lr.ph.i.i136
  %conv4.i.i137 = phi i32 [ 0, %for.body.lr.ph.i.i136 ], [ %conv.i.i156, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.for.body.i.i141_crit_edge ]
  %i.03.i.i138 = phi i16 [ 0, %for.body.lr.ph.i.i136 ], [ %inc.i.i155, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.for.body.i.i141_crit_edge ]
  %v.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %514, i32 0, i32 1, i32 %conv4.i.i137, i32 1
  %519 = ptrtoint ptr %vddc_leakage.i.i to i32
  call void @__asan_load2_noabort(i32 %519)
  %520 = load i16, ptr %vddc_leakage.i.i, align 2
  %conv.i.i.i139 = zext i16 %520 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %520)
  %cmp2.not.i.i.i140 = icmp eq i16 %520, 0
  br i1 %cmp2.not.i.i.i140, label %for.body.i.i141.for.endthread-pre-split.i.i.i151_crit_edge, label %for.body.lr.ph.i.i.i142

for.body.i.i141.for.endthread-pre-split.i.i.i151_crit_edge: ; preds = %for.body.i.i141
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i.i151

for.body.lr.ph.i.i.i142:                          ; preds = %for.body.i.i141
  %521 = ptrtoint ptr %v.i.i to i32
  call void @__asan_load4_noabort(i32 %521)
  %522 = load i32, ptr %v.i.i, align 4
  br label %for.body.i.i.i145

for.body.i.i.i145:                                ; preds = %for.inc.i.i.i149.for.body.i.i.i145_crit_edge, %for.body.lr.ph.i.i.i142
  %index.03.i.i.i143 = phi i32 [ 0, %for.body.lr.ph.i.i.i142 ], [ %inc.i.i.i147, %for.inc.i.i.i149.for.body.i.i.i145_crit_edge ]
  %arrayidx.i.i.i144 = getelementptr %struct.smu7_hwmgr, ptr %516, i32 0, i32 20, i32 1, i32 %index.03.i.i.i143
  %523 = ptrtoint ptr %arrayidx.i.i.i144 to i32
  call void @__asan_load2_noabort(i32 %523)
  %524 = load i16, ptr %arrayidx.i.i.i144, align 2
  %conv2.i.i.i = zext i16 %524 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %522, i32 %conv2.i.i.i)
  %cmp3.i.i.i = icmp eq i32 %522, %conv2.i.i.i
  br i1 %cmp3.i.i.i, label %if.then.i.i.i146, label %for.inc.i.i.i149

if.then.i.i.i146:                                 ; preds = %for.body.i.i.i145
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i.i = getelementptr %struct.smu7_hwmgr, ptr %516, i32 0, i32 20, i32 2, i32 %index.03.i.i.i143
  %525 = ptrtoint ptr %arrayidx5.i.i.i to i32
  call void @__asan_load2_noabort(i32 %525)
  %526 = load i16, ptr %arrayidx5.i.i.i, align 2
  %conv6.i.i.i = zext i16 %526 to i32
  %527 = ptrtoint ptr %v.i.i to i32
  call void @__asan_store4_noabort(i32 %527)
  store i32 %conv6.i.i.i, ptr %v.i.i, align 4
  br label %for.end.i.i.i152

for.inc.i.i.i149:                                 ; preds = %for.body.i.i.i145
  %inc.i.i.i147 = add nuw nsw i32 %index.03.i.i.i143, 1
  %exitcond.not.i.i.i148 = icmp eq i32 %inc.i.i.i147, %conv.i.i.i139
  br i1 %exitcond.not.i.i.i148, label %for.inc.i.i.i149.for.endthread-pre-split.i.i.i151_crit_edge, label %for.inc.i.i.i149.for.body.i.i.i145_crit_edge

for.inc.i.i.i149.for.body.i.i.i145_crit_edge:     ; preds = %for.inc.i.i.i149
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i.i145

for.inc.i.i.i149.for.endthread-pre-split.i.i.i151_crit_edge: ; preds = %for.inc.i.i.i149
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i.i151

for.endthread-pre-split.i.i.i151:                 ; preds = %for.inc.i.i.i149.for.endthread-pre-split.i.i.i151_crit_edge, %for.body.i.i141.for.endthread-pre-split.i.i.i151_crit_edge
  %528 = ptrtoint ptr %v.i.i to i32
  call void @__asan_load4_noabort(i32 %528)
  %.pr.i.i.i150 = load i32, ptr %v.i.i, align 4
  br label %for.end.i.i.i152

for.end.i.i.i152:                                 ; preds = %for.endthread-pre-split.i.i.i151, %if.then.i.i.i146
  %529 = phi i32 [ %.pr.i.i.i150, %for.endthread-pre-split.i.i.i151 ], [ %conv6.i.i.i, %if.then.i.i.i146 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %529)
  %cmp7.i.i.i = icmp ugt i32 %529, 65281
  br i1 %cmp7.i.i.i, label %do.end.i.i.i154, label %for.end.i.i.i152.smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i_crit_edge

for.end.i.i.i152.smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i_crit_edge: ; preds = %for.end.i.i.i152
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i

do.end.i.i.i154:                                  ; preds = %for.end.i.i.i152
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i.i153 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i:      ; preds = %do.end.i.i.i154, %for.end.i.i.i152.smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i_crit_edge
  %inc.i.i155 = add i16 %i.03.i.i138, 1
  %conv.i.i156 = zext i16 %inc.i.i155 to i32
  %530 = ptrtoint ptr %514 to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load i32, ptr %514, align 4
  %cmp.i.i157 = icmp ugt i32 %531, %conv.i.i156
  br i1 %cmp.i.i157, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.for.body.i.i141_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.smu7_patch_vddc.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.smu7_patch_vddc.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.for.body.i.i141_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i141

smu7_patch_vddc.exit.i:                           ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i.i.smu7_patch_vddc.exit.i_crit_edge, %for.cond.preheader.i.i135.smu7_patch_vddc.exit.i_crit_edge, %if.then17.smu7_patch_vddc.exit.i_crit_edge
  %vddc_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 2
  %532 = ptrtoint ptr %vddc_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load ptr, ptr %vddc_dependency_on_mclk.i, align 4
  %534 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %534)
  %535 = load ptr, ptr %backend, align 4
  %tobool.not.i2.i = icmp eq ptr %533, null
  br i1 %tobool.not.i2.i, label %smu7_patch_vddc.exit.i.smu7_patch_vddc.exit35.i_crit_edge, label %for.cond.preheader.i4.i

smu7_patch_vddc.exit.i.smu7_patch_vddc.exit35.i_crit_edge: ; preds = %smu7_patch_vddc.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit35.i

for.cond.preheader.i4.i:                          ; preds = %smu7_patch_vddc.exit.i
  %536 = ptrtoint ptr %533 to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load i32, ptr %533, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %537)
  %cmp2.not.i3.i = icmp eq i32 %537, 0
  br i1 %cmp2.not.i3.i, label %for.cond.preheader.i4.i.smu7_patch_vddc.exit35.i_crit_edge, label %for.body.lr.ph.i6.i

for.cond.preheader.i4.i.smu7_patch_vddc.exit35.i_crit_edge: ; preds = %for.cond.preheader.i4.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit35.i

for.body.lr.ph.i6.i:                              ; preds = %for.cond.preheader.i4.i
  %vddc_leakage.i5.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %535, i32 0, i32 20
  br label %for.body.i12.i

for.body.i12.i:                                   ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.for.body.i12.i_crit_edge, %for.body.lr.ph.i6.i
  %conv4.i7.i = phi i32 [ 0, %for.body.lr.ph.i6.i ], [ %conv.i32.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.for.body.i12.i_crit_edge ]
  %i.03.i8.i = phi i16 [ 0, %for.body.lr.ph.i6.i ], [ %inc.i31.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.for.body.i12.i_crit_edge ]
  %v.i9.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %533, i32 0, i32 1, i32 %conv4.i7.i, i32 1
  %538 = ptrtoint ptr %vddc_leakage.i5.i to i32
  call void @__asan_load2_noabort(i32 %538)
  %539 = load i16, ptr %vddc_leakage.i5.i, align 2
  %conv.i.i10.i = zext i16 %539 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %539)
  %cmp2.not.i.i11.i = icmp eq i16 %539, 0
  br i1 %cmp2.not.i.i11.i, label %for.body.i12.i.for.endthread-pre-split.i.i26.i_crit_edge, label %for.body.lr.ph.i.i13.i

for.body.i12.i.for.endthread-pre-split.i.i26.i_crit_edge: ; preds = %for.body.i12.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i26.i

for.body.lr.ph.i.i13.i:                           ; preds = %for.body.i12.i
  %540 = ptrtoint ptr %v.i9.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %v.i9.i, align 4
  br label %for.body.i.i18.i

for.body.i.i18.i:                                 ; preds = %for.inc.i.i24.i.for.body.i.i18.i_crit_edge, %for.body.lr.ph.i.i13.i
  %index.03.i.i14.i = phi i32 [ 0, %for.body.lr.ph.i.i13.i ], [ %inc.i.i22.i, %for.inc.i.i24.i.for.body.i.i18.i_crit_edge ]
  %arrayidx.i.i15.i = getelementptr %struct.smu7_hwmgr, ptr %535, i32 0, i32 20, i32 1, i32 %index.03.i.i14.i
  %542 = ptrtoint ptr %arrayidx.i.i15.i to i32
  call void @__asan_load2_noabort(i32 %542)
  %543 = load i16, ptr %arrayidx.i.i15.i, align 2
  %conv2.i.i16.i = zext i16 %543 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %541, i32 %conv2.i.i16.i)
  %cmp3.i.i17.i = icmp eq i32 %541, %conv2.i.i16.i
  br i1 %cmp3.i.i17.i, label %if.then.i.i21.i, label %for.inc.i.i24.i

if.then.i.i21.i:                                  ; preds = %for.body.i.i18.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i19.i = getelementptr %struct.smu7_hwmgr, ptr %535, i32 0, i32 20, i32 2, i32 %index.03.i.i14.i
  %544 = ptrtoint ptr %arrayidx5.i.i19.i to i32
  call void @__asan_load2_noabort(i32 %544)
  %545 = load i16, ptr %arrayidx5.i.i19.i, align 2
  %conv6.i.i20.i = zext i16 %545 to i32
  %546 = ptrtoint ptr %v.i9.i to i32
  call void @__asan_store4_noabort(i32 %546)
  store i32 %conv6.i.i20.i, ptr %v.i9.i, align 4
  br label %for.end.i.i28.i

for.inc.i.i24.i:                                  ; preds = %for.body.i.i18.i
  %inc.i.i22.i = add nuw nsw i32 %index.03.i.i14.i, 1
  %exitcond.not.i.i23.i = icmp eq i32 %inc.i.i22.i, %conv.i.i10.i
  br i1 %exitcond.not.i.i23.i, label %for.inc.i.i24.i.for.endthread-pre-split.i.i26.i_crit_edge, label %for.inc.i.i24.i.for.body.i.i18.i_crit_edge

for.inc.i.i24.i.for.body.i.i18.i_crit_edge:       ; preds = %for.inc.i.i24.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i18.i

for.inc.i.i24.i.for.endthread-pre-split.i.i26.i_crit_edge: ; preds = %for.inc.i.i24.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i26.i

for.endthread-pre-split.i.i26.i:                  ; preds = %for.inc.i.i24.i.for.endthread-pre-split.i.i26.i_crit_edge, %for.body.i12.i.for.endthread-pre-split.i.i26.i_crit_edge
  %547 = ptrtoint ptr %v.i9.i to i32
  call void @__asan_load4_noabort(i32 %547)
  %.pr.i.i25.i = load i32, ptr %v.i9.i, align 4
  br label %for.end.i.i28.i

for.end.i.i28.i:                                  ; preds = %for.endthread-pre-split.i.i26.i, %if.then.i.i21.i
  %548 = phi i32 [ %.pr.i.i25.i, %for.endthread-pre-split.i.i26.i ], [ %conv6.i.i20.i, %if.then.i.i21.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %548)
  %cmp7.i.i27.i = icmp ugt i32 %548, 65281
  br i1 %cmp7.i.i27.i, label %do.end.i.i30.i, label %for.end.i.i28.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i_crit_edge

for.end.i.i28.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i_crit_edge: ; preds = %for.end.i.i28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i

do.end.i.i30.i:                                   ; preds = %for.end.i.i28.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i29.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i:    ; preds = %do.end.i.i30.i, %for.end.i.i28.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i_crit_edge
  %inc.i31.i = add i16 %i.03.i8.i, 1
  %conv.i32.i = zext i16 %inc.i31.i to i32
  %549 = ptrtoint ptr %533 to i32
  call void @__asan_load4_noabort(i32 %549)
  %550 = load i32, ptr %533, align 4
  %cmp.i33.i = icmp ugt i32 %550, %conv.i32.i
  br i1 %cmp.i33.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.for.body.i12.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.smu7_patch_vddc.exit35.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.smu7_patch_vddc.exit35.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit35.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.for.body.i12.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i12.i

smu7_patch_vddc.exit35.i:                         ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i34.i.smu7_patch_vddc.exit35.i_crit_edge, %for.cond.preheader.i4.i.smu7_patch_vddc.exit35.i_crit_edge, %smu7_patch_vddc.exit.i.smu7_patch_vddc.exit35.i_crit_edge
  %vddc_dep_on_dal_pwrl.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 4
  %551 = ptrtoint ptr %vddc_dep_on_dal_pwrl.i to i32
  call void @__asan_load4_noabort(i32 %551)
  %552 = load ptr, ptr %vddc_dep_on_dal_pwrl.i, align 4
  %553 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %553)
  %554 = load ptr, ptr %backend, align 4
  %tobool.not.i37.i = icmp eq ptr %552, null
  br i1 %tobool.not.i37.i, label %smu7_patch_vddc.exit35.i.smu7_patch_vddc.exit70.i_crit_edge, label %for.cond.preheader.i39.i

smu7_patch_vddc.exit35.i.smu7_patch_vddc.exit70.i_crit_edge: ; preds = %smu7_patch_vddc.exit35.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit70.i

for.cond.preheader.i39.i:                         ; preds = %smu7_patch_vddc.exit35.i
  %555 = ptrtoint ptr %552 to i32
  call void @__asan_load4_noabort(i32 %555)
  %556 = load i32, ptr %552, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %556)
  %cmp2.not.i38.i = icmp eq i32 %556, 0
  br i1 %cmp2.not.i38.i, label %for.cond.preheader.i39.i.smu7_patch_vddc.exit70.i_crit_edge, label %for.body.lr.ph.i41.i

for.cond.preheader.i39.i.smu7_patch_vddc.exit70.i_crit_edge: ; preds = %for.cond.preheader.i39.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit70.i

for.body.lr.ph.i41.i:                             ; preds = %for.cond.preheader.i39.i
  %vddc_leakage.i40.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %554, i32 0, i32 20
  br label %for.body.i47.i

for.body.i47.i:                                   ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.for.body.i47.i_crit_edge, %for.body.lr.ph.i41.i
  %conv4.i42.i = phi i32 [ 0, %for.body.lr.ph.i41.i ], [ %conv.i67.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.for.body.i47.i_crit_edge ]
  %i.03.i43.i = phi i16 [ 0, %for.body.lr.ph.i41.i ], [ %inc.i66.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.for.body.i47.i_crit_edge ]
  %v.i44.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %552, i32 0, i32 1, i32 %conv4.i42.i, i32 1
  %557 = ptrtoint ptr %vddc_leakage.i40.i to i32
  call void @__asan_load2_noabort(i32 %557)
  %558 = load i16, ptr %vddc_leakage.i40.i, align 2
  %conv.i.i45.i = zext i16 %558 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %558)
  %cmp2.not.i.i46.i = icmp eq i16 %558, 0
  br i1 %cmp2.not.i.i46.i, label %for.body.i47.i.for.endthread-pre-split.i.i61.i_crit_edge, label %for.body.lr.ph.i.i48.i

for.body.i47.i.for.endthread-pre-split.i.i61.i_crit_edge: ; preds = %for.body.i47.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i61.i

for.body.lr.ph.i.i48.i:                           ; preds = %for.body.i47.i
  %559 = ptrtoint ptr %v.i44.i to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load i32, ptr %v.i44.i, align 4
  br label %for.body.i.i53.i

for.body.i.i53.i:                                 ; preds = %for.inc.i.i59.i.for.body.i.i53.i_crit_edge, %for.body.lr.ph.i.i48.i
  %index.03.i.i49.i = phi i32 [ 0, %for.body.lr.ph.i.i48.i ], [ %inc.i.i57.i, %for.inc.i.i59.i.for.body.i.i53.i_crit_edge ]
  %arrayidx.i.i50.i = getelementptr %struct.smu7_hwmgr, ptr %554, i32 0, i32 20, i32 1, i32 %index.03.i.i49.i
  %561 = ptrtoint ptr %arrayidx.i.i50.i to i32
  call void @__asan_load2_noabort(i32 %561)
  %562 = load i16, ptr %arrayidx.i.i50.i, align 2
  %conv2.i.i51.i = zext i16 %562 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %560, i32 %conv2.i.i51.i)
  %cmp3.i.i52.i = icmp eq i32 %560, %conv2.i.i51.i
  br i1 %cmp3.i.i52.i, label %if.then.i.i56.i, label %for.inc.i.i59.i

if.then.i.i56.i:                                  ; preds = %for.body.i.i53.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i54.i = getelementptr %struct.smu7_hwmgr, ptr %554, i32 0, i32 20, i32 2, i32 %index.03.i.i49.i
  %563 = ptrtoint ptr %arrayidx5.i.i54.i to i32
  call void @__asan_load2_noabort(i32 %563)
  %564 = load i16, ptr %arrayidx5.i.i54.i, align 2
  %conv6.i.i55.i = zext i16 %564 to i32
  %565 = ptrtoint ptr %v.i44.i to i32
  call void @__asan_store4_noabort(i32 %565)
  store i32 %conv6.i.i55.i, ptr %v.i44.i, align 4
  br label %for.end.i.i63.i

for.inc.i.i59.i:                                  ; preds = %for.body.i.i53.i
  %inc.i.i57.i = add nuw nsw i32 %index.03.i.i49.i, 1
  %exitcond.not.i.i58.i = icmp eq i32 %inc.i.i57.i, %conv.i.i45.i
  br i1 %exitcond.not.i.i58.i, label %for.inc.i.i59.i.for.endthread-pre-split.i.i61.i_crit_edge, label %for.inc.i.i59.i.for.body.i.i53.i_crit_edge

for.inc.i.i59.i.for.body.i.i53.i_crit_edge:       ; preds = %for.inc.i.i59.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i53.i

for.inc.i.i59.i.for.endthread-pre-split.i.i61.i_crit_edge: ; preds = %for.inc.i.i59.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i61.i

for.endthread-pre-split.i.i61.i:                  ; preds = %for.inc.i.i59.i.for.endthread-pre-split.i.i61.i_crit_edge, %for.body.i47.i.for.endthread-pre-split.i.i61.i_crit_edge
  %566 = ptrtoint ptr %v.i44.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %.pr.i.i60.i = load i32, ptr %v.i44.i, align 4
  br label %for.end.i.i63.i

for.end.i.i63.i:                                  ; preds = %for.endthread-pre-split.i.i61.i, %if.then.i.i56.i
  %567 = phi i32 [ %.pr.i.i60.i, %for.endthread-pre-split.i.i61.i ], [ %conv6.i.i55.i, %if.then.i.i56.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %567)
  %cmp7.i.i62.i = icmp ugt i32 %567, 65281
  br i1 %cmp7.i.i62.i, label %do.end.i.i65.i, label %for.end.i.i63.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i_crit_edge

for.end.i.i63.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i_crit_edge: ; preds = %for.end.i.i63.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i

do.end.i.i65.i:                                   ; preds = %for.end.i.i63.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i64.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i:    ; preds = %do.end.i.i65.i, %for.end.i.i63.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i_crit_edge
  %inc.i66.i = add i16 %i.03.i43.i, 1
  %conv.i67.i = zext i16 %inc.i66.i to i32
  %568 = ptrtoint ptr %552 to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load i32, ptr %552, align 4
  %cmp.i68.i = icmp ugt i32 %569, %conv.i67.i
  br i1 %cmp.i68.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.for.body.i47.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.smu7_patch_vddc.exit70.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.smu7_patch_vddc.exit70.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc.exit70.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.for.body.i47.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i47.i

smu7_patch_vddc.exit70.i:                         ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i69.i.smu7_patch_vddc.exit70.i_crit_edge, %for.cond.preheader.i39.i.smu7_patch_vddc.exit70.i_crit_edge, %smu7_patch_vddc.exit35.i.smu7_patch_vddc.exit70.i_crit_edge
  %vddci_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 1
  %570 = ptrtoint ptr %vddci_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load ptr, ptr %vddci_dependency_on_mclk.i, align 4
  %572 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load ptr, ptr %backend, align 4
  %tobool.not.i72.i = icmp eq ptr %571, null
  br i1 %tobool.not.i72.i, label %smu7_patch_vddc.exit70.i.smu7_patch_vddci.exit.i_crit_edge, label %for.cond.preheader.i74.i

smu7_patch_vddc.exit70.i.smu7_patch_vddci.exit.i_crit_edge: ; preds = %smu7_patch_vddc.exit70.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddci.exit.i

for.cond.preheader.i74.i:                         ; preds = %smu7_patch_vddc.exit70.i
  %574 = ptrtoint ptr %571 to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load i32, ptr %571, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %575)
  %cmp2.not.i73.i = icmp eq i32 %575, 0
  br i1 %cmp2.not.i73.i, label %for.cond.preheader.i74.i.smu7_patch_vddci.exit.i_crit_edge, label %for.body.lr.ph.i75.i

for.cond.preheader.i74.i.smu7_patch_vddci.exit.i_crit_edge: ; preds = %for.cond.preheader.i74.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddci.exit.i

for.body.lr.ph.i75.i:                             ; preds = %for.cond.preheader.i74.i
  %vddci_leakage.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %573, i32 0, i32 21
  br label %for.body.i81.i

for.body.i81.i:                                   ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.for.body.i81.i_crit_edge, %for.body.lr.ph.i75.i
  %conv4.i76.i = phi i32 [ 0, %for.body.lr.ph.i75.i ], [ %conv.i101.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.for.body.i81.i_crit_edge ]
  %i.03.i77.i = phi i16 [ 0, %for.body.lr.ph.i75.i ], [ %inc.i100.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.for.body.i81.i_crit_edge ]
  %v.i78.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %571, i32 0, i32 1, i32 %conv4.i76.i, i32 1
  %576 = ptrtoint ptr %vddci_leakage.i.i to i32
  call void @__asan_load2_noabort(i32 %576)
  %577 = load i16, ptr %vddci_leakage.i.i, align 2
  %conv.i.i79.i = zext i16 %577 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %577)
  %cmp2.not.i.i80.i = icmp eq i16 %577, 0
  br i1 %cmp2.not.i.i80.i, label %for.body.i81.i.for.endthread-pre-split.i.i95.i_crit_edge, label %for.body.lr.ph.i.i82.i

for.body.i81.i.for.endthread-pre-split.i.i95.i_crit_edge: ; preds = %for.body.i81.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i95.i

for.body.lr.ph.i.i82.i:                           ; preds = %for.body.i81.i
  %578 = ptrtoint ptr %v.i78.i to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load i32, ptr %v.i78.i, align 4
  br label %for.body.i.i87.i

for.body.i.i87.i:                                 ; preds = %for.inc.i.i93.i.for.body.i.i87.i_crit_edge, %for.body.lr.ph.i.i82.i
  %index.03.i.i83.i = phi i32 [ 0, %for.body.lr.ph.i.i82.i ], [ %inc.i.i91.i, %for.inc.i.i93.i.for.body.i.i87.i_crit_edge ]
  %arrayidx.i.i84.i = getelementptr %struct.smu7_hwmgr, ptr %573, i32 0, i32 21, i32 1, i32 %index.03.i.i83.i
  %580 = ptrtoint ptr %arrayidx.i.i84.i to i32
  call void @__asan_load2_noabort(i32 %580)
  %581 = load i16, ptr %arrayidx.i.i84.i, align 2
  %conv2.i.i85.i = zext i16 %581 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %579, i32 %conv2.i.i85.i)
  %cmp3.i.i86.i = icmp eq i32 %579, %conv2.i.i85.i
  br i1 %cmp3.i.i86.i, label %if.then.i.i90.i, label %for.inc.i.i93.i

if.then.i.i90.i:                                  ; preds = %for.body.i.i87.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i88.i = getelementptr %struct.smu7_hwmgr, ptr %573, i32 0, i32 21, i32 2, i32 %index.03.i.i83.i
  %582 = ptrtoint ptr %arrayidx5.i.i88.i to i32
  call void @__asan_load2_noabort(i32 %582)
  %583 = load i16, ptr %arrayidx5.i.i88.i, align 2
  %conv6.i.i89.i = zext i16 %583 to i32
  %584 = ptrtoint ptr %v.i78.i to i32
  call void @__asan_store4_noabort(i32 %584)
  store i32 %conv6.i.i89.i, ptr %v.i78.i, align 4
  br label %for.end.i.i97.i

for.inc.i.i93.i:                                  ; preds = %for.body.i.i87.i
  %inc.i.i91.i = add nuw nsw i32 %index.03.i.i83.i, 1
  %exitcond.not.i.i92.i = icmp eq i32 %inc.i.i91.i, %conv.i.i79.i
  br i1 %exitcond.not.i.i92.i, label %for.inc.i.i93.i.for.endthread-pre-split.i.i95.i_crit_edge, label %for.inc.i.i93.i.for.body.i.i87.i_crit_edge

for.inc.i.i93.i.for.body.i.i87.i_crit_edge:       ; preds = %for.inc.i.i93.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i87.i

for.inc.i.i93.i.for.endthread-pre-split.i.i95.i_crit_edge: ; preds = %for.inc.i.i93.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i95.i

for.endthread-pre-split.i.i95.i:                  ; preds = %for.inc.i.i93.i.for.endthread-pre-split.i.i95.i_crit_edge, %for.body.i81.i.for.endthread-pre-split.i.i95.i_crit_edge
  %585 = ptrtoint ptr %v.i78.i to i32
  call void @__asan_load4_noabort(i32 %585)
  %.pr.i.i94.i = load i32, ptr %v.i78.i, align 4
  br label %for.end.i.i97.i

for.end.i.i97.i:                                  ; preds = %for.endthread-pre-split.i.i95.i, %if.then.i.i90.i
  %586 = phi i32 [ %.pr.i.i94.i, %for.endthread-pre-split.i.i95.i ], [ %conv6.i.i89.i, %if.then.i.i90.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %586)
  %cmp7.i.i96.i = icmp ugt i32 %586, 65281
  br i1 %cmp7.i.i96.i, label %do.end.i.i99.i, label %for.end.i.i97.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i_crit_edge

for.end.i.i97.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i_crit_edge: ; preds = %for.end.i.i97.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i

do.end.i.i99.i:                                   ; preds = %for.end.i.i97.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i98.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i:   ; preds = %do.end.i.i99.i, %for.end.i.i97.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i_crit_edge
  %inc.i100.i = add i16 %i.03.i77.i, 1
  %conv.i101.i = zext i16 %inc.i100.i to i32
  %587 = ptrtoint ptr %571 to i32
  call void @__asan_load4_noabort(i32 %587)
  %588 = load i32, ptr %571, align 4
  %cmp.i102.i = icmp ugt i32 %588, %conv.i101.i
  br i1 %cmp.i102.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.for.body.i81.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.smu7_patch_vddci.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.smu7_patch_vddci.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddci.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.for.body.i81.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i81.i

smu7_patch_vddci.exit.i:                          ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i103.i.smu7_patch_vddci.exit.i_crit_edge, %for.cond.preheader.i74.i.smu7_patch_vddci.exit.i_crit_edge, %smu7_patch_vddc.exit70.i.smu7_patch_vddci.exit.i_crit_edge
  %vce_clock_voltage_dependency_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 15
  %589 = ptrtoint ptr %vce_clock_voltage_dependency_table.i to i32
  call void @__asan_load4_noabort(i32 %589)
  %590 = load ptr, ptr %vce_clock_voltage_dependency_table.i, align 4
  %591 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load ptr, ptr %backend, align 4
  %tobool.not.i105.i = icmp eq ptr %590, null
  br i1 %tobool.not.i105.i, label %smu7_patch_vddci.exit.i.smu7_patch_vce_vddc.exit.i_crit_edge, label %for.cond.preheader.i107.i

smu7_patch_vddci.exit.i.smu7_patch_vce_vddc.exit.i_crit_edge: ; preds = %smu7_patch_vddci.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vce_vddc.exit.i

for.cond.preheader.i107.i:                        ; preds = %smu7_patch_vddci.exit.i
  %593 = ptrtoint ptr %590 to i32
  call void @__asan_load1_noabort(i32 %593)
  %594 = load i8, ptr %590, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %594)
  %cmp2.not.i106.i = icmp eq i8 %594, 0
  br i1 %cmp2.not.i106.i, label %for.cond.preheader.i107.i.smu7_patch_vce_vddc.exit.i_crit_edge, label %for.body.lr.ph.i109.i

for.cond.preheader.i107.i.smu7_patch_vce_vddc.exit.i_crit_edge: ; preds = %for.cond.preheader.i107.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vce_vddc.exit.i

for.body.lr.ph.i109.i:                            ; preds = %for.cond.preheader.i107.i
  %vddc_leakage.i108.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %592, i32 0, i32 20
  br label %for.body.i113.i

for.body.i113.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.for.body.i113.i_crit_edge, %for.body.lr.ph.i109.i
  %indvars.iv.i.i = phi i32 [ 0, %for.body.lr.ph.i109.i ], [ %indvars.iv.next.i.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.for.body.i113.i_crit_edge ]
  %v.i110.i = getelementptr %struct.phm_vce_clock_voltage_dependency_table, ptr %590, i32 0, i32 1, i32 %indvars.iv.i.i, i32 2
  %595 = ptrtoint ptr %vddc_leakage.i108.i to i32
  call void @__asan_load2_noabort(i32 %595)
  %596 = load i16, ptr %vddc_leakage.i108.i, align 2
  %conv.i.i111.i = zext i16 %596 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %596)
  %cmp2.not.i.i112.i = icmp eq i16 %596, 0
  br i1 %cmp2.not.i.i112.i, label %for.body.i113.i.for.endthread-pre-split.i.i127.i_crit_edge, label %for.body.lr.ph.i.i114.i

for.body.i113.i.for.endthread-pre-split.i.i127.i_crit_edge: ; preds = %for.body.i113.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i127.i

for.body.lr.ph.i.i114.i:                          ; preds = %for.body.i113.i
  %597 = ptrtoint ptr %v.i110.i to i32
  call void @__asan_load4_noabort(i32 %597)
  %598 = load i32, ptr %v.i110.i, align 4
  br label %for.body.i.i119.i

for.body.i.i119.i:                                ; preds = %for.inc.i.i125.i.for.body.i.i119.i_crit_edge, %for.body.lr.ph.i.i114.i
  %index.03.i.i115.i = phi i32 [ 0, %for.body.lr.ph.i.i114.i ], [ %inc.i.i123.i, %for.inc.i.i125.i.for.body.i.i119.i_crit_edge ]
  %arrayidx.i.i116.i = getelementptr %struct.smu7_hwmgr, ptr %592, i32 0, i32 20, i32 1, i32 %index.03.i.i115.i
  %599 = ptrtoint ptr %arrayidx.i.i116.i to i32
  call void @__asan_load2_noabort(i32 %599)
  %600 = load i16, ptr %arrayidx.i.i116.i, align 2
  %conv2.i.i117.i = zext i16 %600 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %598, i32 %conv2.i.i117.i)
  %cmp3.i.i118.i = icmp eq i32 %598, %conv2.i.i117.i
  br i1 %cmp3.i.i118.i, label %if.then.i.i122.i, label %for.inc.i.i125.i

if.then.i.i122.i:                                 ; preds = %for.body.i.i119.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i120.i = getelementptr %struct.smu7_hwmgr, ptr %592, i32 0, i32 20, i32 2, i32 %index.03.i.i115.i
  %601 = ptrtoint ptr %arrayidx5.i.i120.i to i32
  call void @__asan_load2_noabort(i32 %601)
  %602 = load i16, ptr %arrayidx5.i.i120.i, align 2
  %conv6.i.i121.i = zext i16 %602 to i32
  %603 = ptrtoint ptr %v.i110.i to i32
  call void @__asan_store4_noabort(i32 %603)
  store i32 %conv6.i.i121.i, ptr %v.i110.i, align 4
  br label %for.end.i.i129.i

for.inc.i.i125.i:                                 ; preds = %for.body.i.i119.i
  %inc.i.i123.i = add nuw nsw i32 %index.03.i.i115.i, 1
  %exitcond.not.i.i124.i = icmp eq i32 %inc.i.i123.i, %conv.i.i111.i
  br i1 %exitcond.not.i.i124.i, label %for.inc.i.i125.i.for.endthread-pre-split.i.i127.i_crit_edge, label %for.inc.i.i125.i.for.body.i.i119.i_crit_edge

for.inc.i.i125.i.for.body.i.i119.i_crit_edge:     ; preds = %for.inc.i.i125.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i119.i

for.inc.i.i125.i.for.endthread-pre-split.i.i127.i_crit_edge: ; preds = %for.inc.i.i125.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i127.i

for.endthread-pre-split.i.i127.i:                 ; preds = %for.inc.i.i125.i.for.endthread-pre-split.i.i127.i_crit_edge, %for.body.i113.i.for.endthread-pre-split.i.i127.i_crit_edge
  %604 = ptrtoint ptr %v.i110.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %.pr.i.i126.i = load i32, ptr %v.i110.i, align 4
  br label %for.end.i.i129.i

for.end.i.i129.i:                                 ; preds = %for.endthread-pre-split.i.i127.i, %if.then.i.i122.i
  %605 = phi i32 [ %.pr.i.i126.i, %for.endthread-pre-split.i.i127.i ], [ %conv6.i.i121.i, %if.then.i.i122.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %605)
  %cmp7.i.i128.i = icmp ugt i32 %605, 65281
  br i1 %cmp7.i.i128.i, label %do.end.i.i131.i, label %for.end.i.i129.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i_crit_edge

for.end.i.i129.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i_crit_edge: ; preds = %for.end.i.i129.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i

do.end.i.i131.i:                                  ; preds = %for.end.i.i129.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i130.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i:   ; preds = %do.end.i.i131.i, %for.end.i.i129.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i_crit_edge
  %indvars.iv.next.i.i = add nuw nsw i32 %indvars.iv.i.i, 1
  %606 = ptrtoint ptr %590 to i32
  call void @__asan_load1_noabort(i32 %606)
  %607 = load i8, ptr %590, align 4
  %608 = zext i8 %607 to i32
  %cmp.i132.i = icmp ult i32 %indvars.iv.next.i.i, %608
  br i1 %cmp.i132.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.for.body.i113.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.smu7_patch_vce_vddc.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.smu7_patch_vce_vddc.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vce_vddc.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.for.body.i113.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i113.i

smu7_patch_vce_vddc.exit.i:                       ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i133.i.smu7_patch_vce_vddc.exit.i_crit_edge, %for.cond.preheader.i107.i.smu7_patch_vce_vddc.exit.i_crit_edge, %smu7_patch_vddci.exit.i.smu7_patch_vce_vddc.exit.i_crit_edge
  %uvd_clock_voltage_dependency_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 16
  %609 = ptrtoint ptr %uvd_clock_voltage_dependency_table.i to i32
  call void @__asan_load4_noabort(i32 %609)
  %610 = load ptr, ptr %uvd_clock_voltage_dependency_table.i, align 4
  %611 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %611)
  %612 = load ptr, ptr %backend, align 4
  %tobool.not.i135.i = icmp eq ptr %610, null
  br i1 %tobool.not.i135.i, label %smu7_patch_vce_vddc.exit.i.smu7_patch_uvd_vddc.exit.i_crit_edge, label %for.cond.preheader.i137.i

smu7_patch_vce_vddc.exit.i.smu7_patch_uvd_vddc.exit.i_crit_edge: ; preds = %smu7_patch_vce_vddc.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_uvd_vddc.exit.i

for.cond.preheader.i137.i:                        ; preds = %smu7_patch_vce_vddc.exit.i
  %613 = ptrtoint ptr %610 to i32
  call void @__asan_load1_noabort(i32 %613)
  %614 = load i8, ptr %610, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %614)
  %cmp2.not.i136.i = icmp eq i8 %614, 0
  br i1 %cmp2.not.i136.i, label %for.cond.preheader.i137.i.smu7_patch_uvd_vddc.exit.i_crit_edge, label %for.body.lr.ph.i139.i

for.cond.preheader.i137.i.smu7_patch_uvd_vddc.exit.i_crit_edge: ; preds = %for.cond.preheader.i137.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_uvd_vddc.exit.i

for.body.lr.ph.i139.i:                            ; preds = %for.cond.preheader.i137.i
  %vddc_leakage.i138.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %612, i32 0, i32 20
  br label %for.body.i144.i

for.body.i144.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.for.body.i144.i_crit_edge, %for.body.lr.ph.i139.i
  %indvars.iv.i140.i = phi i32 [ 0, %for.body.lr.ph.i139.i ], [ %indvars.iv.next.i163.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.for.body.i144.i_crit_edge ]
  %v.i141.i = getelementptr %struct.phm_uvd_clock_voltage_dependency_table, ptr %610, i32 0, i32 1, i32 %indvars.iv.i140.i, i32 2
  %615 = ptrtoint ptr %vddc_leakage.i138.i to i32
  call void @__asan_load2_noabort(i32 %615)
  %616 = load i16, ptr %vddc_leakage.i138.i, align 2
  %conv.i.i142.i = zext i16 %616 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %616)
  %cmp2.not.i.i143.i = icmp eq i16 %616, 0
  br i1 %cmp2.not.i.i143.i, label %for.body.i144.i.for.endthread-pre-split.i.i158.i_crit_edge, label %for.body.lr.ph.i.i145.i

for.body.i144.i.for.endthread-pre-split.i.i158.i_crit_edge: ; preds = %for.body.i144.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i158.i

for.body.lr.ph.i.i145.i:                          ; preds = %for.body.i144.i
  %617 = ptrtoint ptr %v.i141.i to i32
  call void @__asan_load4_noabort(i32 %617)
  %618 = load i32, ptr %v.i141.i, align 4
  br label %for.body.i.i150.i

for.body.i.i150.i:                                ; preds = %for.inc.i.i156.i.for.body.i.i150.i_crit_edge, %for.body.lr.ph.i.i145.i
  %index.03.i.i146.i = phi i32 [ 0, %for.body.lr.ph.i.i145.i ], [ %inc.i.i154.i, %for.inc.i.i156.i.for.body.i.i150.i_crit_edge ]
  %arrayidx.i.i147.i = getelementptr %struct.smu7_hwmgr, ptr %612, i32 0, i32 20, i32 1, i32 %index.03.i.i146.i
  %619 = ptrtoint ptr %arrayidx.i.i147.i to i32
  call void @__asan_load2_noabort(i32 %619)
  %620 = load i16, ptr %arrayidx.i.i147.i, align 2
  %conv2.i.i148.i = zext i16 %620 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %618, i32 %conv2.i.i148.i)
  %cmp3.i.i149.i = icmp eq i32 %618, %conv2.i.i148.i
  br i1 %cmp3.i.i149.i, label %if.then.i.i153.i, label %for.inc.i.i156.i

if.then.i.i153.i:                                 ; preds = %for.body.i.i150.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i151.i = getelementptr %struct.smu7_hwmgr, ptr %612, i32 0, i32 20, i32 2, i32 %index.03.i.i146.i
  %621 = ptrtoint ptr %arrayidx5.i.i151.i to i32
  call void @__asan_load2_noabort(i32 %621)
  %622 = load i16, ptr %arrayidx5.i.i151.i, align 2
  %conv6.i.i152.i = zext i16 %622 to i32
  %623 = ptrtoint ptr %v.i141.i to i32
  call void @__asan_store4_noabort(i32 %623)
  store i32 %conv6.i.i152.i, ptr %v.i141.i, align 4
  br label %for.end.i.i160.i

for.inc.i.i156.i:                                 ; preds = %for.body.i.i150.i
  %inc.i.i154.i = add nuw nsw i32 %index.03.i.i146.i, 1
  %exitcond.not.i.i155.i = icmp eq i32 %inc.i.i154.i, %conv.i.i142.i
  br i1 %exitcond.not.i.i155.i, label %for.inc.i.i156.i.for.endthread-pre-split.i.i158.i_crit_edge, label %for.inc.i.i156.i.for.body.i.i150.i_crit_edge

for.inc.i.i156.i.for.body.i.i150.i_crit_edge:     ; preds = %for.inc.i.i156.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i150.i

for.inc.i.i156.i.for.endthread-pre-split.i.i158.i_crit_edge: ; preds = %for.inc.i.i156.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i158.i

for.endthread-pre-split.i.i158.i:                 ; preds = %for.inc.i.i156.i.for.endthread-pre-split.i.i158.i_crit_edge, %for.body.i144.i.for.endthread-pre-split.i.i158.i_crit_edge
  %624 = ptrtoint ptr %v.i141.i to i32
  call void @__asan_load4_noabort(i32 %624)
  %.pr.i.i157.i = load i32, ptr %v.i141.i, align 4
  br label %for.end.i.i160.i

for.end.i.i160.i:                                 ; preds = %for.endthread-pre-split.i.i158.i, %if.then.i.i153.i
  %625 = phi i32 [ %.pr.i.i157.i, %for.endthread-pre-split.i.i158.i ], [ %conv6.i.i152.i, %if.then.i.i153.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %625)
  %cmp7.i.i159.i = icmp ugt i32 %625, 65281
  br i1 %cmp7.i.i159.i, label %do.end.i.i162.i, label %for.end.i.i160.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i_crit_edge

for.end.i.i160.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i_crit_edge: ; preds = %for.end.i.i160.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i

do.end.i.i162.i:                                  ; preds = %for.end.i.i160.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i161.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i:   ; preds = %do.end.i.i162.i, %for.end.i.i160.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i_crit_edge
  %indvars.iv.next.i163.i = add nuw nsw i32 %indvars.iv.i140.i, 1
  %626 = ptrtoint ptr %610 to i32
  call void @__asan_load1_noabort(i32 %626)
  %627 = load i8, ptr %610, align 4
  %628 = zext i8 %627 to i32
  %cmp.i164.i = icmp ult i32 %indvars.iv.next.i163.i, %628
  br i1 %cmp.i164.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.for.body.i144.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.smu7_patch_uvd_vddc.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.smu7_patch_uvd_vddc.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_uvd_vddc.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.for.body.i144.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i144.i

smu7_patch_uvd_vddc.exit.i:                       ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i165.i.smu7_patch_uvd_vddc.exit.i_crit_edge, %for.cond.preheader.i137.i.smu7_patch_uvd_vddc.exit.i_crit_edge, %smu7_patch_vce_vddc.exit.i.smu7_patch_uvd_vddc.exit.i_crit_edge
  %samu_clock_voltage_dependency_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 18
  %629 = ptrtoint ptr %samu_clock_voltage_dependency_table.i to i32
  call void @__asan_load4_noabort(i32 %629)
  %630 = load ptr, ptr %samu_clock_voltage_dependency_table.i, align 4
  %631 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %631)
  %632 = load ptr, ptr %backend, align 4
  %tobool.not.i167.i = icmp eq ptr %630, null
  br i1 %tobool.not.i167.i, label %smu7_patch_uvd_vddc.exit.i.smu7_patch_samu_vddc.exit.i_crit_edge, label %for.cond.preheader.i169.i

smu7_patch_uvd_vddc.exit.i.smu7_patch_samu_vddc.exit.i_crit_edge: ; preds = %smu7_patch_uvd_vddc.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_samu_vddc.exit.i

for.cond.preheader.i169.i:                        ; preds = %smu7_patch_uvd_vddc.exit.i
  %633 = ptrtoint ptr %630 to i32
  call void @__asan_load1_noabort(i32 %633)
  %634 = load i8, ptr %630, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %634)
  %cmp2.not.i168.i = icmp eq i8 %634, 0
  br i1 %cmp2.not.i168.i, label %for.cond.preheader.i169.i.smu7_patch_samu_vddc.exit.i_crit_edge, label %for.body.lr.ph.i171.i

for.cond.preheader.i169.i.smu7_patch_samu_vddc.exit.i_crit_edge: ; preds = %for.cond.preheader.i169.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_samu_vddc.exit.i

for.body.lr.ph.i171.i:                            ; preds = %for.cond.preheader.i169.i
  %vddc_leakage.i170.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %632, i32 0, i32 20
  br label %for.body.i176.i

for.body.i176.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.for.body.i176.i_crit_edge, %for.body.lr.ph.i171.i
  %indvars.iv.i172.i = phi i32 [ 0, %for.body.lr.ph.i171.i ], [ %indvars.iv.next.i195.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.for.body.i176.i_crit_edge ]
  %v.i173.i = getelementptr %struct.phm_samu_clock_voltage_dependency_table, ptr %630, i32 0, i32 1, i32 %indvars.iv.i172.i, i32 1
  %635 = ptrtoint ptr %vddc_leakage.i170.i to i32
  call void @__asan_load2_noabort(i32 %635)
  %636 = load i16, ptr %vddc_leakage.i170.i, align 2
  %conv.i.i174.i = zext i16 %636 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %636)
  %cmp2.not.i.i175.i = icmp eq i16 %636, 0
  br i1 %cmp2.not.i.i175.i, label %for.body.i176.i.for.endthread-pre-split.i.i190.i_crit_edge, label %for.body.lr.ph.i.i177.i

for.body.i176.i.for.endthread-pre-split.i.i190.i_crit_edge: ; preds = %for.body.i176.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i190.i

for.body.lr.ph.i.i177.i:                          ; preds = %for.body.i176.i
  %637 = ptrtoint ptr %v.i173.i to i32
  call void @__asan_load4_noabort(i32 %637)
  %638 = load i32, ptr %v.i173.i, align 4
  br label %for.body.i.i182.i

for.body.i.i182.i:                                ; preds = %for.inc.i.i188.i.for.body.i.i182.i_crit_edge, %for.body.lr.ph.i.i177.i
  %index.03.i.i178.i = phi i32 [ 0, %for.body.lr.ph.i.i177.i ], [ %inc.i.i186.i, %for.inc.i.i188.i.for.body.i.i182.i_crit_edge ]
  %arrayidx.i.i179.i = getelementptr %struct.smu7_hwmgr, ptr %632, i32 0, i32 20, i32 1, i32 %index.03.i.i178.i
  %639 = ptrtoint ptr %arrayidx.i.i179.i to i32
  call void @__asan_load2_noabort(i32 %639)
  %640 = load i16, ptr %arrayidx.i.i179.i, align 2
  %conv2.i.i180.i = zext i16 %640 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %638, i32 %conv2.i.i180.i)
  %cmp3.i.i181.i = icmp eq i32 %638, %conv2.i.i180.i
  br i1 %cmp3.i.i181.i, label %if.then.i.i185.i, label %for.inc.i.i188.i

if.then.i.i185.i:                                 ; preds = %for.body.i.i182.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i183.i = getelementptr %struct.smu7_hwmgr, ptr %632, i32 0, i32 20, i32 2, i32 %index.03.i.i178.i
  %641 = ptrtoint ptr %arrayidx5.i.i183.i to i32
  call void @__asan_load2_noabort(i32 %641)
  %642 = load i16, ptr %arrayidx5.i.i183.i, align 2
  %conv6.i.i184.i = zext i16 %642 to i32
  %643 = ptrtoint ptr %v.i173.i to i32
  call void @__asan_store4_noabort(i32 %643)
  store i32 %conv6.i.i184.i, ptr %v.i173.i, align 4
  br label %for.end.i.i192.i

for.inc.i.i188.i:                                 ; preds = %for.body.i.i182.i
  %inc.i.i186.i = add nuw nsw i32 %index.03.i.i178.i, 1
  %exitcond.not.i.i187.i = icmp eq i32 %inc.i.i186.i, %conv.i.i174.i
  br i1 %exitcond.not.i.i187.i, label %for.inc.i.i188.i.for.endthread-pre-split.i.i190.i_crit_edge, label %for.inc.i.i188.i.for.body.i.i182.i_crit_edge

for.inc.i.i188.i.for.body.i.i182.i_crit_edge:     ; preds = %for.inc.i.i188.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i182.i

for.inc.i.i188.i.for.endthread-pre-split.i.i190.i_crit_edge: ; preds = %for.inc.i.i188.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i190.i

for.endthread-pre-split.i.i190.i:                 ; preds = %for.inc.i.i188.i.for.endthread-pre-split.i.i190.i_crit_edge, %for.body.i176.i.for.endthread-pre-split.i.i190.i_crit_edge
  %644 = ptrtoint ptr %v.i173.i to i32
  call void @__asan_load4_noabort(i32 %644)
  %.pr.i.i189.i = load i32, ptr %v.i173.i, align 4
  br label %for.end.i.i192.i

for.end.i.i192.i:                                 ; preds = %for.endthread-pre-split.i.i190.i, %if.then.i.i185.i
  %645 = phi i32 [ %.pr.i.i189.i, %for.endthread-pre-split.i.i190.i ], [ %conv6.i.i184.i, %if.then.i.i185.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %645)
  %cmp7.i.i191.i = icmp ugt i32 %645, 65281
  br i1 %cmp7.i.i191.i, label %do.end.i.i194.i, label %for.end.i.i192.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i_crit_edge

for.end.i.i192.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i_crit_edge: ; preds = %for.end.i.i192.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i

do.end.i.i194.i:                                  ; preds = %for.end.i.i192.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i193.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i:   ; preds = %do.end.i.i194.i, %for.end.i.i192.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i_crit_edge
  %indvars.iv.next.i195.i = add nuw nsw i32 %indvars.iv.i172.i, 1
  %646 = ptrtoint ptr %630 to i32
  call void @__asan_load1_noabort(i32 %646)
  %647 = load i8, ptr %630, align 4
  %648 = zext i8 %647 to i32
  %cmp.i196.i = icmp ult i32 %indvars.iv.next.i195.i, %648
  br i1 %cmp.i196.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.for.body.i176.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.smu7_patch_samu_vddc.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.smu7_patch_samu_vddc.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_samu_vddc.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.for.body.i176.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i176.i

smu7_patch_samu_vddc.exit.i:                      ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i197.i.smu7_patch_samu_vddc.exit.i_crit_edge, %for.cond.preheader.i169.i.smu7_patch_samu_vddc.exit.i_crit_edge, %smu7_patch_uvd_vddc.exit.i.smu7_patch_samu_vddc.exit.i_crit_edge
  %acp_clock_voltage_dependency_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 17
  %649 = ptrtoint ptr %acp_clock_voltage_dependency_table.i to i32
  call void @__asan_load4_noabort(i32 %649)
  %650 = load ptr, ptr %acp_clock_voltage_dependency_table.i, align 4
  %651 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %651)
  %652 = load ptr, ptr %backend, align 4
  %tobool.not.i199.i = icmp eq ptr %650, null
  br i1 %tobool.not.i199.i, label %smu7_patch_samu_vddc.exit.i.smu7_patch_acp_vddc.exit.i_crit_edge, label %for.cond.preheader.i201.i

smu7_patch_samu_vddc.exit.i.smu7_patch_acp_vddc.exit.i_crit_edge: ; preds = %smu7_patch_samu_vddc.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_acp_vddc.exit.i

for.cond.preheader.i201.i:                        ; preds = %smu7_patch_samu_vddc.exit.i
  %653 = ptrtoint ptr %650 to i32
  call void @__asan_load4_noabort(i32 %653)
  %654 = load i32, ptr %650, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %654)
  %cmp2.not.i200.i = icmp eq i32 %654, 0
  br i1 %cmp2.not.i200.i, label %for.cond.preheader.i201.i.smu7_patch_acp_vddc.exit.i_crit_edge, label %for.body.lr.ph.i203.i

for.cond.preheader.i201.i.smu7_patch_acp_vddc.exit.i_crit_edge: ; preds = %for.cond.preheader.i201.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_acp_vddc.exit.i

for.body.lr.ph.i203.i:                            ; preds = %for.cond.preheader.i201.i
  %vddc_leakage.i202.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %652, i32 0, i32 20
  br label %for.body.i209.i

for.body.i209.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.for.body.i209.i_crit_edge, %for.body.lr.ph.i203.i
  %conv4.i204.i = phi i32 [ 0, %for.body.lr.ph.i203.i ], [ %conv.i229.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.for.body.i209.i_crit_edge ]
  %i.03.i205.i = phi i16 [ 0, %for.body.lr.ph.i203.i ], [ %inc.i228.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.for.body.i209.i_crit_edge ]
  %v.i206.i = getelementptr %struct.phm_acp_clock_voltage_dependency_table, ptr %650, i32 0, i32 1, i32 %conv4.i204.i, i32 1
  %655 = ptrtoint ptr %vddc_leakage.i202.i to i32
  call void @__asan_load2_noabort(i32 %655)
  %656 = load i16, ptr %vddc_leakage.i202.i, align 2
  %conv.i.i207.i = zext i16 %656 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %656)
  %cmp2.not.i.i208.i = icmp eq i16 %656, 0
  br i1 %cmp2.not.i.i208.i, label %for.body.i209.i.for.endthread-pre-split.i.i223.i_crit_edge, label %for.body.lr.ph.i.i210.i

for.body.i209.i.for.endthread-pre-split.i.i223.i_crit_edge: ; preds = %for.body.i209.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i223.i

for.body.lr.ph.i.i210.i:                          ; preds = %for.body.i209.i
  %657 = ptrtoint ptr %v.i206.i to i32
  call void @__asan_load4_noabort(i32 %657)
  %658 = load i32, ptr %v.i206.i, align 4
  br label %for.body.i.i215.i

for.body.i.i215.i:                                ; preds = %for.inc.i.i221.i.for.body.i.i215.i_crit_edge, %for.body.lr.ph.i.i210.i
  %index.03.i.i211.i = phi i32 [ 0, %for.body.lr.ph.i.i210.i ], [ %inc.i.i219.i, %for.inc.i.i221.i.for.body.i.i215.i_crit_edge ]
  %arrayidx.i.i212.i = getelementptr %struct.smu7_hwmgr, ptr %652, i32 0, i32 20, i32 1, i32 %index.03.i.i211.i
  %659 = ptrtoint ptr %arrayidx.i.i212.i to i32
  call void @__asan_load2_noabort(i32 %659)
  %660 = load i16, ptr %arrayidx.i.i212.i, align 2
  %conv2.i.i213.i = zext i16 %660 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %658, i32 %conv2.i.i213.i)
  %cmp3.i.i214.i = icmp eq i32 %658, %conv2.i.i213.i
  br i1 %cmp3.i.i214.i, label %if.then.i.i218.i, label %for.inc.i.i221.i

if.then.i.i218.i:                                 ; preds = %for.body.i.i215.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i216.i = getelementptr %struct.smu7_hwmgr, ptr %652, i32 0, i32 20, i32 2, i32 %index.03.i.i211.i
  %661 = ptrtoint ptr %arrayidx5.i.i216.i to i32
  call void @__asan_load2_noabort(i32 %661)
  %662 = load i16, ptr %arrayidx5.i.i216.i, align 2
  %conv6.i.i217.i = zext i16 %662 to i32
  %663 = ptrtoint ptr %v.i206.i to i32
  call void @__asan_store4_noabort(i32 %663)
  store i32 %conv6.i.i217.i, ptr %v.i206.i, align 4
  br label %for.end.i.i225.i

for.inc.i.i221.i:                                 ; preds = %for.body.i.i215.i
  %inc.i.i219.i = add nuw nsw i32 %index.03.i.i211.i, 1
  %exitcond.not.i.i220.i = icmp eq i32 %inc.i.i219.i, %conv.i.i207.i
  br i1 %exitcond.not.i.i220.i, label %for.inc.i.i221.i.for.endthread-pre-split.i.i223.i_crit_edge, label %for.inc.i.i221.i.for.body.i.i215.i_crit_edge

for.inc.i.i221.i.for.body.i.i215.i_crit_edge:     ; preds = %for.inc.i.i221.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i215.i

for.inc.i.i221.i.for.endthread-pre-split.i.i223.i_crit_edge: ; preds = %for.inc.i.i221.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i223.i

for.endthread-pre-split.i.i223.i:                 ; preds = %for.inc.i.i221.i.for.endthread-pre-split.i.i223.i_crit_edge, %for.body.i209.i.for.endthread-pre-split.i.i223.i_crit_edge
  %664 = ptrtoint ptr %v.i206.i to i32
  call void @__asan_load4_noabort(i32 %664)
  %.pr.i.i222.i = load i32, ptr %v.i206.i, align 4
  br label %for.end.i.i225.i

for.end.i.i225.i:                                 ; preds = %for.endthread-pre-split.i.i223.i, %if.then.i.i218.i
  %665 = phi i32 [ %.pr.i.i222.i, %for.endthread-pre-split.i.i223.i ], [ %conv6.i.i217.i, %if.then.i.i218.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %665)
  %cmp7.i.i224.i = icmp ugt i32 %665, 65281
  br i1 %cmp7.i.i224.i, label %do.end.i.i227.i, label %for.end.i.i225.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i_crit_edge

for.end.i.i225.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i_crit_edge: ; preds = %for.end.i.i225.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i

do.end.i.i227.i:                                  ; preds = %for.end.i.i225.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i226.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i:   ; preds = %do.end.i.i227.i, %for.end.i.i225.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i_crit_edge
  %inc.i228.i = add i16 %i.03.i205.i, 1
  %conv.i229.i = zext i16 %inc.i228.i to i32
  %666 = ptrtoint ptr %650 to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load i32, ptr %650, align 4
  %cmp.i230.i = icmp ugt i32 %667, %conv.i229.i
  br i1 %cmp.i230.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.for.body.i209.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.smu7_patch_acp_vddc.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.smu7_patch_acp_vddc.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_acp_vddc.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.for.body.i209.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i209.i

smu7_patch_acp_vddc.exit.i:                       ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i231.i.smu7_patch_acp_vddc.exit.i_crit_edge, %for.cond.preheader.i201.i.smu7_patch_acp_vddc.exit.i_crit_edge, %smu7_patch_samu_vddc.exit.i.smu7_patch_acp_vddc.exit.i_crit_edge
  %vddc_phase_shed_limits_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 14
  %668 = ptrtoint ptr %vddc_phase_shed_limits_table.i to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load ptr, ptr %vddc_phase_shed_limits_table.i, align 4
  %670 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %backend, align 4
  %tobool.not.i233.i = icmp eq ptr %669, null
  br i1 %tobool.not.i233.i, label %smu7_patch_acp_vddc.exit.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge, label %for.cond.preheader.i235.i

smu7_patch_acp_vddc.exit.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge: ; preds = %smu7_patch_acp_vddc.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc_shed_limit.exit.i

for.cond.preheader.i235.i:                        ; preds = %smu7_patch_acp_vddc.exit.i
  %672 = ptrtoint ptr %669 to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load i32, ptr %669, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %673)
  %cmp2.not.i234.i = icmp eq i32 %673, 0
  br i1 %cmp2.not.i234.i, label %for.cond.preheader.i235.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge, label %for.body.lr.ph.i237.i

for.cond.preheader.i235.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge: ; preds = %for.cond.preheader.i235.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc_shed_limit.exit.i

for.body.lr.ph.i237.i:                            ; preds = %for.cond.preheader.i235.i
  %vddc_leakage.i236.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %671, i32 0, i32 20
  br label %for.body.i242.i

for.body.i242.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.for.body.i242.i_crit_edge, %for.body.lr.ph.i237.i
  %conv4.i238.i = phi i32 [ 0, %for.body.lr.ph.i237.i ], [ %conv.i262.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.for.body.i242.i_crit_edge ]
  %i.03.i239.i = phi i16 [ 0, %for.body.lr.ph.i237.i ], [ %inc.i261.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.for.body.i242.i_crit_edge ]
  %arrayidx.i.i158 = getelementptr %struct.phm_phase_shedding_limits_table, ptr %669, i32 0, i32 1, i32 %conv4.i238.i
  %674 = ptrtoint ptr %vddc_leakage.i236.i to i32
  call void @__asan_load2_noabort(i32 %674)
  %675 = load i16, ptr %vddc_leakage.i236.i, align 2
  %conv.i.i240.i = zext i16 %675 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %675)
  %cmp2.not.i.i241.i = icmp eq i16 %675, 0
  br i1 %cmp2.not.i.i241.i, label %for.body.i242.i.for.endthread-pre-split.i.i256.i_crit_edge, label %for.body.lr.ph.i.i243.i

for.body.i242.i.for.endthread-pre-split.i.i256.i_crit_edge: ; preds = %for.body.i242.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i256.i

for.body.lr.ph.i.i243.i:                          ; preds = %for.body.i242.i
  %676 = ptrtoint ptr %arrayidx.i.i158 to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load i32, ptr %arrayidx.i.i158, align 4
  br label %for.body.i.i248.i

for.body.i.i248.i:                                ; preds = %for.inc.i.i254.i.for.body.i.i248.i_crit_edge, %for.body.lr.ph.i.i243.i
  %index.03.i.i244.i = phi i32 [ 0, %for.body.lr.ph.i.i243.i ], [ %inc.i.i252.i, %for.inc.i.i254.i.for.body.i.i248.i_crit_edge ]
  %arrayidx.i.i245.i = getelementptr %struct.smu7_hwmgr, ptr %671, i32 0, i32 20, i32 1, i32 %index.03.i.i244.i
  %678 = ptrtoint ptr %arrayidx.i.i245.i to i32
  call void @__asan_load2_noabort(i32 %678)
  %679 = load i16, ptr %arrayidx.i.i245.i, align 2
  %conv2.i.i246.i = zext i16 %679 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %677, i32 %conv2.i.i246.i)
  %cmp3.i.i247.i = icmp eq i32 %677, %conv2.i.i246.i
  br i1 %cmp3.i.i247.i, label %if.then.i.i251.i, label %for.inc.i.i254.i

if.then.i.i251.i:                                 ; preds = %for.body.i.i248.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i249.i = getelementptr %struct.smu7_hwmgr, ptr %671, i32 0, i32 20, i32 2, i32 %index.03.i.i244.i
  %680 = ptrtoint ptr %arrayidx5.i.i249.i to i32
  call void @__asan_load2_noabort(i32 %680)
  %681 = load i16, ptr %arrayidx5.i.i249.i, align 2
  %conv6.i.i250.i = zext i16 %681 to i32
  %682 = ptrtoint ptr %arrayidx.i.i158 to i32
  call void @__asan_store4_noabort(i32 %682)
  store i32 %conv6.i.i250.i, ptr %arrayidx.i.i158, align 4
  br label %for.end.i.i258.i

for.inc.i.i254.i:                                 ; preds = %for.body.i.i248.i
  %inc.i.i252.i = add nuw nsw i32 %index.03.i.i244.i, 1
  %exitcond.not.i.i253.i = icmp eq i32 %inc.i.i252.i, %conv.i.i240.i
  br i1 %exitcond.not.i.i253.i, label %for.inc.i.i254.i.for.endthread-pre-split.i.i256.i_crit_edge, label %for.inc.i.i254.i.for.body.i.i248.i_crit_edge

for.inc.i.i254.i.for.body.i.i248.i_crit_edge:     ; preds = %for.inc.i.i254.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i248.i

for.inc.i.i254.i.for.endthread-pre-split.i.i256.i_crit_edge: ; preds = %for.inc.i.i254.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.endthread-pre-split.i.i256.i

for.endthread-pre-split.i.i256.i:                 ; preds = %for.inc.i.i254.i.for.endthread-pre-split.i.i256.i_crit_edge, %for.body.i242.i.for.endthread-pre-split.i.i256.i_crit_edge
  %683 = ptrtoint ptr %arrayidx.i.i158 to i32
  call void @__asan_load4_noabort(i32 %683)
  %.pr.i.i255.i = load i32, ptr %arrayidx.i.i158, align 4
  br label %for.end.i.i258.i

for.end.i.i258.i:                                 ; preds = %for.endthread-pre-split.i.i256.i, %if.then.i.i251.i
  %684 = phi i32 [ %.pr.i.i255.i, %for.endthread-pre-split.i.i256.i ], [ %conv6.i.i250.i, %if.then.i.i251.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 65281, i32 %684)
  %cmp7.i.i257.i = icmp ugt i32 %684, 65281
  br i1 %cmp7.i.i257.i, label %do.end.i.i260.i, label %for.end.i.i258.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i_crit_edge

for.end.i.i258.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i_crit_edge: ; preds = %for.end.i.i258.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i

do.end.i.i260.i:                                  ; preds = %for.end.i.i258.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i259.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i:   ; preds = %do.end.i.i260.i, %for.end.i.i258.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i_crit_edge
  %inc.i261.i = add i16 %i.03.i239.i, 1
  %conv.i262.i = zext i16 %inc.i261.i to i32
  %685 = ptrtoint ptr %669 to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load i32, ptr %669, align 4
  %cmp.i263.i = icmp ugt i32 %686, %conv.i262.i
  br i1 %cmp.i263.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.for.body.i242.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_vddc_shed_limit.exit.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.for.body.i242.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i242.i

smu7_patch_vddc_shed_limit.exit.i:                ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i264.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge, %for.cond.preheader.i235.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge, %smu7_patch_acp_vddc.exit.i.smu7_patch_vddc_shed_limit.exit.i_crit_edge
  %687 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %687)
  %688 = load ptr, ptr %backend, align 4
  %vddc1.i.i160 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 3
  %689 = ptrtoint ptr %vddc1.i.i160 to i32
  call void @__asan_load2_noabort(i32 %689)
  %690 = load i16, ptr %vddc1.i.i160, align 4
  %vddc_leakage.i267.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %688, i32 0, i32 20
  %691 = ptrtoint ptr %vddc_leakage.i267.i to i32
  call void @__asan_load2_noabort(i32 %691)
  %692 = load i16, ptr %vddc_leakage.i267.i, align 2
  %conv.i.i268.i = zext i16 %692 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %692)
  %cmp2.not.i.i269.i = icmp eq i16 %692, 0
  br i1 %cmp2.not.i.i269.i, label %smu7_patch_vddc_shed_limit.exit.i.for.end.i.i280.i_crit_edge, label %smu7_patch_vddc_shed_limit.exit.i.for.body.i.i273.i_crit_edge

smu7_patch_vddc_shed_limit.exit.i.for.body.i.i273.i_crit_edge: ; preds = %smu7_patch_vddc_shed_limit.exit.i
  br label %for.body.i.i273.i

smu7_patch_vddc_shed_limit.exit.i.for.end.i.i280.i_crit_edge: ; preds = %smu7_patch_vddc_shed_limit.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i280.i

for.body.i.i273.i:                                ; preds = %for.inc.i.i278.i.for.body.i.i273.i_crit_edge, %smu7_patch_vddc_shed_limit.exit.i.for.body.i.i273.i_crit_edge
  %index.03.i.i270.i = phi i32 [ %inc.i.i276.i, %for.inc.i.i278.i.for.body.i.i273.i_crit_edge ], [ 0, %smu7_patch_vddc_shed_limit.exit.i.for.body.i.i273.i_crit_edge ]
  %arrayidx.i.i271.i = getelementptr %struct.smu7_hwmgr, ptr %688, i32 0, i32 20, i32 1, i32 %index.03.i.i270.i
  %693 = ptrtoint ptr %arrayidx.i.i271.i to i32
  call void @__asan_load2_noabort(i32 %693)
  %694 = load i16, ptr %arrayidx.i.i271.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %690, i16 %694)
  %cmp3.i.i272.i = icmp eq i16 %690, %694
  br i1 %cmp3.i.i272.i, label %if.then.i.i275.i, label %for.inc.i.i278.i

if.then.i.i275.i:                                 ; preds = %for.body.i.i273.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i274.i = getelementptr %struct.smu7_hwmgr, ptr %688, i32 0, i32 20, i32 2, i32 %index.03.i.i270.i
  %695 = ptrtoint ptr %arrayidx5.i.i274.i to i32
  call void @__asan_load2_noabort(i32 %695)
  %696 = load i16, ptr %arrayidx5.i.i274.i, align 2
  br label %for.end.i.i280.i

for.inc.i.i278.i:                                 ; preds = %for.body.i.i273.i
  %inc.i.i276.i = add nuw nsw i32 %index.03.i.i270.i, 1
  %exitcond.not.i.i277.i = icmp eq i32 %inc.i.i276.i, %conv.i.i268.i
  br i1 %exitcond.not.i.i277.i, label %for.inc.i.i278.i.for.end.i.i280.i_crit_edge, label %for.inc.i.i278.i.for.body.i.i273.i_crit_edge

for.inc.i.i278.i.for.body.i.i273.i_crit_edge:     ; preds = %for.inc.i.i278.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i273.i

for.inc.i.i278.i.for.end.i.i280.i_crit_edge:      ; preds = %for.inc.i.i278.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i280.i

for.end.i.i280.i:                                 ; preds = %for.inc.i.i278.i.for.end.i.i280.i_crit_edge, %if.then.i.i275.i, %smu7_patch_vddc_shed_limit.exit.i.for.end.i.i280.i_crit_edge
  %vddc.0.in.i.i = phi i16 [ %696, %if.then.i.i275.i ], [ %690, %smu7_patch_vddc_shed_limit.exit.i.for.end.i.i280.i_crit_edge ], [ %690, %for.inc.i.i278.i.for.end.i.i280.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %vddc.0.in.i.i)
  %cmp7.i.i279.i = icmp ugt i16 %vddc.0.in.i.i, -255
  br i1 %cmp7.i.i279.i, label %do.end.i.i282.i, label %for.end.i.i280.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i_crit_edge

for.end.i.i280.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i_crit_edge: ; preds = %for.end.i.i280.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i

do.end.i.i282.i:                                  ; preds = %for.end.i.i280.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i281.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i:   ; preds = %do.end.i.i282.i, %for.end.i.i280.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i_crit_edge
  %697 = ptrtoint ptr %vddc1.i.i160 to i32
  call void @__asan_store2_noabort(i32 %697)
  store i16 %vddc.0.in.i.i, ptr %vddc1.i.i160, align 4
  %vddci4.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 4
  %698 = ptrtoint ptr %vddci4.i.i to i32
  call void @__asan_load2_noabort(i32 %698)
  %699 = load i16, ptr %vddci4.i.i, align 2
  %vddci_leakage.i283.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %688, i32 0, i32 21
  %700 = ptrtoint ptr %vddci_leakage.i283.i to i32
  call void @__asan_load2_noabort(i32 %700)
  %701 = load i16, ptr %vddci_leakage.i283.i, align 2
  %conv.i1.i.i = zext i16 %701 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %701)
  %cmp2.not.i2.i.i = icmp eq i16 %701, 0
  br i1 %cmp2.not.i2.i.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.end.i18.i.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.body.i8.i.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.body.i8.i.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i
  br label %for.body.i8.i.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.end.i18.i.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i18.i.i

for.body.i8.i.i:                                  ; preds = %for.inc.i14.i.i.for.body.i8.i.i_crit_edge, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.body.i8.i.i_crit_edge
  %index.03.i4.i.i = phi i32 [ %inc.i12.i.i, %for.inc.i14.i.i.for.body.i8.i.i_crit_edge ], [ 0, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.body.i8.i.i_crit_edge ]
  %arrayidx.i5.i.i = getelementptr %struct.smu7_hwmgr, ptr %688, i32 0, i32 21, i32 1, i32 %index.03.i4.i.i
  %702 = ptrtoint ptr %arrayidx.i5.i.i to i32
  call void @__asan_load2_noabort(i32 %702)
  %703 = load i16, ptr %arrayidx.i5.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %699, i16 %703)
  %cmp3.i7.i.i = icmp eq i16 %699, %703
  br i1 %cmp3.i7.i.i, label %if.then.i11.i.i, label %for.inc.i14.i.i

if.then.i11.i.i:                                  ; preds = %for.body.i8.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i9.i.i = getelementptr %struct.smu7_hwmgr, ptr %688, i32 0, i32 21, i32 2, i32 %index.03.i4.i.i
  %704 = ptrtoint ptr %arrayidx5.i9.i.i to i32
  call void @__asan_load2_noabort(i32 %704)
  %705 = load i16, ptr %arrayidx5.i9.i.i, align 2
  br label %for.end.i18.i.i

for.inc.i14.i.i:                                  ; preds = %for.body.i8.i.i
  %inc.i12.i.i = add nuw nsw i32 %index.03.i4.i.i, 1
  %exitcond.not.i13.i.i = icmp eq i32 %inc.i12.i.i, %conv.i1.i.i
  br i1 %exitcond.not.i13.i.i, label %for.inc.i14.i.i.for.end.i18.i.i_crit_edge, label %for.inc.i14.i.i.for.body.i8.i.i_crit_edge

for.inc.i14.i.i.for.body.i8.i.i_crit_edge:        ; preds = %for.inc.i14.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i8.i.i

for.inc.i14.i.i.for.end.i18.i.i_crit_edge:        ; preds = %for.inc.i14.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i18.i.i

for.end.i18.i.i:                                  ; preds = %for.inc.i14.i.i.for.end.i18.i.i_crit_edge, %if.then.i11.i.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.end.i18.i.i_crit_edge
  %vddci.0.in.i.i = phi i16 [ %705, %if.then.i11.i.i ], [ %699, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i284.i.for.end.i18.i.i_crit_edge ], [ %699, %for.inc.i14.i.i.for.end.i18.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %vddci.0.in.i.i)
  %cmp7.i17.i.i = icmp ugt i16 %vddci.0.in.i.i, -255
  br i1 %cmp7.i17.i.i, label %do.end.i20.i.i, label %for.end.i18.i.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i_crit_edge

for.end.i18.i.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i_crit_edge: ; preds = %for.end.i18.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i

do.end.i20.i.i:                                   ; preds = %for.end.i18.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i19.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i

smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i:    ; preds = %do.end.i20.i.i, %for.end.i18.i.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i_crit_edge
  %706 = ptrtoint ptr %vddci4.i.i to i32
  call void @__asan_store2_noabort(i32 %706)
  store i16 %vddci.0.in.i.i, ptr %vddci4.i.i, align 2
  %707 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %707)
  %708 = load ptr, ptr %backend, align 4
  %vddc1.i287.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 7, i32 3
  %709 = ptrtoint ptr %vddc1.i287.i to i32
  call void @__asan_load2_noabort(i32 %709)
  %710 = load i16, ptr %vddc1.i287.i, align 4
  %vddc_leakage.i288.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %708, i32 0, i32 20
  %711 = ptrtoint ptr %vddc_leakage.i288.i to i32
  call void @__asan_load2_noabort(i32 %711)
  %712 = load i16, ptr %vddc_leakage.i288.i, align 2
  %conv.i.i289.i = zext i16 %712 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %712)
  %cmp2.not.i.i290.i = icmp eq i16 %712, 0
  br i1 %cmp2.not.i.i290.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.end.i.i303.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.body.i.i295.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.body.i.i295.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i
  br label %for.body.i.i295.i

smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.end.i.i303.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i303.i

for.body.i.i295.i:                                ; preds = %for.inc.i.i300.i.for.body.i.i295.i_crit_edge, %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.body.i.i295.i_crit_edge
  %index.03.i.i292.i = phi i32 [ %inc.i.i298.i, %for.inc.i.i300.i.for.body.i.i295.i_crit_edge ], [ 0, %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.body.i.i295.i_crit_edge ]
  %arrayidx.i.i293.i = getelementptr %struct.smu7_hwmgr, ptr %708, i32 0, i32 20, i32 1, i32 %index.03.i.i292.i
  %713 = ptrtoint ptr %arrayidx.i.i293.i to i32
  call void @__asan_load2_noabort(i32 %713)
  %714 = load i16, ptr %arrayidx.i.i293.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %710, i16 %714)
  %cmp3.i.i294.i = icmp eq i16 %710, %714
  br i1 %cmp3.i.i294.i, label %if.then.i.i297.i, label %for.inc.i.i300.i

if.then.i.i297.i:                                 ; preds = %for.body.i.i295.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i296.i = getelementptr %struct.smu7_hwmgr, ptr %708, i32 0, i32 20, i32 2, i32 %index.03.i.i292.i
  %715 = ptrtoint ptr %arrayidx5.i.i296.i to i32
  call void @__asan_load2_noabort(i32 %715)
  %716 = load i16, ptr %arrayidx5.i.i296.i, align 2
  br label %for.end.i.i303.i

for.inc.i.i300.i:                                 ; preds = %for.body.i.i295.i
  %inc.i.i298.i = add nuw nsw i32 %index.03.i.i292.i, 1
  %exitcond.not.i.i299.i = icmp eq i32 %inc.i.i298.i, %conv.i.i289.i
  br i1 %exitcond.not.i.i299.i, label %for.inc.i.i300.i.for.end.i.i303.i_crit_edge, label %for.inc.i.i300.i.for.body.i.i295.i_crit_edge

for.inc.i.i300.i.for.body.i.i295.i_crit_edge:     ; preds = %for.inc.i.i300.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i295.i

for.inc.i.i300.i.for.end.i.i303.i_crit_edge:      ; preds = %for.inc.i.i300.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i303.i

for.end.i.i303.i:                                 ; preds = %for.inc.i.i300.i.for.end.i.i303.i_crit_edge, %if.then.i.i297.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.end.i.i303.i_crit_edge
  %vddc.0.in.i301.i = phi i16 [ %716, %if.then.i.i297.i ], [ %710, %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i.i.for.end.i.i303.i_crit_edge ], [ %710, %for.inc.i.i300.i.for.end.i.i303.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %vddc.0.in.i301.i)
  %cmp7.i.i302.i = icmp ugt i16 %vddc.0.in.i301.i, -255
  br i1 %cmp7.i.i302.i, label %do.end.i.i305.i, label %for.end.i.i303.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i_crit_edge

for.end.i.i303.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i_crit_edge: ; preds = %for.end.i.i303.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i

do.end.i.i305.i:                                  ; preds = %for.end.i.i303.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i304.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i:   ; preds = %do.end.i.i305.i, %for.end.i.i303.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i_crit_edge
  %717 = ptrtoint ptr %vddc1.i287.i to i32
  call void @__asan_store2_noabort(i32 %717)
  store i16 %vddc.0.in.i301.i, ptr %vddc1.i287.i, align 4
  %vddci4.i306.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 7, i32 4
  %718 = ptrtoint ptr %vddci4.i306.i to i32
  call void @__asan_load2_noabort(i32 %718)
  %719 = load i16, ptr %vddci4.i306.i, align 2
  %vddci_leakage.i307.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %708, i32 0, i32 21
  %720 = ptrtoint ptr %vddci_leakage.i307.i to i32
  call void @__asan_load2_noabort(i32 %720)
  %721 = load i16, ptr %vddci_leakage.i307.i, align 2
  %conv.i1.i308.i = zext i16 %721 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %721)
  %cmp2.not.i2.i309.i = icmp eq i16 %721, 0
  br i1 %cmp2.not.i2.i309.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.end.i18.i322.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.body.i8.i314.i_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.body.i8.i314.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i
  br label %for.body.i8.i314.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.end.i18.i322.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i18.i322.i

for.body.i8.i314.i:                               ; preds = %for.inc.i14.i319.i.for.body.i8.i314.i_crit_edge, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.body.i8.i314.i_crit_edge
  %index.03.i4.i311.i = phi i32 [ %inc.i12.i317.i, %for.inc.i14.i319.i.for.body.i8.i314.i_crit_edge ], [ 0, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.body.i8.i314.i_crit_edge ]
  %arrayidx.i5.i312.i = getelementptr %struct.smu7_hwmgr, ptr %708, i32 0, i32 21, i32 1, i32 %index.03.i4.i311.i
  %722 = ptrtoint ptr %arrayidx.i5.i312.i to i32
  call void @__asan_load2_noabort(i32 %722)
  %723 = load i16, ptr %arrayidx.i5.i312.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %719, i16 %723)
  %cmp3.i7.i313.i = icmp eq i16 %719, %723
  br i1 %cmp3.i7.i313.i, label %if.then.i11.i316.i, label %for.inc.i14.i319.i

if.then.i11.i316.i:                               ; preds = %for.body.i8.i314.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i9.i315.i = getelementptr %struct.smu7_hwmgr, ptr %708, i32 0, i32 21, i32 2, i32 %index.03.i4.i311.i
  %724 = ptrtoint ptr %arrayidx5.i9.i315.i to i32
  call void @__asan_load2_noabort(i32 %724)
  %725 = load i16, ptr %arrayidx5.i9.i315.i, align 2
  br label %for.end.i18.i322.i

for.inc.i14.i319.i:                               ; preds = %for.body.i8.i314.i
  %inc.i12.i317.i = add nuw nsw i32 %index.03.i4.i311.i, 1
  %exitcond.not.i13.i318.i = icmp eq i32 %inc.i12.i317.i, %conv.i1.i308.i
  br i1 %exitcond.not.i13.i318.i, label %for.inc.i14.i319.i.for.end.i18.i322.i_crit_edge, label %for.inc.i14.i319.i.for.body.i8.i314.i_crit_edge

for.inc.i14.i319.i.for.body.i8.i314.i_crit_edge:  ; preds = %for.inc.i14.i319.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i8.i314.i

for.inc.i14.i319.i.for.end.i18.i322.i_crit_edge:  ; preds = %for.inc.i14.i319.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i18.i322.i

for.end.i18.i322.i:                               ; preds = %for.inc.i14.i319.i.for.end.i18.i322.i_crit_edge, %if.then.i11.i316.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.end.i18.i322.i_crit_edge
  %vddci.0.in.i320.i = phi i16 [ %725, %if.then.i11.i316.i ], [ %719, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i310.i.for.end.i18.i322.i_crit_edge ], [ %719, %for.inc.i14.i319.i.for.end.i18.i322.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %vddci.0.in.i320.i)
  %cmp7.i17.i321.i = icmp ugt i16 %vddci.0.in.i320.i, -255
  br i1 %cmp7.i17.i321.i, label %do.end.i20.i324.i, label %for.end.i18.i322.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i_crit_edge

for.end.i18.i322.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i_crit_edge: ; preds = %for.end.i18.i322.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i

do.end.i20.i324.i:                                ; preds = %for.end.i18.i322.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i19.i323.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i

smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i: ; preds = %do.end.i20.i324.i, %for.end.i18.i322.i.smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i_crit_edge
  %726 = ptrtoint ptr %vddci4.i306.i to i32
  call void @__asan_store2_noabort(i32 %726)
  store i16 %vddci.0.in.i320.i, ptr %vddci4.i306.i, align 2
  %cac_leakage_table.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 13
  %727 = ptrtoint ptr %cac_leakage_table.i to i32
  call void @__asan_load4_noabort(i32 %727)
  %728 = load ptr, ptr %cac_leakage_table.i, align 4
  %729 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load ptr, ptr %backend, align 4
  %tobool.not.i328.i = icmp eq ptr %728, null
  br i1 %tobool.not.i328.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge, label %for.cond.preheader.i329.i

smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_dependency_tables_with_leakage.exit

for.cond.preheader.i329.i:                        ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i
  %731 = ptrtoint ptr %728 to i32
  call void @__asan_load4_noabort(i32 %731)
  %732 = load i32, ptr %728, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %732)
  %cmp4.not.i.i = icmp eq i32 %732, 0
  br i1 %cmp4.not.i.i, label %for.cond.preheader.i329.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge, label %for.body.lr.ph.i331.i

for.cond.preheader.i329.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge: ; preds = %for.cond.preheader.i329.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_dependency_tables_with_leakage.exit

for.body.lr.ph.i331.i:                            ; preds = %for.cond.preheader.i329.i
  %vddc_leakage.i330.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %730, i32 0, i32 20
  br label %for.body.i335.i

for.body.i335.i:                                  ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.for.body.i335.i_crit_edge, %for.body.lr.ph.i331.i
  %i.05.i.i = phi i32 [ 0, %for.body.lr.ph.i331.i ], [ %inc.i350.i, %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.for.body.i335.i_crit_edge ]
  %arrayidx.i332.i = getelementptr %struct.phm_cac_leakage_table, ptr %728, i32 0, i32 1, i32 %i.05.i.i
  %733 = ptrtoint ptr %arrayidx.i332.i to i32
  call void @__asan_load2_noabort(i32 %733)
  %734 = load i16, ptr %arrayidx.i332.i, align 4
  %735 = ptrtoint ptr %vddc_leakage.i330.i to i32
  call void @__asan_load2_noabort(i32 %735)
  %736 = load i16, ptr %vddc_leakage.i330.i, align 2
  %conv.i.i333.i = zext i16 %736 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %736)
  %cmp2.not.i.i334.i = icmp eq i16 %736, 0
  br i1 %cmp2.not.i.i334.i, label %for.body.i335.i.for.end.i.i347.i_crit_edge, label %for.body.i335.i.for.body.i.i339.i_crit_edge

for.body.i335.i.for.body.i.i339.i_crit_edge:      ; preds = %for.body.i335.i
  br label %for.body.i.i339.i

for.body.i335.i.for.end.i.i347.i_crit_edge:       ; preds = %for.body.i335.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i347.i

for.body.i.i339.i:                                ; preds = %for.inc.i.i344.i.for.body.i.i339.i_crit_edge, %for.body.i335.i.for.body.i.i339.i_crit_edge
  %index.03.i.i336.i = phi i32 [ %inc.i.i342.i, %for.inc.i.i344.i.for.body.i.i339.i_crit_edge ], [ 0, %for.body.i335.i.for.body.i.i339.i_crit_edge ]
  %arrayidx.i.i337.i = getelementptr %struct.smu7_hwmgr, ptr %730, i32 0, i32 20, i32 1, i32 %index.03.i.i336.i
  %737 = ptrtoint ptr %arrayidx.i.i337.i to i32
  call void @__asan_load2_noabort(i32 %737)
  %738 = load i16, ptr %arrayidx.i.i337.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %734, i16 %738)
  %cmp3.i.i338.i = icmp eq i16 %734, %738
  br i1 %cmp3.i.i338.i, label %if.then.i.i341.i, label %for.inc.i.i344.i

if.then.i.i341.i:                                 ; preds = %for.body.i.i339.i
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx5.i.i340.i = getelementptr %struct.smu7_hwmgr, ptr %730, i32 0, i32 20, i32 2, i32 %index.03.i.i336.i
  %739 = ptrtoint ptr %arrayidx5.i.i340.i to i32
  call void @__asan_load2_noabort(i32 %739)
  %740 = load i16, ptr %arrayidx5.i.i340.i, align 2
  br label %for.end.i.i347.i

for.inc.i.i344.i:                                 ; preds = %for.body.i.i339.i
  %inc.i.i342.i = add nuw nsw i32 %index.03.i.i336.i, 1
  %exitcond.not.i.i343.i = icmp eq i32 %inc.i.i342.i, %conv.i.i333.i
  br i1 %exitcond.not.i.i343.i, label %for.inc.i.i344.i.for.end.i.i347.i_crit_edge, label %for.inc.i.i344.i.for.body.i.i339.i_crit_edge

for.inc.i.i344.i.for.body.i.i339.i_crit_edge:     ; preds = %for.inc.i.i344.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i339.i

for.inc.i.i344.i.for.end.i.i347.i_crit_edge:      ; preds = %for.inc.i.i344.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i347.i

for.end.i.i347.i:                                 ; preds = %for.inc.i.i344.i.for.end.i.i347.i_crit_edge, %if.then.i.i341.i, %for.body.i335.i.for.end.i.i347.i_crit_edge
  %vddc.0.in.i345.i = phi i16 [ %740, %if.then.i.i341.i ], [ %734, %for.body.i335.i.for.end.i.i347.i_crit_edge ], [ %734, %for.inc.i.i344.i.for.end.i.i347.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 -255, i16 %vddc.0.in.i345.i)
  %cmp7.i.i346.i = icmp ugt i16 %vddc.0.in.i345.i, -255
  br i1 %cmp7.i.i346.i, label %do.end.i.i349.i, label %for.end.i.i347.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i_crit_edge

for.end.i.i347.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i_crit_edge: ; preds = %for.end.i.i347.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i

do.end.i.i349.i:                                  ; preds = %for.end.i.i347.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i348.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13) #18
  br label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i

smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i:   ; preds = %do.end.i.i349.i, %for.end.i.i347.i.smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i_crit_edge
  %741 = ptrtoint ptr %arrayidx.i332.i to i32
  call void @__asan_store2_noabort(i32 %741)
  store i16 %vddc.0.in.i345.i, ptr %arrayidx.i332.i, align 4
  %inc.i350.i = add nuw i32 %i.05.i.i, 1
  %742 = ptrtoint ptr %728 to i32
  call void @__asan_load4_noabort(i32 %742)
  %743 = load i32, ptr %728, align 4
  %cmp.i351.i = icmp ult i32 %inc.i350.i, %743
  br i1 %cmp.i351.i, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.for.body.i335.i_crit_edge, label %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge

smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_dependency_tables_with_leakage.exit

smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.for.body.i335.i_crit_edge: ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i335.i

smu7_patch_dependency_tables_with_leakage.exit:   ; preds = %smu7_patch_ppt_v0_with_vdd_leakage.exit.i352.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge, %for.cond.preheader.i329.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge, %smu7_patch_ppt_v0_with_vdd_leakage.exit21.i325.i.smu7_patch_dependency_tables_with_leakage.exit_crit_edge
  %744 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %744)
  %745 = load ptr, ptr %backend, align 4
  %746 = ptrtoint ptr %dyn_state.i to i32
  call void @__asan_load4_noabort(i32 %746)
  %747 = load ptr, ptr %dyn_state.i, align 4
  %748 = ptrtoint ptr %vddc_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %748)
  %749 = load ptr, ptr %vddc_dependency_on_mclk.i, align 4
  %750 = ptrtoint ptr %vddci_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load ptr, ptr %vddci_dependency_on_mclk.i, align 4
  %cmp.not.i166 = icmp eq ptr %747, null
  br i1 %cmp.not.i166, label %if.then.i169, label %do.body9.i

if.then.i169:                                     ; preds = %smu7_patch_dependency_tables_with_leakage.exit
  %call.i167 = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v0._rs, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i167)
  %tobool.not.i168 = icmp eq i32 %call.i167, 0
  br i1 %tobool.not.i168, label %if.then.i169.if.end21_crit_edge, label %do.end.i170

if.then.i169.if.end21_crit_edge:                  ; preds = %if.then.i169
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end.i170:                                      ; preds = %if.then.i169
  call void @__sanitizer_cov_trace_pc() #17
  %call5.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.38) #18
  br label %if.end21

do.body9.i:                                       ; preds = %smu7_patch_dependency_tables_with_leakage.exit
  %752 = ptrtoint ptr %747 to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load i32, ptr %747, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %753)
  %cmp10.not.i = icmp eq i32 %753, 0
  br i1 %cmp10.not.i, label %if.then11.i, label %do.body24.i

if.then11.i:                                      ; preds = %do.body9.i
  %call12.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v0._rs.39, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i)
  %tobool13.not.i = icmp eq i32 %call12.i, 0
  br i1 %tobool13.not.i, label %if.then11.i.if.end21_crit_edge, label %do.end17.i

if.then11.i.if.end21_crit_edge:                   ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end17.i:                                       ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #17
  %call19.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.42) #18
  br label %if.end21

do.body24.i:                                      ; preds = %do.body9.i
  %cmp25.not.i = icmp eq ptr %749, null
  br i1 %cmp25.not.i, label %if.then26.i, label %do.body39.i

if.then26.i:                                      ; preds = %do.body24.i
  %call27.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v0._rs.43, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27.i)
  %tobool28.not.i = icmp eq i32 %call27.i, 0
  br i1 %tobool28.not.i, label %if.then26.i.if.end21_crit_edge, label %do.end32.i

if.then26.i.if.end21_crit_edge:                   ; preds = %if.then26.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end32.i:                                       ; preds = %if.then26.i
  call void @__sanitizer_cov_trace_pc() #17
  %call34.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.46) #18
  br label %if.end21

do.body39.i:                                      ; preds = %do.body24.i
  %754 = ptrtoint ptr %749 to i32
  call void @__asan_load4_noabort(i32 %754)
  %755 = load i32, ptr %749, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %755)
  %cmp41.not.i = icmp eq i32 %755, 0
  br i1 %cmp41.not.i, label %if.then42.i, label %do.end54.i

if.then42.i:                                      ; preds = %do.body39.i
  %call43.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_set_private_data_based_on_pptable_v0._rs.47, ptr noundef nonnull @__func__.smu7_set_private_data_based_on_pptable_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43.i)
  %tobool44.not.i = icmp eq i32 %call43.i, 0
  br i1 %tobool44.not.i, label %if.then42.i.if.end21_crit_edge, label %do.end48.i

if.then42.i.if.end21_crit_edge:                   ; preds = %if.then42.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

do.end48.i:                                       ; preds = %if.then42.i
  call void @__sanitizer_cov_trace_pc() #17
  %call50.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.50) #18
  br label %if.end21

do.end54.i:                                       ; preds = %do.body39.i
  %v.i = getelementptr inbounds %struct.phm_clock_voltage_dependency_table, ptr %747, i32 2
  %756 = ptrtoint ptr %v.i to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load i32, ptr %v.i, align 4
  %conv.i171 = trunc i32 %757 to i16
  %min_vddc_in_pptable.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %745, i32 0, i32 27
  %758 = ptrtoint ptr %min_vddc_in_pptable.i to i32
  call void @__asan_store2_noabort(i32 %758)
  store i16 %conv.i171, ptr %min_vddc_in_pptable.i, align 2
  %759 = ptrtoint ptr %747 to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load i32, ptr %747, align 4
  %sub.i172 = add i32 %760, -1
  %v58.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %747, i32 0, i32 1, i32 %sub.i172, i32 1
  %761 = ptrtoint ptr %v58.i to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load i32, ptr %v58.i, align 4
  %conv59.i173 = trunc i32 %762 to i16
  %max_vddc_in_pptable.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %745, i32 0, i32 26
  %763 = ptrtoint ptr %max_vddc_in_pptable.i to i32
  call void @__asan_store2_noabort(i32 %763)
  store i16 %conv59.i173, ptr %max_vddc_in_pptable.i, align 4
  %764 = load i32, ptr %747, align 4
  %sub62.i = add i32 %764, -1
  %arrayidx63.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %747, i32 0, i32 1, i32 %sub62.i
  %765 = ptrtoint ptr %arrayidx63.i to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %arrayidx63.i, align 4
  %max_clock_voltage_on_ac.i174 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8
  %767 = ptrtoint ptr %max_clock_voltage_on_ac.i174 to i32
  call void @__asan_store4_noabort(i32 %767)
  store i32 %766, ptr %max_clock_voltage_on_ac.i174, align 4
  %768 = ptrtoint ptr %749 to i32
  call void @__asan_load4_noabort(i32 %768)
  %769 = load i32, ptr %749, align 4
  %sub67.i = add i32 %769, -1
  %arrayidx68.i175 = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %749, i32 0, i32 1, i32 %sub67.i
  %770 = ptrtoint ptr %arrayidx68.i175 to i32
  call void @__asan_load4_noabort(i32 %770)
  %771 = load i32, ptr %arrayidx68.i175, align 4
  %mclk.i176 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 1
  %772 = ptrtoint ptr %mclk.i176 to i32
  call void @__asan_store4_noabort(i32 %772)
  store i32 %771, ptr %mclk.i176, align 4
  %773 = load i32, ptr %747, align 4
  %sub74.i = add i32 %773, -1
  %v76.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %747, i32 0, i32 1, i32 %sub74.i, i32 1
  %774 = ptrtoint ptr %v76.i to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load i32, ptr %v76.i, align 4
  %conv77.i = trunc i32 %775 to i16
  %776 = ptrtoint ptr %vddc1.i.i160 to i32
  call void @__asan_store2_noabort(i32 %776)
  store i16 %conv77.i, ptr %vddc1.i.i160, align 4
  %cmp80.not.i = icmp eq ptr %751, null
  br i1 %cmp80.not.i, label %do.end54.i.if.end96.i179_crit_edge, label %land.lhs.true.i178

do.end54.i.if.end96.i179_crit_edge:               ; preds = %do.end54.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i179

land.lhs.true.i178:                               ; preds = %do.end54.i
  %777 = ptrtoint ptr %751 to i32
  call void @__asan_load4_noabort(i32 %777)
  %778 = load i32, ptr %751, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %778)
  %cmp83.not.i = icmp eq i32 %778, 0
  br i1 %cmp83.not.i, label %land.lhs.true.i178.if.end96.i179_crit_edge, label %if.then85.i

land.lhs.true.i178.if.end96.i179_crit_edge:       ; preds = %land.lhs.true.i178
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i179

if.then85.i:                                      ; preds = %land.lhs.true.i178
  call void @__sanitizer_cov_trace_pc() #17
  %v88.i = getelementptr inbounds %struct.phm_clock_voltage_dependency_table, ptr %751, i32 2
  %779 = ptrtoint ptr %v88.i to i32
  call void @__asan_load4_noabort(i32 %779)
  %780 = load i32, ptr %v88.i, align 4
  %conv89.i = trunc i32 %780 to i16
  %min_vddci_in_pptable.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %745, i32 0, i32 29
  %781 = ptrtoint ptr %min_vddci_in_pptable.i to i32
  call void @__asan_store2_noabort(i32 %781)
  store i16 %conv89.i, ptr %min_vddci_in_pptable.i, align 2
  %782 = ptrtoint ptr %751 to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load i32, ptr %751, align 4
  %sub92.i = add i32 %783, -1
  %v94.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %751, i32 0, i32 1, i32 %sub92.i, i32 1
  %784 = ptrtoint ptr %v94.i to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load i32, ptr %v94.i, align 4
  %conv95.i = trunc i32 %785 to i16
  %max_vddci_in_pptable.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %745, i32 0, i32 28
  %786 = ptrtoint ptr %max_vddci_in_pptable.i to i32
  call void @__asan_store2_noabort(i32 %786)
  store i16 %conv95.i, ptr %max_vddci_in_pptable.i, align 4
  br label %if.end96.i179

if.end96.i179:                                    ; preds = %if.then85.i, %land.lhs.true.i178.if.end96.i179_crit_edge, %do.end54.i.if.end96.i179_crit_edge
  %787 = ptrtoint ptr %vddci_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %787)
  %788 = load ptr, ptr %vddci_dependency_on_mclk.i, align 4
  %cmp99.not.i = icmp eq ptr %788, null
  br i1 %cmp99.not.i, label %if.end96.i179.if.end21_crit_edge, label %land.lhs.true101.i

if.end96.i179.if.end21_crit_edge:                 ; preds = %if.end96.i179
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

land.lhs.true101.i:                               ; preds = %if.end96.i179
  %789 = ptrtoint ptr %788 to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load i32, ptr %788, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %790)
  %cmp105.not.i = icmp eq i32 %790, 0
  br i1 %cmp105.not.i, label %land.lhs.true101.i.if.end21_crit_edge, label %if.then107.i

land.lhs.true101.i.if.end21_crit_edge:            ; preds = %land.lhs.true101.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

if.then107.i:                                     ; preds = %land.lhs.true101.i
  call void @__sanitizer_cov_trace_pc() #17
  %sub114.i = add i32 %790, -1
  %v116.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %788, i32 0, i32 1, i32 %sub114.i, i32 1
  %791 = ptrtoint ptr %v116.i to i32
  call void @__asan_load4_noabort(i32 %791)
  %792 = load i32, ptr %v116.i, align 4
  %conv117.i = trunc i32 %792 to i16
  %793 = ptrtoint ptr %vddci4.i.i to i32
  call void @__asan_store2_noabort(i32 %793)
  store i16 %conv117.i, ptr %vddci4.i.i, align 2
  br label %if.end21

if.end21:                                         ; preds = %if.then107.i, %land.lhs.true101.i.if.end21_crit_edge, %if.end96.i179.if.end21_crit_edge, %do.end48.i, %if.then42.i.if.end21_crit_edge, %do.end32.i, %if.then26.i.if.end21_crit_edge, %do.end17.i, %if.then11.i.if.end21_crit_edge, %do.end.i170, %if.then.i169.if.end21_crit_edge, %if.end73.i, %do.end46.i, %if.then40.i118.if.end21_crit_edge, %do.end30.i, %if.then24.i.if.end21_crit_edge, %do.end15.i, %if.then9.i.if.end21_crit_edge, %do.end.i, %if.then.i116.if.end21_crit_edge, %if.end9.if.end21_crit_edge
  %call22 = call i32 @phm_initializa_dynamic_state_adjustment_rule_settings(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %cmp23 = icmp eq i32 %call22, 0
  br i1 %cmp23, label %if.then24, label %if.else41

if.then24:                                        ; preds = %if.end21
  %794 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %794)
  %795 = load ptr, ptr %hwmgr, align 4
  %is_tlu_enabled = getelementptr inbounds %struct.smu7_hwmgr, ptr %call7.i.i, i32 0, i32 35
  %796 = ptrtoint ptr %is_tlu_enabled to i32
  call void @__asan_store1_noabort(i32 %796)
  store i8 0, ptr %is_tlu_enabled, align 1
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %797 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %797)
  store i32 2, ptr %hardwareActivityPerformanceLevels, align 4
  %hardwarePerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 9
  %798 = ptrtoint ptr %hardwarePerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %798)
  store i32 2, ptr %hardwarePerformanceLevels, align 4
  %minimumClocksReductionPercentage = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 5
  %799 = ptrtoint ptr %minimumClocksReductionPercentage to i32
  call void @__asan_store4_noabort(i32 %799)
  store i32 50, ptr %minimumClocksReductionPercentage, align 4
  %pcie_gen_mask = getelementptr inbounds %struct.amdgpu_device, ptr %795, i32 0, i32 98, i32 18
  %800 = ptrtoint ptr %pcie_gen_mask to i32
  call void @__asan_load4_noabort(i32 %800)
  %801 = load i32, ptr %pcie_gen_mask, align 8
  %pcie_gen_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %call7.i.i, i32 0, i32 17
  %802 = ptrtoint ptr %pcie_gen_cap to i32
  call void @__asan_store4_noabort(i32 %802)
  store i32 %801, ptr %pcie_gen_cap, align 8
  %and = and i32 %801, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool30.not = icmp eq i32 %and, 0
  %spec.select = select i1 %tobool30.not, i32 16, i32 20
  %803 = getelementptr inbounds %struct.smu7_hwmgr, ptr %call7.i.i, i32 0, i32 19
  %804 = ptrtoint ptr %803 to i32
  call void @__asan_store4_noabort(i32 %804)
  store i32 %spec.select, ptr %803, align 8
  %pcie_mlw_mask = getelementptr inbounds %struct.amdgpu_device, ptr %795, i32 0, i32 98, i32 19
  %805 = ptrtoint ptr %pcie_mlw_mask to i32
  call void @__asan_load4_noabort(i32 %805)
  %806 = load i32, ptr %pcie_mlw_mask, align 4
  %pcie_lane_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %call7.i.i, i32 0, i32 18
  %807 = ptrtoint ptr %pcie_lane_cap to i32
  call void @__asan_store4_noabort(i32 %807)
  store i32 %806, ptr %pcie_lane_cap, align 4
  %vbiosInterruptId = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 1
  %808 = ptrtoint ptr %vbiosInterruptId to i32
  call void @__asan_store4_noabort(i32 %808)
  store i32 536871936, ptr %vbiosInterruptId, align 4
  %clockStep = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3
  %809 = ptrtoint ptr %clockStep to i32
  call void @__asan_store4_noabort(i32 %809)
  store i32 500, ptr %clockStep, align 4
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3, i32 1
  %810 = ptrtoint ptr %memoryClock to i32
  call void @__asan_store4_noabort(i32 %810)
  store i32 500, ptr %memoryClock, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %gpio_pin_assignment.i) #15
  %811 = ptrtoint ptr %gpio_pin_assignment.i to i32
  call void @__asan_store4_noabort(i32 %811)
  store i32 -1, ptr %gpio_pin_assignment.i, align 4, !annotation !822
  %812 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %pptable.i, align 4
  %call.i182 = call zeroext i1 @atomctrl_get_pp_assign_pin(ptr noundef %hwmgr, i32 noundef 62, ptr noundef nonnull %gpio_pin_assignment.i) #15
  br i1 %call.i182, label %if.then.i186, label %if.then24.if.end.i191_crit_edge

if.then24.if.end.i191_crit_edge:                  ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i191

if.then.i186:                                     ; preds = %if.then24
  %device.i183 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %814 = ptrtoint ptr %device.i183 to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load ptr, ptr %device.i183, align 4
  %816 = ptrtoint ptr %815 to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load ptr, ptr %815, align 4
  %read_ind_register.i184 = getelementptr inbounds %struct.cgs_ops, ptr %817, i32 0, i32 2
  %818 = ptrtoint ptr %read_ind_register.i184 to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %read_ind_register.i184, align 4
  %call2.i185 = call i32 %819(ptr noundef %815, i32 noundef 1, i32 noundef -1071644668) #15
  %uc_gpio_pin_bit_shift.i = getelementptr inbounds %struct.pp_atomctrl_gpio_pin_assignment, ptr %gpio_pin_assignment.i, i32 0, i32 1
  %820 = ptrtoint ptr %uc_gpio_pin_bit_shift.i to i32
  call void @__asan_load1_noabort(i32 %820)
  %821 = load i8, ptr %uc_gpio_pin_bit_shift.i, align 2
  %822 = zext i8 %821 to i64
  call void @__sanitizer_cov_trace_switch(i64 %822, ptr @__sancov_gen_cov_switch_values.477)
  switch i8 %821, label %if.then.i186.sw.epilog.i_crit_edge [
    i8 0, label %sw.bb.i
    i8 1, label %sw.bb3.i
    i8 2, label %sw.bb6.i
    i8 3, label %sw.bb9.i
    i8 4, label %sw.bb12.i
  ]

if.then.i186.sw.epilog.i_crit_edge:               ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog.i

sw.bb.i:                                          ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  %and.i187 = and i32 %call2.i185, -4
  %or.i188 = or i32 %and.i187, 1
  br label %sw.epilog.i

sw.bb3.i:                                         ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  %and4.i = and i32 %call2.i185, -4
  %or5.i = or i32 %and4.i, 2
  br label %sw.epilog.i

sw.bb6.i:                                         ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  %or8.i = or i32 %call2.i185, 4
  br label %sw.epilog.i

sw.bb9.i:                                         ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  %or11.i = or i32 %call2.i185, 8
  br label %sw.epilog.i

sw.bb12.i:                                        ; preds = %if.then.i186
  call void @__sanitizer_cov_trace_pc() #17
  %or14.i = or i32 %call2.i185, 16
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.bb12.i, %sw.bb9.i, %sw.bb6.i, %sw.bb3.i, %sw.bb.i, %if.then.i186.sw.epilog.i_crit_edge
  %temp_reg.0.i = phi i32 [ %call2.i185, %if.then.i186.sw.epilog.i_crit_edge ], [ %or14.i, %sw.bb12.i ], [ %or11.i, %sw.bb9.i ], [ %or8.i, %sw.bb6.i ], [ %or5.i, %sw.bb3.i ], [ %or.i188, %sw.bb.i ]
  %823 = ptrtoint ptr %device.i183 to i32
  call void @__asan_load4_noabort(i32 %823)
  %824 = load ptr, ptr %device.i183, align 4
  %825 = ptrtoint ptr %824 to i32
  call void @__asan_load4_noabort(i32 %825)
  %826 = load ptr, ptr %824, align 4
  %write_ind_register.i189 = getelementptr inbounds %struct.cgs_ops, ptr %826, i32 0, i32 3
  %827 = ptrtoint ptr %write_ind_register.i189 to i32
  call void @__asan_load4_noabort(i32 %827)
  %828 = load ptr, ptr %write_ind_register.i189, align 4
  call void %828(ptr noundef %824, i32 noundef 1, i32 noundef -1071644668, i32 noundef %temp_reg.0.i) #15
  br label %if.end.i191

if.end.i191:                                      ; preds = %sw.epilog.i, %if.then24.if.end.i191_crit_edge
  %cmp.i190 = icmp eq ptr %813, null
  br i1 %cmp.i190, label %if.end.i191.smu7_thermal_parameter_init.exit_crit_edge, label %if.end20.i

if.end.i191.smu7_thermal_parameter_init.exit_crit_edge: ; preds = %if.end.i191
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_thermal_parameter_init.exit

if.end20.i:                                       ; preds = %if.end.i191
  %cac_dtp_table.i192 = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %813, i32 0, i32 12
  %829 = ptrtoint ptr %cac_dtp_table.i192 to i32
  call void @__asan_load4_noabort(i32 %829)
  %830 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usDefaultTargetOperatingTemp.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %830, i32 0, i32 13
  %831 = ptrtoint ptr %usDefaultTargetOperatingTemp.i to i32
  call void @__asan_load2_noabort(i32 %831)
  %832 = load i16, ptr %usDefaultTargetOperatingTemp.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %832)
  %cmp22.not.i = icmp eq i16 %832, 0
  br i1 %cmp22.not.i, label %if.end20.i.smu7_thermal_parameter_init.exit_crit_edge, label %land.lhs.true.i194

if.end20.i.smu7_thermal_parameter_init.exit_crit_edge: ; preds = %if.end20.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_thermal_parameter_init.exit

land.lhs.true.i194:                               ; preds = %if.end20.i
  %ucFanControlMode.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 9
  %833 = ptrtoint ptr %ucFanControlMode.i to i32
  call void @__asan_load1_noabort(i32 %833)
  %834 = load i8, ptr %ucFanControlMode.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %834)
  %tobool.not.i193 = icmp eq i8 %834, 0
  br i1 %tobool.not.i193, label %land.lhs.true.i194.smu7_thermal_parameter_init.exit_crit_edge, label %if.then25.i

land.lhs.true.i194.smu7_thermal_parameter_init.exit_crit_edge: ; preds = %land.lhs.true.i194
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_thermal_parameter_init.exit

if.then25.i:                                      ; preds = %land.lhs.true.i194
  %ucMinimumPWMLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 28
  %835 = ptrtoint ptr %ucMinimumPWMLimit.i to i32
  call void @__asan_load1_noabort(i32 %835)
  %836 = load i8, ptr %ucMinimumPWMLimit.i, align 1
  %conv28.i = zext i8 %836 to i16
  %usFanPWMMinLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 10
  %837 = ptrtoint ptr %usFanPWMMinLimit.i to i32
  call void @__asan_store2_noabort(i32 %837)
  store i16 %conv28.i, ptr %usFanPWMMinLimit.i, align 4
  %usDefaultMaxFanPWM.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 13
  %838 = ptrtoint ptr %usDefaultMaxFanPWM.i to i32
  call void @__asan_load2_noabort(i32 %838)
  %839 = load i16, ptr %usDefaultMaxFanPWM.i, align 2
  %usFanPWMMaxLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 11
  %840 = ptrtoint ptr %usFanPWMMaxLimit.i to i32
  call void @__asan_store2_noabort(i32 %840)
  store i16 %839, ptr %usFanPWMMaxLimit.i, align 2
  %usFanPWMStep.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 12
  %841 = ptrtoint ptr %usFanPWMStep.i to i32
  call void @__asan_store2_noabort(i32 %841)
  store i16 1, ptr %usFanPWMStep.i, align 4
  %usFanRPMMaxLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 18
  %842 = ptrtoint ptr %usFanRPMMaxLimit.i to i32
  call void @__asan_store2_noabort(i32 %842)
  store i16 100, ptr %usFanRPMMaxLimit.i, align 4
  %usFanRPMMinLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 17
  %843 = ptrtoint ptr %usFanRPMMinLimit.i to i32
  call void @__asan_store2_noabort(i32 %843)
  store i16 %conv28.i, ptr %usFanRPMMinLimit.i, align 2
  %usFanRPMStep.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 19
  %844 = ptrtoint ptr %usFanRPMStep.i to i32
  call void @__asan_store2_noabort(i32 %844)
  store i16 1, ptr %usFanRPMStep.i, align 2
  %845 = ptrtoint ptr %cac_dtp_table.i192 to i32
  call void @__asan_load4_noabort(i32 %845)
  %846 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usDefaultTargetOperatingTemp48.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %846, i32 0, i32 13
  %847 = ptrtoint ptr %usDefaultTargetOperatingTemp48.i to i32
  call void @__asan_load2_noabort(i32 %847)
  %848 = load i16, ptr %usDefaultTargetOperatingTemp48.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 49, i16 %848)
  %cmp50.i = icmp ugt i16 %848, 49
  %sub.i195 = add i16 %848, -50
  %spec.select.i = select i1 %cmp50.i, i16 %sub.i195, i16 0
  %849 = ptrtoint ptr %usDefaultTargetOperatingTemp48.i to i32
  call void @__asan_store2_noabort(i32 %849)
  store i16 %spec.select.i, ptr %usDefaultTargetOperatingTemp48.i, align 2
  %850 = ptrtoint ptr %cac_dtp_table.i192 to i32
  call void @__asan_load4_noabort(i32 %850)
  %851 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usDefaultTargetOperatingTemp59.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %851, i32 0, i32 13
  %852 = ptrtoint ptr %usDefaultTargetOperatingTemp59.i to i32
  call void @__asan_load2_noabort(i32 %852)
  %853 = load i16, ptr %usDefaultTargetOperatingTemp59.i, align 2
  %usOperatingTempMaxLimit.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %851, i32 0, i32 10
  %854 = ptrtoint ptr %usOperatingTempMaxLimit.i to i32
  call void @__asan_store2_noabort(i32 %854)
  store i16 %853, ptr %usOperatingTempMaxLimit.i, align 4
  %855 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usOperatingTempStep.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %855, i32 0, i32 11
  %856 = ptrtoint ptr %usOperatingTempStep.i to i32
  call void @__asan_store2_noabort(i32 %856)
  store i16 1, ptr %usOperatingTempStep.i, align 2
  %857 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usOperatingTempHyst.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %857, i32 0, i32 12
  %858 = ptrtoint ptr %usOperatingTempHyst.i to i32
  call void @__asan_store2_noabort(i32 %858)
  store i16 1, ptr %usOperatingTempHyst.i, align 4
  %859 = ptrtoint ptr %usDefaultMaxFanPWM.i to i32
  call void @__asan_load2_noabort(i32 %859)
  %860 = load i16, ptr %usDefaultMaxFanPWM.i, align 2
  %usMaxFanPWM.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 16
  %861 = ptrtoint ptr %usMaxFanPWM.i to i32
  call void @__asan_store2_noabort(i32 %861)
  store i16 %860, ptr %usMaxFanPWM.i, align 4
  %usDefaultMaxFanRPM.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 20
  %862 = ptrtoint ptr %usDefaultMaxFanRPM.i to i32
  call void @__asan_load2_noabort(i32 %862)
  %863 = load i16, ptr %usDefaultMaxFanRPM.i, align 4
  %usMaxFanRPM.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 21
  %864 = ptrtoint ptr %usMaxFanRPM.i to i32
  call void @__asan_store2_noabort(i32 %864)
  store i16 %863, ptr %usMaxFanRPM.i, align 2
  %865 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usOperatingTempMinLimit.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %865, i32 0, i32 9
  %866 = ptrtoint ptr %usOperatingTempMinLimit.i to i32
  call void @__asan_load2_noabort(i32 %866)
  %867 = load i16, ptr %usOperatingTempMinLimit.i, align 2
  %cac_dtp_table73.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 20
  %868 = ptrtoint ptr %cac_dtp_table73.i to i32
  call void @__asan_load4_noabort(i32 %868)
  %869 = load ptr, ptr %cac_dtp_table73.i, align 4
  %usOperatingTempMinLimit74.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %869, i32 0, i32 9
  %870 = ptrtoint ptr %usOperatingTempMinLimit74.i to i32
  call void @__asan_store2_noabort(i32 %870)
  store i16 %867, ptr %usOperatingTempMinLimit74.i, align 2
  %871 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usOperatingTempMaxLimit76.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %871, i32 0, i32 10
  %872 = ptrtoint ptr %usOperatingTempMaxLimit76.i to i32
  call void @__asan_load2_noabort(i32 %872)
  %873 = load i16, ptr %usOperatingTempMaxLimit76.i, align 4
  %874 = load ptr, ptr %cac_dtp_table73.i, align 4
  %usOperatingTempMaxLimit79.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %874, i32 0, i32 10
  %875 = ptrtoint ptr %usOperatingTempMaxLimit79.i to i32
  call void @__asan_store2_noabort(i32 %875)
  store i16 %873, ptr %usOperatingTempMaxLimit79.i, align 4
  %876 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usDefaultTargetOperatingTemp81.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %876, i32 0, i32 13
  %877 = ptrtoint ptr %usDefaultTargetOperatingTemp81.i to i32
  call void @__asan_load2_noabort(i32 %877)
  %878 = load i16, ptr %usDefaultTargetOperatingTemp81.i, align 2
  %879 = load ptr, ptr %cac_dtp_table73.i, align 4
  %usDefaultTargetOperatingTemp84.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %879, i32 0, i32 13
  %880 = ptrtoint ptr %usDefaultTargetOperatingTemp84.i to i32
  call void @__asan_store2_noabort(i32 %880)
  store i16 %878, ptr %usDefaultTargetOperatingTemp84.i, align 2
  %881 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usOperatingTempStep86.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %881, i32 0, i32 11
  %882 = ptrtoint ptr %usOperatingTempStep86.i to i32
  call void @__asan_load2_noabort(i32 %882)
  %883 = load i16, ptr %usOperatingTempStep86.i, align 2
  %884 = load ptr, ptr %cac_dtp_table73.i, align 4
  %usOperatingTempStep89.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %884, i32 0, i32 11
  %885 = ptrtoint ptr %usOperatingTempStep89.i to i32
  call void @__asan_store2_noabort(i32 %885)
  store i16 %883, ptr %usOperatingTempStep89.i, align 2
  %886 = load ptr, ptr %cac_dtp_table.i192, align 4
  %usTargetOperatingTemp.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %886, i32 0, i32 14
  %887 = ptrtoint ptr %usTargetOperatingTemp.i to i32
  call void @__asan_load2_noabort(i32 %887)
  %888 = load i16, ptr %usTargetOperatingTemp.i, align 4
  %889 = load ptr, ptr %cac_dtp_table73.i, align 4
  %usTargetOperatingTemp93.i = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %889, i32 0, i32 14
  %890 = ptrtoint ptr %usTargetOperatingTemp93.i to i32
  call void @__asan_store2_noabort(i32 %890)
  store i16 %888, ptr %usTargetOperatingTemp93.i, align 4
  %891 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %891)
  %892 = load i32, ptr %feature_mask.i, align 4
  %and94.i = and i32 %892, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and94.i)
  %tobool95.not.i = icmp eq i32 %and94.i, 0
  br i1 %tobool95.not.i, label %if.then25.i.smu7_thermal_parameter_init.exit_crit_edge, label %if.then96.i

if.then25.i.smu7_thermal_parameter_init.exit_crit_edge: ; preds = %if.then25.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_thermal_parameter_init.exit

if.then96.i:                                      ; preds = %if.then25.i
  call void @__sanitizer_cov_trace_pc() #17
  %893 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %893)
  %894 = load i32, ptr %arrayidx.i.i, align 4
  %or.i.i198 = or i32 %894, 1048576
  store i32 %or.i.i198, ptr %arrayidx.i.i, align 4
  br label %smu7_thermal_parameter_init.exit

smu7_thermal_parameter_init.exit:                 ; preds = %if.then96.i, %if.then25.i.smu7_thermal_parameter_init.exit_crit_edge, %land.lhs.true.i194.smu7_thermal_parameter_init.exit_crit_edge, %if.end20.i.smu7_thermal_parameter_init.exit_crit_edge, %if.end.i191.smu7_thermal_parameter_init.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %gpio_pin_assignment.i) #15
  br label %if.end43

if.else41:                                        ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #17
  %vddc_dep_on_dal_pwrl.i199 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 4
  %895 = ptrtoint ptr %vddc_dep_on_dal_pwrl.i199 to i32
  call void @__asan_load4_noabort(i32 %895)
  %896 = load ptr, ptr %vddc_dep_on_dal_pwrl.i199, align 4
  call void @kfree(ptr noundef %896) #15
  %897 = ptrtoint ptr %vddc_dep_on_dal_pwrl.i199 to i32
  call void @__asan_store4_noabort(i32 %897)
  store ptr null, ptr %vddc_dep_on_dal_pwrl.i199, align 4
  %898 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load ptr, ptr %backend, align 4
  call void @kfree(ptr noundef %899) #15
  %900 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %900)
  store ptr null, ptr %backend, align 4
  br label %if.end43

if.end43:                                         ; preds = %if.else41, %smu7_thermal_parameter_init.exit
  %901 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %901)
  %902 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %efuse.i) #15
  %903 = ptrtoint ptr %efuse.i to i32
  call void @__asan_store4_noabort(i32 %903)
  store i32 -1, ptr %efuse.i, align 4, !annotation !822
  %disable_edc_leakage_controller.i202 = getelementptr inbounds %struct.smu7_hwmgr, ptr %902, i32 0, i32 105
  %904 = ptrtoint ptr %disable_edc_leakage_controller.i202 to i32
  call void @__asan_load1_noabort(i32 %904)
  %905 = load i8, ptr %disable_edc_leakage_controller.i202, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %905)
  %tobool.not.i203 = icmp eq i8 %905, 0
  br i1 %tobool.not.i203, label %if.end.i205, label %if.end43.smu7_update_edc_leakage_table.exit_crit_edge

if.end43.smu7_update_edc_leakage_table.exit_crit_edge: ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_edc_leakage_table.exit

if.end.i205:                                      ; preds = %if.end43
  %edc_hilo_leakage_offset_from_vbios.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %902, i32 0, i32 106
  %call.i204 = call i32 @atomctrl_get_edc_hilo_leakage_offset_table(ptr noundef %hwmgr, ptr noundef %edc_hilo_leakage_offset_from_vbios.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i204)
  %tobool1.not.i = icmp eq i32 %call.i204, 0
  br i1 %tobool1.not.i, label %if.end3.i, label %if.end.i205.smu7_update_edc_leakage_table.exit_crit_edge

if.end.i205.smu7_update_edc_leakage_table.exit_crit_edge: ; preds = %if.end.i205
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_edc_leakage_table.exit

if.end3.i:                                        ; preds = %if.end.i205
  %usEdcDidtLoDpm7TableOffset.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %902, i32 0, i32 106, i32 1
  %906 = ptrtoint ptr %usEdcDidtLoDpm7TableOffset.i to i32
  call void @__asan_load2_noabort(i32 %906)
  %907 = load i16, ptr %usEdcDidtLoDpm7TableOffset.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %907)
  %tobool5.not.i = icmp eq i16 %907, 0
  br i1 %tobool5.not.i, label %if.end3.i.if.end24.i_crit_edge, label %land.lhs.true.i206

if.end3.i.if.end24.i_crit_edge:                   ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end24.i

land.lhs.true.i206:                               ; preds = %if.end3.i
  %usEdcDidtHiDpm7TableOffset.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %902, i32 0, i32 106, i32 2
  %908 = ptrtoint ptr %usEdcDidtHiDpm7TableOffset.i to i32
  call void @__asan_load2_noabort(i32 %908)
  %909 = load i16, ptr %usEdcDidtHiDpm7TableOffset.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %909)
  %tobool8.not.i = icmp eq i16 %909, 0
  br i1 %tobool8.not.i, label %land.lhs.true.i206.if.end24.i_crit_edge, label %if.then9.i209

land.lhs.true.i206.if.end24.i_crit_edge:          ; preds = %land.lhs.true.i206
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end24.i

if.then9.i209:                                    ; preds = %land.lhs.true.i206
  %call10.i207 = call i32 @atomctrl_read_efuse(ptr noundef %hwmgr, i16 noundef zeroext 454, i16 noundef zeroext 463, ptr noundef nonnull %efuse.i) #15
  %910 = ptrtoint ptr %efuse.i to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load i32, ptr %efuse.i, align 4
  %912 = ptrtoint ptr %edc_hilo_leakage_offset_from_vbios.i to i32
  call void @__asan_load2_noabort(i32 %912)
  %913 = load i16, ptr %edc_hilo_leakage_offset_from_vbios.i, align 2
  %conv12.i = zext i16 %913 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %911, i32 %conv12.i)
  %cmp.i208 = icmp ult i32 %911, %conv12.i
  %usEdcDidtLoDpm7TableOffset.usEdcDidtHiDpm7TableOffset.i = select i1 %cmp.i208, ptr %usEdcDidtLoDpm7TableOffset.i, ptr %usEdcDidtHiDpm7TableOffset.i
  %914 = ptrtoint ptr %usEdcDidtLoDpm7TableOffset.usEdcDidtHiDpm7TableOffset.i to i32
  call void @__asan_load2_noabort(i32 %914)
  %offset.0.i = load i16, ptr %usEdcDidtLoDpm7TableOffset.usEdcDidtHiDpm7TableOffset.i, align 2
  %edc_leakage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %902, i32 0, i32 107
  %call20.i = call i32 @atomctrl_get_edc_leakage_table(ptr noundef %hwmgr, ptr noundef %edc_leakage_table.i, i16 noundef zeroext %offset.0.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20.i)
  %tobool21.not.i = icmp eq i32 %call20.i, 0
  br i1 %tobool21.not.i, label %if.then9.i209.if.end24.i_crit_edge, label %if.then9.i209.smu7_update_edc_leakage_table.exit_crit_edge

if.then9.i209.smu7_update_edc_leakage_table.exit_crit_edge: ; preds = %if.then9.i209
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_edc_leakage_table.exit

if.then9.i209.if.end24.i_crit_edge:               ; preds = %if.then9.i209
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end24.i

if.end24.i:                                       ; preds = %if.then9.i209.if.end24.i_crit_edge, %land.lhs.true.i206.if.end24.i_crit_edge, %if.end3.i.if.end24.i_crit_edge
  br label %smu7_update_edc_leakage_table.exit

smu7_update_edc_leakage_table.exit:               ; preds = %if.end24.i, %if.then9.i209.smu7_update_edc_leakage_table.exit_crit_edge, %if.end.i205.smu7_update_edc_leakage_table.exit_crit_edge, %if.end43.smu7_update_edc_leakage_table.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %if.end24.i ], [ 0, %if.end43.smu7_update_edc_leakage_table.exit_crit_edge ], [ %call.i204, %if.end.i205.smu7_update_edc_leakage_table.exit_crit_edge ], [ %call20.i, %if.then9.i209.smu7_update_edc_leakage_table.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %efuse.i) #15
  br label %cleanup

cleanup:                                          ; preds = %smu7_update_edc_leakage_table.exit, %do.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end ], [ -12, %entry.cleanup_crit_edge ], [ %retval.0.i, %smu7_update_edc_leakage_table.exit ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_hwmgr_backend_fini(ptr nocapture noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %vddc_dep_on_dal_pwrl = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 4
  %0 = ptrtoint ptr %vddc_dep_on_dal_pwrl to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %vddc_dep_on_dal_pwrl, align 4
  tail call void @kfree(ptr noundef %1) #15
  %2 = ptrtoint ptr %vddc_dep_on_dal_pwrl to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %vddc_dep_on_dal_pwrl, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %3 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %backend, align 4
  tail call void @kfree(ptr noundef %4) #15
  %5 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr null, ptr %backend, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_setup_asic_task(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend.i, align 4
  %device.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %2 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %device.i.i, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %write_register.i.i = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %write_register.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write_register.i.i, align 4
  tail call void %7(ptr noundef %3, i32 noundef 2705, i32 noundef 159) #15
  %8 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %device.i.i, align 4
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %9, align 4
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 4
  %call.i.i = tail call i32 %13(ptr noundef %9, i32 noundef 2706) #15
  %MC.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 39, i32 2
  %14 = ptrtoint ptr %MC.i.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %call.i.i, ptr %MC.i.i, align 4
  %need_long_memory_training.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 88
  %15 = ptrtoint ptr %need_long_memory_training.i to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 0, ptr %need_long_memory_training.i, align 1
  %16 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %device.i.i, align 4
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %17, align 4
  %write_register.i = getelementptr inbounds %struct.cgs_ops, ptr %19, i32 0, i32 1
  %20 = ptrtoint ptr %write_register.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %write_register.i, align 4
  tail call void %21(ptr noundef %17, i32 noundef 2705, i32 noundef 13) #15
  %22 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %device.i.i, align 4
  %24 = ptrtoint ptr %23 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %23, align 4
  %26 = ptrtoint ptr %25 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %25, align 4
  %call5.i = tail call i32 %27(ptr noundef %23, i32 noundef 2706) #15
  %and.i = and i32 %call5.i, 8388608
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  %mem_latency_high13.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 99
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %entry
  %28 = ptrtoint ptr %mem_latency_high13.i to i32
  call void @__asan_store2_noabort(i32 %28)
  store i16 45, ptr %mem_latency_high13.i, align 4
  %mem_latency_low.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 100
  %29 = ptrtoint ptr %mem_latency_low.i to i32
  call void @__asan_store2_noabort(i32 %29)
  store i16 35, ptr %mem_latency_low.i, align 2
  %chip_id.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %30 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %chip_id.i, align 4
  %.off.i = add i32 %31, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %.off.i)
  %switch.i = icmp ult i32 %.off.i, 3
  br i1 %switch.i, label %if.then.i.if.end26.sink.split.i_crit_edge, label %if.then.i.smu7_check_mc_firmware.exit_crit_edge

if.then.i.smu7_check_mc_firmware.exit_crit_edge:  ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_check_mc_firmware.exit

if.then.i.if.end26.sink.split.i_crit_edge:        ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26.sink.split.i

if.else.i:                                        ; preds = %entry
  %32 = ptrtoint ptr %mem_latency_high13.i to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 330, ptr %mem_latency_high13.i, align 4
  %mem_latency_low14.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 100
  %33 = ptrtoint ptr %mem_latency_low14.i to i32
  call void @__asan_store2_noabort(i32 %33)
  store i16 330, ptr %mem_latency_low14.i, align 2
  %chip_id15.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %34 = ptrtoint ptr %chip_id15.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %chip_id15.i, align 4
  %.off1.i = add i32 %35, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %.off1.i)
  %switch2.i = icmp ult i32 %.off1.i, 3
  br i1 %switch2.i, label %if.else.i.if.end26.sink.split.i_crit_edge, label %if.else.i.smu7_check_mc_firmware.exit_crit_edge

if.else.i.smu7_check_mc_firmware.exit_crit_edge:  ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_check_mc_firmware.exit

if.else.i.if.end26.sink.split.i_crit_edge:        ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26.sink.split.i

if.end26.sink.split.i:                            ; preds = %if.else.i.if.end26.sink.split.i_crit_edge, %if.then.i.if.end26.sink.split.i_crit_edge
  %.sink.i = phi i16 [ 775, %if.then.i.if.end26.sink.split.i_crit_edge ], [ 776, %if.else.i.if.end26.sink.split.i_crit_edge ]
  %call24.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext %.sink.i, ptr noundef null) #15
  br label %smu7_check_mc_firmware.exit

smu7_check_mc_firmware.exit:                      ; preds = %if.end26.sink.split.i, %if.else.i.smu7_check_mc_firmware.exit_crit_edge, %if.then.i.smu7_check_mc_firmware.exit_crit_edge
  %36 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %backend.i, align 4
  %38 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %device.i.i, align 4
  %40 = ptrtoint ptr %39 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %39, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %41, i32 0, i32 2
  %42 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = tail call i32 %43(ptr noundef %39, i32 noundef 1, i32 noundef -1068498624) #15
  %clock_registers.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11
  %44 = ptrtoint ptr %clock_registers.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %call.i, ptr %clock_registers.i, align 4
  %45 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %device.i.i, align 4
  %47 = ptrtoint ptr %46 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %46, align 4
  %read_ind_register4.i = getelementptr inbounds %struct.cgs_ops, ptr %48, i32 0, i32 2
  %49 = ptrtoint ptr %read_ind_register4.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %read_ind_register4.i, align 4
  %call6.i = tail call i32 %50(ptr noundef %46, i32 noundef 1, i32 noundef -1068498620) #15
  %vCG_SPLL_FUNC_CNTL_2.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 1
  %51 = ptrtoint ptr %vCG_SPLL_FUNC_CNTL_2.i to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 %call6.i, ptr %vCG_SPLL_FUNC_CNTL_2.i, align 4
  %52 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %device.i.i, align 4
  %54 = ptrtoint ptr %53 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %53, align 4
  %read_ind_register10.i = getelementptr inbounds %struct.cgs_ops, ptr %55, i32 0, i32 2
  %56 = ptrtoint ptr %read_ind_register10.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %read_ind_register10.i, align 4
  %call12.i = tail call i32 %57(ptr noundef %53, i32 noundef 1, i32 noundef -1068498616) #15
  %vCG_SPLL_FUNC_CNTL_3.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 2
  %58 = ptrtoint ptr %vCG_SPLL_FUNC_CNTL_3.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %call12.i, ptr %vCG_SPLL_FUNC_CNTL_3.i, align 4
  %59 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %device.i.i, align 4
  %61 = ptrtoint ptr %60 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %60, align 4
  %read_ind_register16.i = getelementptr inbounds %struct.cgs_ops, ptr %62, i32 0, i32 2
  %63 = ptrtoint ptr %read_ind_register16.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %read_ind_register16.i, align 4
  %call18.i = tail call i32 %64(ptr noundef %60, i32 noundef 1, i32 noundef -1068498612) #15
  %vCG_SPLL_FUNC_CNTL_4.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 3
  %65 = ptrtoint ptr %vCG_SPLL_FUNC_CNTL_4.i to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %call18.i, ptr %vCG_SPLL_FUNC_CNTL_4.i, align 4
  %66 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %device.i.i, align 4
  %68 = ptrtoint ptr %67 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %67, align 4
  %read_ind_register22.i = getelementptr inbounds %struct.cgs_ops, ptr %69, i32 0, i32 2
  %70 = ptrtoint ptr %read_ind_register22.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %read_ind_register22.i, align 4
  %call24.i107 = tail call i32 %71(ptr noundef %67, i32 noundef 1, i32 noundef -1068498588) #15
  %vCG_SPLL_SPREAD_SPECTRUM.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 4
  %72 = ptrtoint ptr %vCG_SPLL_SPREAD_SPECTRUM.i to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %call24.i107, ptr %vCG_SPLL_SPREAD_SPECTRUM.i, align 4
  %73 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %device.i.i, align 4
  %75 = ptrtoint ptr %74 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %74, align 4
  %read_ind_register28.i = getelementptr inbounds %struct.cgs_ops, ptr %76, i32 0, i32 2
  %77 = ptrtoint ptr %read_ind_register28.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %read_ind_register28.i, align 4
  %call30.i = tail call i32 %78(ptr noundef %74, i32 noundef 1, i32 noundef -1068498584) #15
  %vCG_SPLL_SPREAD_SPECTRUM_2.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 5
  %79 = ptrtoint ptr %vCG_SPLL_SPREAD_SPECTRUM_2.i to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 %call30.i, ptr %vCG_SPLL_SPREAD_SPECTRUM_2.i, align 4
  %80 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %device.i.i, align 4
  %82 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %81, align 4
  %84 = ptrtoint ptr %83 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %83, align 4
  %call35.i = tail call i32 %85(ptr noundef %81, i32 noundef 2793) #15
  %vDLL_CNTL.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 6
  %86 = ptrtoint ptr %vDLL_CNTL.i to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %call35.i, ptr %vDLL_CNTL.i, align 4
  %87 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %device.i.i, align 4
  %89 = ptrtoint ptr %88 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %88, align 4
  %91 = ptrtoint ptr %90 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %90, align 4
  %call41.i = tail call i32 %92(ptr noundef %88, i32 noundef 2792) #15
  %vMCLK_PWRMGT_CNTL.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 7
  %93 = ptrtoint ptr %vMCLK_PWRMGT_CNTL.i to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 %call41.i, ptr %vMCLK_PWRMGT_CNTL.i, align 4
  %94 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %device.i.i, align 4
  %96 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %95, align 4
  %98 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %97, align 4
  %call47.i = tail call i32 %99(ptr noundef %95, i32 noundef 2800) #15
  %vMPLL_AD_FUNC_CNTL.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 8
  %100 = ptrtoint ptr %vMPLL_AD_FUNC_CNTL.i to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %call47.i, ptr %vMPLL_AD_FUNC_CNTL.i, align 4
  %101 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %device.i.i, align 4
  %103 = ptrtoint ptr %102 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %102, align 4
  %105 = ptrtoint ptr %104 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %104, align 4
  %call53.i = tail call i32 %106(ptr noundef %102, i32 noundef 2801) #15
  %vMPLL_DQ_FUNC_CNTL.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 9
  %107 = ptrtoint ptr %vMPLL_DQ_FUNC_CNTL.i to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 %call53.i, ptr %vMPLL_DQ_FUNC_CNTL.i, align 4
  %108 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %device.i.i, align 4
  %110 = ptrtoint ptr %109 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %109, align 4
  %112 = ptrtoint ptr %111 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %111, align 4
  %call59.i = tail call i32 %113(ptr noundef %109, i32 noundef 2797) #15
  %vMPLL_FUNC_CNTL.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 10
  %114 = ptrtoint ptr %vMPLL_FUNC_CNTL.i to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 %call59.i, ptr %vMPLL_FUNC_CNTL.i, align 4
  %115 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %device.i.i, align 4
  %117 = ptrtoint ptr %116 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %116, align 4
  %119 = ptrtoint ptr %118 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %118, align 4
  %call65.i = tail call i32 %120(ptr noundef %116, i32 noundef 2798) #15
  %vMPLL_FUNC_CNTL_1.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 11
  %121 = ptrtoint ptr %vMPLL_FUNC_CNTL_1.i to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %call65.i, ptr %vMPLL_FUNC_CNTL_1.i, align 4
  %122 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %device.i.i, align 4
  %124 = ptrtoint ptr %123 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %123, align 4
  %126 = ptrtoint ptr %125 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %125, align 4
  %call71.i = tail call i32 %127(ptr noundef %123, i32 noundef 2799) #15
  %vMPLL_FUNC_CNTL_2.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 12
  %128 = ptrtoint ptr %vMPLL_FUNC_CNTL_2.i to i32
  call void @__asan_store4_noabort(i32 %128)
  store i32 %call71.i, ptr %vMPLL_FUNC_CNTL_2.i, align 4
  %129 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %device.i.i, align 4
  %131 = ptrtoint ptr %130 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %130, align 4
  %133 = ptrtoint ptr %132 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %132, align 4
  %call77.i = tail call i32 %134(ptr noundef %130, i32 noundef 2803) #15
  %vMPLL_SS1.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 13
  %135 = ptrtoint ptr %vMPLL_SS1.i to i32
  call void @__asan_store4_noabort(i32 %135)
  store i32 %call77.i, ptr %vMPLL_SS1.i, align 4
  %136 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %device.i.i, align 4
  %138 = ptrtoint ptr %137 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %137, align 4
  %140 = ptrtoint ptr %139 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %139, align 4
  %call83.i = tail call i32 %141(ptr noundef %137, i32 noundef 2804) #15
  %vMPLL_SS2.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %37, i32 0, i32 11, i32 14
  %142 = ptrtoint ptr %vMPLL_SS2.i to i32
  call void @__asan_store4_noabort(i32 %142)
  store i32 %call83.i, ptr %vMPLL_SS2.i, align 4
  %143 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %backend.i, align 4
  %145 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %hwmgr, align 4
  %vram_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %146, i32 0, i32 62, i32 21
  %147 = ptrtoint ptr %vram_type.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %vram_type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %148)
  %cmp.i = icmp eq i32 %148, 5
  %is_memory_gddr5.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %144, i32 0, i32 12
  %frombool.i = zext i1 %cmp.i to i8
  %149 = ptrtoint ptr %is_memory_gddr5.i to i32
  call void @__asan_store1_noabort(i32 %149)
  store i8 %frombool.i, ptr %is_memory_gddr5.i, align 4
  %150 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %device.i.i, align 4
  %152 = ptrtoint ptr %151 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %151, align 4
  %write_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %153, i32 0, i32 3
  %154 = ptrtoint ptr %write_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %write_ind_register.i, align 4
  %read_ind_register.i110 = getelementptr inbounds %struct.cgs_ops, ptr %153, i32 0, i32 2
  %156 = ptrtoint ptr %read_ind_register.i110 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %read_ind_register.i110, align 4
  %call.i111 = tail call i32 %157(ptr noundef %151, i32 noundef 1, i32 noundef -1071644672) #15
  %or.i = or i32 %call.i111, 2
  tail call void %155(ptr noundef %151, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or.i) #15
  %158 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %backend.i, align 4
  %uvd_power_gated.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %159, i32 0, i32 86
  %160 = ptrtoint ptr %uvd_power_gated.i to i32
  call void @__asan_store1_noabort(i32 %160)
  store i8 0, ptr %uvd_power_gated.i, align 1
  %vce_power_gated.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %159, i32 0, i32 87
  %161 = ptrtoint ptr %vce_power_gated.i to i32
  call void @__asan_store1_noabort(i32 %161)
  store i8 0, ptr %vce_power_gated.i, align 2
  %162 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %device.i.i, align 4
  %164 = ptrtoint ptr %163 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %163, align 4
  %write_register.i114 = getelementptr inbounds %struct.cgs_ops, ptr %165, i32 0, i32 1
  %166 = ptrtoint ptr %write_register.i114 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %write_register.i114, align 4
  tail call void %167(ptr noundef %163, i32 noundef 2705, i32 noundef 159) #15
  %168 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %device.i.i, align 4
  %170 = ptrtoint ptr %169 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %169, align 4
  %172 = ptrtoint ptr %171 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %171, align 4
  %call.i115 = tail call i32 %173(ptr noundef %169, i32 noundef 2706) #15
  %174 = ptrtoint ptr %MC.i.i to i32
  call void @__asan_store4_noabort(i32 %174)
  store i32 %call.i115, ptr %MC.i.i, align 4
  %175 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %backend.i, align 4
  %low_sclk_interrupt_threshold.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %176, i32 0, i32 83
  %177 = ptrtoint ptr %low_sclk_interrupt_threshold.i to i32
  call void @__asan_store4_noabort(i32 %177)
  store i32 0, ptr %low_sclk_interrupt_threshold.i, align 4
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_power_state_size(ptr nocapture noundef readnone %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 56
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_apply_state_adjust_rules(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef %request_ps, ptr nocapture noundef readnone %current_ps) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %request_ps, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %entry.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

entry.cast_phw_smu7_power_state.exit_crit_edge:   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %entry
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %entry.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %hardware, %entry.cast_phw_smu7_power_state.exit_crit_edge ]
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %4 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %6 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %pptable, align 4
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %request_ps, i32 0, i32 3
  %8 = ptrtoint ptr %classification to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %classification, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp = icmp eq i32 %9, 1
  %battery_state = getelementptr inbounds %struct.smu7_hwmgr, ptr %5, i32 0, i32 33
  %frombool = zext i1 %cmp to i8
  %10 = ptrtoint ptr %battery_state to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 %frombool, ptr %battery_state, align 1
  %mclk_ignore_signal = getelementptr inbounds %struct.smu7_hwmgr, ptr %5, i32 0, i32 34
  %11 = ptrtoint ptr %mclk_ignore_signal to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %mclk_ignore_signal, align 2
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %12 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %13)
  %cmp2 = icmp eq i16 %13, 2
  br i1 %cmp2, label %cast_phw_smu7_power_state.exit.do.end10_crit_edge, label %if.then

cast_phw_smu7_power_state.exit.do.end10_crit_edge: ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end10

if.then:                                          ; preds = %cast_phw_smu7_power_state.exit
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_apply_state_adjust_rules._rs, ptr noundef nonnull @__func__.smu7_apply_state_adjust_rules) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %if.then.do.end10_crit_edge, label %do.end

if.then.do.end10_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end10

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call7 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.72) #18
  br label %do.end10

do.end10:                                         ; preds = %do.end, %if.then.do.end10_crit_edge, %cast_phw_smu7_power_state.exit.do.end10_crit_edge
  %ac_power = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 23
  %14 = ptrtoint ptr %ac_power to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %ac_power, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool11.not = icmp eq i8 %15, 0
  %max_clock_voltage_on_ac = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8
  %max_clock_voltage_on_dc = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 7
  %cond = select i1 %tobool11.not, ptr %max_clock_voltage_on_dc, ptr %max_clock_voltage_on_ac
  br i1 %tobool11.not, label %for.cond.preheader, label %do.end10.if.end42_crit_edge

do.end10.if.end42_crit_edge:                      ; preds = %do.end10
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42

for.cond.preheader:                               ; preds = %do.end10
  %16 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %16)
  %17 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %17)
  %cmp20529.not = icmp eq i16 %17, 0
  br i1 %cmp20529.not, label %for.cond.preheader.if.end42_crit_edge, label %for.body.lr.ph

for.cond.preheader.if.end42_crit_edge:            ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %mclk22 = getelementptr inbounds %struct.phm_clock_and_voltage_limits, ptr %cond, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0530 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.0530
  %18 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx, align 4
  %20 = ptrtoint ptr %mclk22 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %mclk22, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %21)
  %cmp23 = icmp ugt i32 %19, %21
  br i1 %cmp23, label %if.then25, label %for.body.if.end30_crit_edge

for.body.if.end30_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end30

if.then25:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %22 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %arrayidx, align 4
  br label %if.end30

if.end30:                                         ; preds = %if.then25, %for.body.if.end30_crit_edge
  %engine_clock = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.0530, i32 1
  %23 = ptrtoint ptr %engine_clock to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %engine_clock, align 4
  %25 = ptrtoint ptr %cond to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %cond, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %24, i32 %26)
  %cmp34 = icmp ugt i32 %24, %26
  br i1 %cmp34, label %if.then36, label %if.end30.for.inc_crit_edge

if.end30.for.inc_crit_edge:                       ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then36:                                        ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #17
  %27 = ptrtoint ptr %engine_clock to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %engine_clock, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then36, %if.end30.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0530, 1
  %28 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %28)
  %29 = load i16, ptr %performance_level_count, align 4
  %conv19 = zext i16 %29 to i32
  %cmp20 = icmp ult i32 %inc, %conv19
  br i1 %cmp20, label %for.inc.for.body_crit_edge, label %for.inc.if.end42_crit_edge

for.inc.if.end42_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

if.end42:                                         ; preds = %for.inc.if.end42_crit_edge, %for.cond.preheader.if.end42_crit_edge, %do.end10.if.end42_crit_edge
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %30 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %display_config, align 4
  %min_core_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %31, i32 0, i32 8
  %32 = ptrtoint ptr %min_core_set_clock to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %min_core_set_clock, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %31, i32 0, i32 7
  %34 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %min_mem_set_clock, align 4
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %36 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %37, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i485.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i485.not, label %if.end42.if.end77_crit_edge, label %if.then45

if.end42.if.end77_crit_edge:                      ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end77

if.then45:                                        ; preds = %if.end42
  %38 = ptrtoint ptr %max_clock_voltage_on_ac to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %max_clock_voltage_on_ac, align 4
  %mul = mul i32 %39, 75
  %div = udiv i32 %mul, 100
  %40 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %7, align 4
  %42 = ptrtoint ptr %41 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %41, align 4
  br label %for.cond50

for.cond50:                                       ; preds = %for.body53.for.cond50_crit_edge, %if.then45
  %count.0.in = phi i32 [ %43, %if.then45 ], [ %count.0, %for.body53.for.cond50_crit_edge ]
  %count.0 = add i32 %count.0.in, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %count.0)
  %cmp51 = icmp sgt i32 %count.0, -1
  br i1 %cmp51, label %for.body53, label %if.then68

for.body53:                                       ; preds = %for.cond50
  %arrayidx55 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %41, i32 0, i32 1, i32 %count.0
  %44 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx55, align 4
  %cmp56.not = icmp ult i32 %div, %45
  br i1 %cmp56.not, label %for.body53.for.cond50_crit_edge, label %for.body53.if.end73_crit_edge

for.body53.if.end73_crit_edge:                    ; preds = %for.body53
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end73

for.body53.for.cond50_crit_edge:                  ; preds = %for.body53
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond50

if.then68:                                        ; preds = %for.cond50
  call void @__sanitizer_cov_trace_pc() #17
  %entries70 = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %41, i32 0, i32 1
  %46 = ptrtoint ptr %entries70 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %entries70, align 4
  br label %if.end73

if.end73:                                         ; preds = %if.then68, %for.body53.if.end73_crit_edge
  %stable_pstate_sclk.1 = phi i32 [ %47, %if.then68 ], [ %45, %for.body53.if.end73_crit_edge ]
  %mclk74 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 1
  %48 = ptrtoint ptr %mclk74 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %mclk74, align 4
  br label %if.end77

if.end77:                                         ; preds = %if.end73, %if.end42.if.end77_crit_edge
  %minimum_clocks.sroa.0.0 = phi i32 [ %stable_pstate_sclk.1, %if.end73 ], [ %33, %if.end42.if.end77_crit_edge ]
  %minimum_clocks.sroa.8.0 = phi i32 [ %49, %if.end73 ], [ %35, %if.end42.if.end77_crit_edge ]
  %max_limits.0 = phi ptr [ %max_clock_voltage_on_ac, %if.end73 ], [ %cond, %if.end42.if.end77_crit_edge ]
  %stable_pstate_sclk.2 = phi i32 [ %stable_pstate_sclk.1, %if.end73 ], [ 0, %if.end42.if.end77_crit_edge ]
  %stable_pstate_mclk.0 = phi i32 [ %49, %if.end73 ], [ 0, %if.end42.if.end77_crit_edge ]
  %and1.i487 = and i32 %37, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i487)
  %cmp.i488 = icmp ne i32 %and1.i487, 0
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %31, i32 0, i32 4
  %50 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %51)
  %cmp84 = icmp ugt i32 %51, 1
  br i1 %cmp84, label %land.lhs.true, label %lor.rhs

land.lhs.true:                                    ; preds = %if.end77
  %multi_monitor_in_sync = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %31, i32 0, i32 14
  %52 = ptrtoint ptr %multi_monitor_in_sync to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %multi_monitor_in_sync, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %53)
  %tobool87.not = icmp eq i8 %53, 0
  br i1 %tobool87.not, label %if.end116.thread511, label %land.lhs.true.land.rhs_crit_edge

land.lhs.true.land.rhs_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.rhs

if.end116.thread511:                              ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  %performance_levels117514 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7
  %engine_clock119515 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 0, i32 1
  %54 = ptrtoint ptr %engine_clock119515 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %engine_clock119515, align 4
  %56 = ptrtoint ptr %performance_levels117514 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %performance_levels117514, align 4
  br label %land.lhs.true125

lor.rhs:                                          ; preds = %if.end77
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %tobool90.not = icmp eq i32 %51, 0
  br i1 %tobool90.not, label %if.then106, label %lor.rhs.land.rhs_crit_edge

lor.rhs.land.rhs_crit_edge:                       ; preds = %lor.rhs
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.rhs

land.rhs:                                         ; preds = %lor.rhs.land.rhs_crit_edge, %land.lhs.true.land.rhs_crit_edge
  %min_vblank_time = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %31, i32 0, i32 13
  %58 = ptrtoint ptr %min_vblank_time to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %min_vblank_time, align 4
  %60 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %backend, align 4
  %chip_id.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %62 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %chip_id.i, align 4
  %64 = zext i32 %63 to i64
  call void @__sanitizer_cov_trace_switch(i64 %64, ptr @__sancov_gen_cov_switch_values.478)
  switch i32 %63, label %sw.default.i [
    i32 15, label %land.rhs.sw.bb.i_crit_edge
    i32 16, label %land.rhs.sw.bb.i_crit_edge546
    i32 17, label %land.rhs.sw.bb.i_crit_edge547
    i32 18, label %land.rhs.if.end116_crit_edge
  ]

land.rhs.if.end116_crit_edge:                     ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end116

land.rhs.sw.bb.i_crit_edge547:                    ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb.i

land.rhs.sw.bb.i_crit_edge546:                    ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb.i

land.rhs.sw.bb.i_crit_edge:                       ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb.i

sw.bb.i:                                          ; preds = %land.rhs.sw.bb.i_crit_edge, %land.rhs.sw.bb.i_crit_edge546, %land.rhs.sw.bb.i_crit_edge547
  %is_kicker.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 27
  %65 = ptrtoint ptr %is_kicker.i to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %is_kicker.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %66)
  %tobool.not.i489 = icmp ne i8 %66, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %63)
  %cmp.i490 = icmp eq i32 %63, 17
  %or.cond.i = select i1 %tobool.not.i489, i1 true, i1 %cmp.i490
  %is_memory_gddr5.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %61, i32 0, i32 12
  %67 = ptrtoint ptr %is_memory_gddr5.i to i32
  call void @__asan_load1_noabort(i32 %67)
  %68 = load i8, ptr %is_memory_gddr5.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %68)
  %tobool2.not.i = icmp eq i8 %68, 0
  br i1 %or.cond.i, label %if.then.i491, label %if.else.i

if.then.i491:                                     ; preds = %sw.bb.i
  call void @__sanitizer_cov_trace_pc() #17
  %cond.i = select i1 %tobool2.not.i, i32 150, i32 450
  br label %if.end116

if.else.i:                                        ; preds = %sw.bb.i
  call void @__sanitizer_cov_trace_pc() #17
  %cond5.i = select i1 %tobool2.not.i, i32 150, i32 200
  br label %if.end116

sw.default.i:                                     ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #17
  %is_memory_gddr57.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %61, i32 0, i32 12
  %69 = ptrtoint ptr %is_memory_gddr57.i to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %is_memory_gddr57.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %70)
  %tobool8.not.i = icmp eq i8 %70, 0
  %cond9.i = select i1 %tobool8.not.i, i32 150, i32 450
  br label %if.end116

if.then106:                                       ; preds = %lor.rhs
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %71 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %chip_id, align 4
  %73 = add i32 %72, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %73)
  %74 = icmp ult i32 %73, 4
  br i1 %74, label %if.then113, label %if.end116.thread

if.end116.thread:                                 ; preds = %if.then106
  call void @__sanitizer_cov_trace_pc() #17
  %performance_levels117501 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7
  %engine_clock119502 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 0, i32 1
  %75 = ptrtoint ptr %engine_clock119502 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %engine_clock119502, align 4
  br label %if.end140.sink.split

if.then113:                                       ; preds = %if.then106
  %77 = ptrtoint ptr %mclk_ignore_signal to i32
  call void @__asan_store1_noabort(i32 %77)
  store i8 1, ptr %mclk_ignore_signal, align 2
  %performance_levels117506 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7
  %engine_clock119507 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 0, i32 1
  %78 = ptrtoint ptr %engine_clock119507 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %engine_clock119507, align 4
  %80 = ptrtoint ptr %performance_levels117506 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %performance_levels117506, align 4
  br i1 %cmp.i488, label %if.then113.land.lhs.true125_crit_edge, label %if.then113.if.end140_crit_edge

if.then113.if.end140_crit_edge:                   ; preds = %if.then113
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end140

if.then113.land.lhs.true125_crit_edge:            ; preds = %if.then113
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true125

if.end116:                                        ; preds = %sw.default.i, %if.else.i, %if.then.i491, %land.rhs.if.end116_crit_edge
  %switch_limit_us.0.i = phi i32 [ %cond9.i, %sw.default.i ], [ %cond.i, %if.then.i491 ], [ %cond5.i, %if.else.i ], [ 30, %land.rhs.if.end116_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %switch_limit_us.0.i, i32 %59)
  %cmp10.i = icmp ugt i32 %switch_limit_us.0.i, %59
  %spec.select498 = select i1 %cmp.i488, i1 true, i1 %cmp10.i
  %performance_levels117 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7
  %engine_clock119 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 0, i32 1
  %82 = ptrtoint ptr %engine_clock119 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %engine_clock119, align 4
  %84 = ptrtoint ptr %performance_levels117 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %performance_levels117, align 4
  br i1 %spec.select498, label %if.end116.land.lhs.true125_crit_edge, label %if.end116.if.end140_crit_edge

if.end116.if.end140_crit_edge:                    ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end140

if.end116.land.lhs.true125_crit_edge:             ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true125

land.lhs.true125:                                 ; preds = %if.end116.land.lhs.true125_crit_edge, %if.then113.land.lhs.true125_crit_edge, %if.end116.thread511
  %86 = phi i32 [ %81, %if.then113.land.lhs.true125_crit_edge ], [ %85, %if.end116.land.lhs.true125_crit_edge ], [ %57, %if.end116.thread511 ]
  %87 = phi i32 [ %79, %if.then113.land.lhs.true125_crit_edge ], [ %83, %if.end116.land.lhs.true125_crit_edge ], [ %55, %if.end116.thread511 ]
  %engine_clock119510 = phi ptr [ %engine_clock119507, %if.then113.land.lhs.true125_crit_edge ], [ %engine_clock119, %if.end116.land.lhs.true125_crit_edge ], [ %engine_clock119515, %if.end116.thread511 ]
  %performance_levels117509 = phi ptr [ %performance_levels117506, %if.then113.land.lhs.true125_crit_edge ], [ %performance_levels117, %if.end116.land.lhs.true125_crit_edge ], [ %performance_levels117514, %if.end116.thread511 ]
  %88 = phi i1 [ false, %if.then113.land.lhs.true125_crit_edge ], [ %cmp10.i, %if.end116.land.lhs.true125_crit_edge ], [ true, %if.end116.thread511 ]
  %chip_id126 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %89 = ptrtoint ptr %chip_id126 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %chip_id126, align 4
  %91 = add i32 %90, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %91)
  %92 = icmp ult i32 %91, 4
  br i1 %92, label %land.lhs.true125.if.end140_crit_edge, label %if.then133

land.lhs.true125.if.end140_crit_edge:             ; preds = %land.lhs.true125
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end140

if.then133:                                       ; preds = %land.lhs.true125
  call void @__sanitizer_cov_trace_pc() #17
  %93 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %93)
  %94 = load i16, ptr %performance_level_count, align 4
  %conv136 = zext i16 %94 to i32
  %sub137 = add nsw i32 %conv136, -1
  %arrayidx138 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %sub137
  br label %if.end140.sink.split

if.end140.sink.split:                             ; preds = %if.then133, %if.end116.thread
  %performance_levels117501.sink = phi ptr [ %performance_levels117501, %if.end116.thread ], [ %arrayidx138, %if.then133 ]
  %.ph = phi i32 [ %76, %if.end116.thread ], [ %87, %if.then133 ]
  %engine_clock119505.ph = phi ptr [ %engine_clock119502, %if.end116.thread ], [ %engine_clock119510, %if.then133 ]
  %performance_levels117504.ph = phi ptr [ %performance_levels117501, %if.end116.thread ], [ %performance_levels117509, %if.then133 ]
  %disable_mclk_switching.0.shrunk503.ph = phi i1 [ false, %if.end116.thread ], [ true, %if.then133 ]
  %.ph542 = phi i1 [ false, %if.end116.thread ], [ %88, %if.then133 ]
  %95 = ptrtoint ptr %performance_levels117501.sink to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %performance_levels117501.sink, align 4
  br label %if.end140

if.end140:                                        ; preds = %if.end140.sink.split, %land.lhs.true125.if.end140_crit_edge, %if.end116.if.end140_crit_edge, %if.then113.if.end140_crit_edge
  %97 = phi i32 [ %83, %if.end116.if.end140_crit_edge ], [ %87, %land.lhs.true125.if.end140_crit_edge ], [ %79, %if.then113.if.end140_crit_edge ], [ %.ph, %if.end140.sink.split ]
  %engine_clock119505 = phi ptr [ %engine_clock119, %if.end116.if.end140_crit_edge ], [ %engine_clock119510, %land.lhs.true125.if.end140_crit_edge ], [ %engine_clock119507, %if.then113.if.end140_crit_edge ], [ %engine_clock119505.ph, %if.end140.sink.split ]
  %performance_levels117504 = phi ptr [ %performance_levels117, %if.end116.if.end140_crit_edge ], [ %performance_levels117509, %land.lhs.true125.if.end140_crit_edge ], [ %performance_levels117506, %if.then113.if.end140_crit_edge ], [ %performance_levels117504.ph, %if.end140.sink.split ]
  %disable_mclk_switching.0.shrunk503 = phi i1 [ false, %if.end116.if.end140_crit_edge ], [ true, %land.lhs.true125.if.end140_crit_edge ], [ false, %if.then113.if.end140_crit_edge ], [ %disable_mclk_switching.0.shrunk503.ph, %if.end140.sink.split ]
  %98 = phi i1 [ false, %if.end116.if.end140_crit_edge ], [ %88, %land.lhs.true125.if.end140_crit_edge ], [ false, %if.then113.if.end140_crit_edge ], [ %.ph542, %if.end140.sink.split ]
  %mclk.0 = phi i32 [ %85, %if.end116.if.end140_crit_edge ], [ %86, %land.lhs.true125.if.end140_crit_edge ], [ %81, %if.then113.if.end140_crit_edge ], [ %96, %if.end140.sink.split ]
  call void @__sanitizer_cov_trace_cmp4(i32 %97, i32 %minimum_clocks.sroa.0.0)
  %cmp142 = icmp ult i32 %97, %minimum_clocks.sroa.0.0
  br i1 %cmp142, label %if.then144, label %if.end140.if.end155_crit_edge

if.end140.if.end155_crit_edge:                    ; preds = %if.end140
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end155

if.then144:                                       ; preds = %if.end140
  call void @__sanitizer_cov_trace_pc() #17
  %99 = ptrtoint ptr %max_limits.0 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %max_limits.0, align 4
  %101 = tail call i32 @llvm.umin.i32(i32 %minimum_clocks.sroa.0.0, i32 %100)
  br label %if.end155

if.end155:                                        ; preds = %if.then144, %if.end140.if.end155_crit_edge
  %sclk.0 = phi i32 [ %101, %if.then144 ], [ %97, %if.end140.if.end155_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %mclk.0, i32 %minimum_clocks.sroa.8.0)
  %cmp157 = icmp ult i32 %mclk.0, %minimum_clocks.sroa.8.0
  br i1 %cmp157, label %if.then159, label %if.end155.if.end170_crit_edge

if.end155.if.end170_crit_edge:                    ; preds = %if.end155
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end170

if.then159:                                       ; preds = %if.end155
  call void @__sanitizer_cov_trace_pc() #17
  %mclk161 = getelementptr inbounds %struct.phm_clock_and_voltage_limits, ptr %max_limits.0, i32 0, i32 1
  %102 = ptrtoint ptr %mclk161 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %mclk161, align 4
  %104 = tail call i32 @llvm.umin.i32(i32 %minimum_clocks.sroa.8.0, i32 %103)
  br label %if.end170

if.end170:                                        ; preds = %if.then159, %if.end155.if.end170_crit_edge
  %mclk.1 = phi i32 [ %104, %if.then159 ], [ %mclk.0, %if.end155.if.end170_crit_edge ]
  %105 = ptrtoint ptr %engine_clock119505 to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 %sclk.0, ptr %engine_clock119505, align 4
  %106 = ptrtoint ptr %performance_levels117504 to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %mclk.1, ptr %performance_levels117504, align 4
  %arrayidx178 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 1
  %engine_clock179 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 1, i32 1
  %107 = ptrtoint ptr %engine_clock179 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %engine_clock179, align 4
  %109 = tail call i32 @llvm.umax.i32(i32 %108, i32 %sclk.0)
  %110 = ptrtoint ptr %engine_clock179 to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %109, ptr %engine_clock179, align 4
  %111 = ptrtoint ptr %arrayidx178 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx178, align 4
  br i1 %disable_mclk_switching.0.shrunk503, label %if.then199, label %if.else296

if.then199:                                       ; preds = %if.end170
  %113 = tail call i32 @llvm.umax.i32(i32 %mclk.1, i32 %112)
  %chip_id210 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %114 = ptrtoint ptr %chip_id210 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %chip_id210, align 4
  %116 = add i32 %115, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %116)
  %117 = icmp ult i32 %116, 4
  br i1 %117, label %if.then217, label %if.then199.if.end280_crit_edge

if.then199.if.end280_crit_edge:                   ; preds = %if.then199
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end280

if.then217:                                       ; preds = %if.then199
  br i1 %98, label %if.then219, label %if.then217.if.end273_crit_edge

if.then217.if.end273_crit_edge:                   ; preds = %if.then217
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end273

if.then219:                                       ; preds = %if.then217
  %118 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %display_config, align 4
  %dce_tolerable_mclk_in_active_latency = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %119, i32 0, i32 19
  %120 = ptrtoint ptr %dce_tolerable_mclk_in_active_latency to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %dce_tolerable_mclk_in_active_latency, align 4
  %mclk_latency_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %5, i32 0, i32 3
  %122 = ptrtoint ptr %mclk_latency_table to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %mclk_latency_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %123)
  %cmp223531.not = icmp eq i32 %123, 0
  br i1 %cmp223531.not, label %if.then219.for.end260_crit_edge, label %if.then219.for.body225_crit_edge

if.then219.for.body225_crit_edge:                 ; preds = %if.then219
  br label %for.body225

if.then219.for.end260_crit_edge:                  ; preds = %if.then219
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end260

for.body225:                                      ; preds = %for.inc258.for.body225_crit_edge, %if.then219.for.body225_crit_edge
  %latency_allowed.0.off0534 = phi i1 [ %latency_allowed.1.off0, %for.inc258.for.body225_crit_edge ], [ false, %if.then219.for.body225_crit_edge ]
  %i.1532 = phi i32 [ %inc259, %for.inc258.for.body225_crit_edge ], [ 0, %if.then219.for.body225_crit_edge ]
  %latency229 = getelementptr %struct.smu7_hwmgr, ptr %5, i32 0, i32 3, i32 1, i32 %i.1532, i32 1
  %124 = ptrtoint ptr %latency229 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %latency229, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %125, i32 %121)
  %cmp230.not = icmp ugt i32 %125, %121
  br i1 %cmp230.not, label %for.body225.for.inc258_crit_edge, label %if.then232

for.body225.for.inc258_crit_edge:                 ; preds = %for.body225
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc258

if.then232:                                       ; preds = %for.body225
  %arrayidx228 = getelementptr %struct.smu7_hwmgr, ptr %5, i32 0, i32 3, i32 1, i32 %i.1532
  %126 = ptrtoint ptr %arrayidx228 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %arrayidx228, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %127, i32 %mclk.1)
  %cmp239.not = icmp ult i32 %127, %mclk.1
  call void @__sanitizer_cov_trace_cmp4(i32 %127, i32 %112)
  %cmp249.not = icmp ugt i32 %127, %112
  %or.cond522 = select i1 %cmp239.not, i1 true, i1 %cmp249.not
  br i1 %or.cond522, label %if.then232.for.inc258_crit_edge, label %if.then232.if.else270_crit_edge

if.then232.if.else270_crit_edge:                  ; preds = %if.then232
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else270

if.then232.for.inc258_crit_edge:                  ; preds = %if.then232
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc258

for.inc258:                                       ; preds = %if.then232.for.inc258_crit_edge, %for.body225.for.inc258_crit_edge
  %latency_allowed.1.off0 = phi i1 [ true, %if.then232.for.inc258_crit_edge ], [ %latency_allowed.0.off0534, %for.body225.for.inc258_crit_edge ]
  %inc259 = add nuw i32 %i.1532, 1
  %exitcond.not = icmp eq i32 %inc259, %123
  br i1 %exitcond.not, label %for.inc258.for.end260_crit_edge, label %for.inc258.for.body225_crit_edge

for.inc258.for.body225_crit_edge:                 ; preds = %for.inc258
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body225

for.inc258.for.end260_crit_edge:                  ; preds = %for.inc258
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end260

for.end260:                                       ; preds = %for.inc258.for.end260_crit_edge, %if.then219.for.end260_crit_edge
  %latency_allowed.0.off0.lcssa = phi i1 [ false, %if.then219.for.end260_crit_edge ], [ %latency_allowed.1.off0, %for.inc258.for.end260_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %123)
  %cmp264.not = icmp eq i32 %123, 0
  %brmerge = select i1 %cmp264.not, i1 true, i1 %latency_allowed.0.off0.lcssa
  br i1 %brmerge, label %for.end260.if.else270_crit_edge, label %for.end260.if.end273.sink.split_crit_edge

for.end260.if.end273.sink.split_crit_edge:        ; preds = %for.end260
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end273.sink.split

for.end260.if.else270_crit_edge:                  ; preds = %for.end260
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else270

if.else270:                                       ; preds = %for.end260.if.else270_crit_edge, %if.then232.if.else270_crit_edge
  %mclk.3521 = phi i32 [ %113, %for.end260.if.else270_crit_edge ], [ %127, %if.then232.if.else270_crit_edge ]
  br label %if.end273.sink.split

if.end273.sink.split:                             ; preds = %if.else270, %for.end260.if.end273.sink.split_crit_edge
  %.sink = phi i8 [ 0, %if.else270 ], [ 1, %for.end260.if.end273.sink.split_crit_edge ]
  %mclk.4.ph = phi i32 [ %mclk.3521, %if.else270 ], [ %113, %for.end260.if.end273.sink.split_crit_edge ]
  %128 = ptrtoint ptr %mclk_ignore_signal to i32
  call void @__asan_store1_noabort(i32 %128)
  store i8 %.sink, ptr %mclk_ignore_signal, align 2
  br label %if.end273

if.end273:                                        ; preds = %if.end273.sink.split, %if.then217.if.end273_crit_edge
  %mclk.4 = phi i32 [ %113, %if.then217.if.end273_crit_edge ], [ %mclk.4.ph, %if.end273.sink.split ]
  br i1 %cmp.i488, label %if.then275, label %if.end273.if.end280_crit_edge

if.end273.if.end280_crit_edge:                    ; preds = %if.end273
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end280

if.then275:                                       ; preds = %if.end273
  call void @__sanitizer_cov_trace_pc() #17
  %129 = ptrtoint ptr %arrayidx178 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %arrayidx178, align 4
  br label %if.end280

if.end280:                                        ; preds = %if.then275, %if.end273.if.end280_crit_edge, %if.then199.if.end280_crit_edge
  %mclk.5 = phi i32 [ %130, %if.then275 ], [ %mclk.4, %if.end273.if.end280_crit_edge ], [ %113, %if.then199.if.end280_crit_edge ]
  %131 = ptrtoint ptr %performance_levels117504 to i32
  call void @__asan_store4_noabort(i32 %131)
  store i32 %mclk.5, ptr %performance_levels117504, align 4
  %132 = ptrtoint ptr %chip_id210 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %chip_id210, align 4
  %134 = add i32 %133, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %134)
  %135 = icmp ult i32 %134, 4
  br i1 %135, label %if.end280.if.end313_crit_edge, label %if.end280.if.end313.sink.split_crit_edge

if.end280.if.end313.sink.split_crit_edge:         ; preds = %if.end280
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end313.sink.split

if.end280.if.end313_crit_edge:                    ; preds = %if.end280
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end313

if.else296:                                       ; preds = %if.end170
  call void @__sanitizer_cov_trace_cmp4(i32 %112, i32 %mclk.1)
  %cmp303 = icmp ult i32 %112, %mclk.1
  br i1 %cmp303, label %if.else296.if.end313.sink.split_crit_edge, label %if.else296.if.end313_crit_edge

if.else296.if.end313_crit_edge:                   ; preds = %if.else296
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end313

if.else296.if.end313.sink.split_crit_edge:        ; preds = %if.else296
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end313.sink.split

if.end313.sink.split:                             ; preds = %if.else296.if.end313.sink.split_crit_edge, %if.end280.if.end313.sink.split_crit_edge
  %mclk.1.sink = phi i32 [ %mclk.5, %if.end280.if.end313.sink.split_crit_edge ], [ %mclk.1, %if.else296.if.end313.sink.split_crit_edge ]
  %136 = ptrtoint ptr %arrayidx178 to i32
  call void @__asan_store4_noabort(i32 %136)
  store i32 %mclk.1.sink, ptr %arrayidx178, align 4
  br label %if.end313

if.end313:                                        ; preds = %if.end313.sink.split, %if.else296.if.end313_crit_edge, %if.end280.if.end313_crit_edge
  %137 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %arrayidx.i, align 4
  %and1.i493 = and i32 %138, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i493)
  %cmp.i494.not = icmp eq i32 %and1.i493, 0
  br i1 %cmp.i494.not, label %if.end313.if.end340_crit_edge, label %for.cond319.preheader

if.end313.if.end340_crit_edge:                    ; preds = %if.end313
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end340

for.cond319.preheader:                            ; preds = %if.end313
  %139 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %139)
  %140 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %140)
  %cmp322538.not = icmp eq i16 %140, 0
  br i1 %cmp322538.not, label %for.cond319.preheader.if.end340_crit_edge, label %for.body324.lr.ph

for.cond319.preheader.if.end340_crit_edge:        ; preds = %for.cond319.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end340

for.body324.lr.ph:                                ; preds = %for.cond319.preheader
  %pcie_gen_performance = getelementptr inbounds %struct.smu7_hwmgr, ptr %5, i32 0, i32 76
  br label %for.body324

for.body324:                                      ; preds = %for.body324.for.body324_crit_edge, %for.body324.lr.ph
  %i.2539 = phi i32 [ 0, %for.body324.lr.ph ], [ %inc338, %for.body324.for.body324_crit_edge ]
  %arrayidx326 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.2539
  %engine_clock327 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.2539, i32 1
  %141 = ptrtoint ptr %engine_clock327 to i32
  call void @__asan_store4_noabort(i32 %141)
  store i32 %stable_pstate_sclk.2, ptr %engine_clock327, align 4
  %142 = ptrtoint ptr %arrayidx326 to i32
  call void @__asan_store4_noabort(i32 %142)
  store i32 %stable_pstate_mclk.0, ptr %arrayidx326, align 4
  %143 = ptrtoint ptr %pcie_gen_performance to i32
  call void @__asan_load2_noabort(i32 %143)
  %144 = load i16, ptr %pcie_gen_performance, align 4
  %pcie_gen = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.2539, i32 2
  %145 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_store2_noabort(i32 %145)
  store i16 %144, ptr %pcie_gen, align 4
  %146 = load i16, ptr %pcie_gen_performance, align 4
  %pcie_lane = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.2539, i32 3
  %147 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_store2_noabort(i32 %147)
  store i16 %146, ptr %pcie_lane, align 2
  %inc338 = add nuw nsw i32 %i.2539, 1
  %148 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %148)
  %149 = load i16, ptr %performance_level_count, align 4
  %conv321 = zext i16 %149 to i32
  %cmp322 = icmp ult i32 %inc338, %conv321
  br i1 %cmp322, label %for.body324.for.body324_crit_edge, label %for.body324.if.end340_crit_edge

for.body324.if.end340_crit_edge:                  ; preds = %for.body324
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end340

for.body324.for.body324_crit_edge:                ; preds = %for.body324
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body324

if.end340:                                        ; preds = %for.body324.if.end340_crit_edge, %for.cond319.preheader.if.end340_crit_edge, %if.end313.if.end340_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_force_dpm_level(ptr noundef %hwmgr, i32 noundef %level) #0 align 64 {
entry:
  %sclk_mask = alloca i32, align 4
  %mclk_mask = alloca i32, align 4
  %pcie_mask = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %sclk_mask) #15
  %0 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %sclk_mask, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mclk_mask) #15
  %1 = ptrtoint ptr %mclk_mask to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 0, ptr %mclk_mask, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %pcie_mask) #15
  %2 = ptrtoint ptr %pcie_mask to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %pcie_mask, align 4
  %pstate_sclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 51
  %3 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %pstate_sclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %cmp = icmp eq i32 %4, 0
  br i1 %cmp, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = call fastcc i32 @smu7_get_profiling_clk(ptr noundef %hwmgr, i32 noundef %level, ptr noundef nonnull %sclk_mask, ptr noundef nonnull %mclk_mask, ptr noundef nonnull %pcie_mask)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %5 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %5, ptr @__sancov_gen_cov_switch_values.479)
  switch i32 %level, label %if.end.land.lhs.true23_crit_edge [
    i32 8, label %sw.bb
    i32 4, label %sw.bb2
    i32 1, label %sw.bb4
    i32 16, label %if.end.sw.bb6_crit_edge
    i32 32, label %if.end.sw.bb6_crit_edge97
    i32 64, label %if.end.sw.bb6_crit_edge98
    i32 128, label %if.end.sw.bb6_crit_edge99
  ]

if.end.sw.bb6_crit_edge99:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb6

if.end.sw.bb6_crit_edge98:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb6

if.end.sw.bb6_crit_edge97:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb6

if.end.sw.bb6_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb6

if.end.land.lhs.true23_crit_edge:                 ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

sw.bb:                                            ; preds = %if.end
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %6 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %backend.i, align 4
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 74
  %8 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pcie_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool.not.i = icmp eq i32 %9, 0
  br i1 %tobool.not.i, label %if.then.i, label %sw.bb.if.end9.i_crit_edge

sw.bb.if.end9.i_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end9.i

if.then.i:                                        ; preds = %sw.bb
  %pcie_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 70, i32 6
  %10 = ptrtoint ptr %pcie_dpm_enable_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %pcie_dpm_enable_mask.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %11)
  %switch.i = icmp ult i32 %11, 2
  br i1 %switch.i, label %if.then.i.if.end9.i_crit_edge, label %if.then.i.while.body.i_crit_edge

if.then.i.while.body.i_crit_edge:                 ; preds = %if.then.i
  br label %while.body.i

if.then.i.if.end9.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end9.i

while.body.i:                                     ; preds = %while.body.i.while.body.i_crit_edge, %if.then.i.while.body.i_crit_edge
  %tmp.03.i = phi i32 [ %shr.i, %while.body.i.while.body.i_crit_edge ], [ %11, %if.then.i.while.body.i_crit_edge ]
  %level.02.i = phi i32 [ %inc.i, %while.body.i.while.body.i_crit_edge ], [ 0, %if.then.i.while.body.i_crit_edge ]
  %shr.i = lshr i32 %tmp.03.i, 1
  %inc.i = add nuw nsw i32 %level.02.i, 1
  %tobool5.not.i = icmp ult i32 %tmp.03.i, 4
  br i1 %tobool5.not.i, label %if.then7.i, label %while.body.i.while.body.i_crit_edge

while.body.i.while.body.i_crit_edge:              ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %while.body.i

if.then7.i:                                       ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 327, i32 noundef %inc.i, ptr noundef null) #15
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.then7.i, %if.then.i.if.end9.i_crit_edge, %sw.bb.if.end9.i_crit_edge
  %sclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 72
  %12 = ptrtoint ptr %sclk_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %sclk_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %tobool10.not.i = icmp eq i32 %13, 0
  br i1 %tobool10.not.i, label %if.then11.i, label %if.end9.i.if.end28.i_crit_edge

if.end9.i.if.end28.i_crit_edge:                   ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end28.i

if.then11.i:                                      ; preds = %if.end9.i
  %sclk_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 70, i32 4
  %14 = ptrtoint ptr %sclk_dpm_enable_mask.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %sclk_dpm_enable_mask.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %15)
  %switch18.i = icmp ult i32 %15, 2
  br i1 %switch18.i, label %if.then11.i.if.end28.i_crit_edge, label %if.then11.i.while.body20.i_crit_edge

if.then11.i.while.body20.i_crit_edge:             ; preds = %if.then11.i
  br label %while.body20.i

if.then11.i.if.end28.i_crit_edge:                 ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end28.i

while.body20.i:                                   ; preds = %while.body20.i.while.body20.i_crit_edge, %if.then11.i.while.body20.i_crit_edge
  %tmp.16.i = phi i32 [ %shr18.i, %while.body20.i.while.body20.i_crit_edge ], [ %15, %if.then11.i.while.body20.i_crit_edge ]
  %level.15.i = phi i32 [ %inc21.i, %while.body20.i.while.body20.i_crit_edge ], [ 0, %if.then11.i.while.body20.i_crit_edge ]
  %shr18.i = lshr i32 %tmp.16.i, 1
  %inc21.i = add nuw nsw i32 %level.15.i, 1
  %tobool19.not.i = icmp ult i32 %tmp.16.i, 4
  br i1 %tobool19.not.i, label %if.then24.i, label %while.body20.i.while.body20.i_crit_edge

while.body20.i.while.body20.i_crit_edge:          ; preds = %while.body20.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %while.body20.i

if.then24.i:                                      ; preds = %while.body20.i
  call void @__sanitizer_cov_trace_pc() #17
  %shl.i = shl i32 2, %level.15.i
  %call25.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %shl.i, ptr noundef null) #15
  br label %if.end28.i

if.end28.i:                                       ; preds = %if.then24.i, %if.then11.i.if.end28.i_crit_edge, %if.end9.i.if.end28.i_crit_edge
  %mclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 73
  %16 = ptrtoint ptr %mclk_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %mclk_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %tobool29.not.i = icmp eq i32 %17, 0
  br i1 %tobool29.not.i, label %if.then30.i, label %if.end28.i.if.then17_crit_edge

if.end28.i.if.then17_crit_edge:                   ; preds = %if.end28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then17

if.then30.i:                                      ; preds = %if.end28.i
  %mclk_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 70, i32 5
  %18 = ptrtoint ptr %mclk_dpm_enable_mask.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %mclk_dpm_enable_mask.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %19)
  %switch19.i = icmp ult i32 %19, 2
  br i1 %switch19.i, label %if.then30.i.if.then17_crit_edge, label %if.then30.i.while.body39.i_crit_edge

if.then30.i.while.body39.i_crit_edge:             ; preds = %if.then30.i
  br label %while.body39.i

if.then30.i.if.then17_crit_edge:                  ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then17

while.body39.i:                                   ; preds = %while.body39.i.while.body39.i_crit_edge, %if.then30.i.while.body39.i_crit_edge
  %tmp.210.i = phi i32 [ %shr37.i, %while.body39.i.while.body39.i_crit_edge ], [ %19, %if.then30.i.while.body39.i_crit_edge ]
  %level.29.i = phi i32 [ %inc40.i, %while.body39.i.while.body39.i_crit_edge ], [ 0, %if.then30.i.while.body39.i_crit_edge ]
  %shr37.i = lshr i32 %tmp.210.i, 1
  %inc40.i = add nuw nsw i32 %level.29.i, 1
  %tobool38.not.i = icmp ult i32 %tmp.210.i, 4
  br i1 %tobool38.not.i, label %if.then43.i, label %while.body39.i.while.body39.i_crit_edge

while.body39.i.while.body39.i_crit_edge:          ; preds = %while.body39.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %while.body39.i

if.then43.i:                                      ; preds = %while.body39.i
  call void @__sanitizer_cov_trace_pc() #17
  %shl44.i = shl i32 2, %level.29.i
  %call45.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %shl44.i, ptr noundef null) #15
  br label %if.then17

sw.bb2:                                           ; preds = %if.end
  %backend.i53 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %20 = ptrtoint ptr %backend.i53 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %backend.i53, align 4
  %sclk_dpm_key_disabled.i54 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 72
  %22 = ptrtoint ptr %sclk_dpm_key_disabled.i54 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %sclk_dpm_key_disabled.i54, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %tobool.not.i55 = icmp eq i32 %23, 0
  br i1 %tobool.not.i55, label %if.then.i57, label %sw.bb2.if.end6.i_crit_edge

sw.bb2.if.end6.i_crit_edge:                       ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

if.then.i57:                                      ; preds = %sw.bb2
  %sclk_dpm_enable_mask.i56 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 70, i32 4
  %24 = ptrtoint ptr %sclk_dpm_enable_mask.i56 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %sclk_dpm_enable_mask.i56, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %tobool1.not.i = icmp eq i32 %25, 0
  br i1 %tobool1.not.i, label %if.then.i57.if.end6.i_crit_edge, label %if.then2.i

if.then.i57.if.end6.i_crit_edge:                  ; preds = %if.then.i57
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

if.then2.i:                                       ; preds = %if.then.i57
  call void @__sanitizer_cov_trace_pc() #17
  %call.i58 = tail call i32 @phm_get_lowest_enabled_level(ptr noundef %hwmgr, i32 noundef %25) #15
  %shl.i59 = shl nuw i32 1, %call.i58
  %call5.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %shl.i59, ptr noundef null) #15
  br label %if.end6.i

if.end6.i:                                        ; preds = %if.then2.i, %if.then.i57.if.end6.i_crit_edge, %sw.bb2.if.end6.i_crit_edge
  %mclk_dpm_key_disabled.i60 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 73
  %26 = ptrtoint ptr %mclk_dpm_key_disabled.i60 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %mclk_dpm_key_disabled.i60, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %27)
  %tobool7.not.i = icmp eq i32 %27, 0
  br i1 %tobool7.not.i, label %if.then8.i, label %if.end6.i.if.end18.i_crit_edge

if.end6.i.if.end18.i_crit_edge:                   ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end18.i

if.then8.i:                                       ; preds = %if.end6.i
  %mclk_dpm_enable_mask.i61 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 70, i32 5
  %28 = ptrtoint ptr %mclk_dpm_enable_mask.i61 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %mclk_dpm_enable_mask.i61, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %tobool10.not.i62 = icmp eq i32 %29, 0
  br i1 %tobool10.not.i62, label %if.then8.i.if.end18.i_crit_edge, label %if.then11.i63

if.then8.i.if.end18.i_crit_edge:                  ; preds = %if.then8.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end18.i

if.then11.i63:                                    ; preds = %if.then8.i
  call void @__sanitizer_cov_trace_pc() #17
  %call14.i = tail call i32 @phm_get_lowest_enabled_level(ptr noundef %hwmgr, i32 noundef %29) #15
  %shl15.i = shl nuw i32 1, %call14.i
  %call16.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %shl15.i, ptr noundef null) #15
  br label %if.end18.i

if.end18.i:                                       ; preds = %if.then11.i63, %if.then8.i.if.end18.i_crit_edge, %if.end6.i.if.end18.i_crit_edge
  %pcie_dpm_key_disabled.i64 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 74
  %30 = ptrtoint ptr %pcie_dpm_key_disabled.i64 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %pcie_dpm_key_disabled.i64, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %31)
  %tobool19.not.i65 = icmp eq i32 %31, 0
  br i1 %tobool19.not.i65, label %if.then20.i, label %if.end18.i.land.lhs.true23_crit_edge

if.end18.i.land.lhs.true23_crit_edge:             ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

if.then20.i:                                      ; preds = %if.end18.i
  %pcie_dpm_enable_mask.i66 = getelementptr inbounds %struct.smu7_hwmgr, ptr %21, i32 0, i32 70, i32 6
  %32 = ptrtoint ptr %pcie_dpm_enable_mask.i66 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pcie_dpm_enable_mask.i66, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %tobool22.not.i = icmp eq i32 %33, 0
  br i1 %tobool22.not.i, label %if.then20.i.land.lhs.true23_crit_edge, label %if.then23.i

if.then20.i.land.lhs.true23_crit_edge:            ; preds = %if.then20.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

if.then23.i:                                      ; preds = %if.then20.i
  call void @__sanitizer_cov_trace_pc() #17
  %call26.i = tail call i32 @phm_get_lowest_enabled_level(ptr noundef %hwmgr, i32 noundef %33) #15
  %call27.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 327, i32 noundef %call26.i, ptr noundef null) #15
  br label %land.lhs.true23

sw.bb4:                                           ; preds = %if.end
  %backend.i67 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %34 = ptrtoint ptr %backend.i67 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %backend.i67, align 4
  %call.i68 = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call.i68, label %if.end.i, label %sw.bb4.cleanup_crit_edge

sw.bb4.cleanup_crit_edge:                         ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end.i:                                         ; preds = %sw.bb4
  %pcie_dpm_key_disabled.i69 = getelementptr inbounds %struct.smu7_hwmgr, ptr %35, i32 0, i32 74
  %36 = ptrtoint ptr %pcie_dpm_key_disabled.i69 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %pcie_dpm_key_disabled.i69, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %tobool.not.i70 = icmp eq i32 %37, 0
  br i1 %tobool.not.i70, label %if.then1.i, label %if.end.i.if.end3.i_crit_edge

if.end.i.if.end3.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end3.i

if.then1.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  %call2.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 328, ptr noundef null) #15
  br label %if.end3.i

if.end3.i:                                        ; preds = %if.then1.i, %if.end.i.if.end3.i_crit_edge
  %38 = ptrtoint ptr %backend.i67 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %backend.i67, align 4
  %pp_table_version.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %40 = ptrtoint ptr %pp_table_version.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %pp_table_version.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %41)
  %cmp.i.i = icmp eq i32 %41, 1
  br i1 %cmp.i.i, label %if.then.i.i, label %if.end3.i.if.end.i.i_crit_edge

if.end3.i.if.end.i.i_crit_edge:                   ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @phm_apply_dal_min_voltage_request(ptr noundef %hwmgr) #15
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.then.i.i, %if.end3.i.if.end.i.i_crit_edge
  %sclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %39, i32 0, i32 72
  %42 = ptrtoint ptr %sclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %sclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %43)
  %tobool.not.i.i = icmp eq i32 %43, 0
  br i1 %tobool.not.i.i, label %if.then1.i.i, label %if.end.i.i.if.end7.i.i_crit_edge

if.end.i.i.if.end7.i.i_crit_edge:                 ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end7.i.i

if.then1.i.i:                                     ; preds = %if.end.i.i
  %sclk_dpm_enable_mask.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %39, i32 0, i32 70, i32 4
  %44 = ptrtoint ptr %sclk_dpm_enable_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %sclk_dpm_enable_mask.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %45)
  %tobool2.not.i.i = icmp eq i32 %45, 0
  br i1 %tobool2.not.i.i, label %if.then1.i.i.if.end7.i.i_crit_edge, label %if.then3.i.i

if.then1.i.i.if.end7.i.i_crit_edge:               ; preds = %if.then1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end7.i.i

if.then3.i.i:                                     ; preds = %if.then1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %45, ptr noundef null) #15
  br label %if.end7.i.i

if.end7.i.i:                                      ; preds = %if.then3.i.i, %if.then1.i.i.if.end7.i.i_crit_edge, %if.end.i.i.if.end7.i.i_crit_edge
  %mclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %39, i32 0, i32 73
  %46 = ptrtoint ptr %mclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %mclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %47)
  %tobool8.not.i.i = icmp eq i32 %47, 0
  br i1 %tobool8.not.i.i, label %if.then9.i.i, label %if.end7.i.i.land.lhs.true23_crit_edge

if.end7.i.i.land.lhs.true23_crit_edge:            ; preds = %if.end7.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

if.then9.i.i:                                     ; preds = %if.end7.i.i
  %mclk_dpm_enable_mask.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %39, i32 0, i32 70, i32 5
  %48 = ptrtoint ptr %mclk_dpm_enable_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %mclk_dpm_enable_mask.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool11.not.i.i = icmp eq i32 %49, 0
  br i1 %tobool11.not.i.i, label %if.then9.i.i.land.lhs.true23_crit_edge, label %if.then12.i.i

if.then9.i.i.land.lhs.true23_crit_edge:           ; preds = %if.then9.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

if.then12.i.i:                                    ; preds = %if.then9.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call15.i.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %49, ptr noundef null) #15
  br label %land.lhs.true23

sw.bb6:                                           ; preds = %if.end.sw.bb6_crit_edge, %if.end.sw.bb6_crit_edge97, %if.end.sw.bb6_crit_edge98, %if.end.sw.bb6_crit_edge99
  %call7 = call fastcc i32 @smu7_get_profiling_clk(ptr noundef %hwmgr, i32 noundef %level, ptr noundef nonnull %sclk_mask, ptr noundef nonnull %mclk_mask, ptr noundef nonnull %pcie_mask)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool.not = icmp eq i32 %call7, 0
  br i1 %tobool.not, label %if.end9, label %sw.bb6.cleanup_crit_edge

sw.bb6.cleanup_crit_edge:                         ; preds = %sw.bb6
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end9:                                          ; preds = %sw.bb6
  %backend.i71 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %50 = ptrtoint ptr %backend.i71 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %backend.i71, align 4
  %sclk_dpm_key_disabled.i73 = getelementptr inbounds %struct.smu7_hwmgr, ptr %51, i32 0, i32 72
  %52 = ptrtoint ptr %sclk_dpm_key_disabled.i73 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %sclk_dpm_key_disabled.i73, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %53)
  %tobool.not.i74 = icmp eq i32 %53, 0
  br i1 %tobool.not.i74, label %if.then1.i77, label %if.end9.smu7_force_clock_level.exit_crit_edge

if.end9.smu7_force_clock_level.exit_crit_edge:    ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_force_clock_level.exit

if.then1.i77:                                     ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #17
  %54 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %sclk_mask, align 4
  %shl = shl nuw i32 1, %55
  %sclk_dpm_enable_mask.i75 = getelementptr inbounds %struct.smu7_hwmgr, ptr %51, i32 0, i32 70, i32 4
  %56 = ptrtoint ptr %sclk_dpm_enable_mask.i75 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %sclk_dpm_enable_mask.i75, align 4
  %and.i = and i32 %57, %shl
  %call.i76 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %and.i, ptr noundef null) #15
  br label %smu7_force_clock_level.exit

smu7_force_clock_level.exit:                      ; preds = %if.then1.i77, %if.end9.smu7_force_clock_level.exit_crit_edge
  %58 = ptrtoint ptr %backend.i71 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %backend.i71, align 4
  %mclk_dpm_key_disabled.i81 = getelementptr inbounds %struct.smu7_hwmgr, ptr %59, i32 0, i32 73
  %60 = ptrtoint ptr %mclk_dpm_key_disabled.i81 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %mclk_dpm_key_disabled.i81, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %tobool4.not.i = icmp eq i32 %61, 0
  br i1 %tobool4.not.i, label %if.then5.i, label %smu7_force_clock_level.exit.smu7_force_clock_level.exit84_crit_edge

smu7_force_clock_level.exit.smu7_force_clock_level.exit84_crit_edge: ; preds = %smu7_force_clock_level.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_force_clock_level.exit84

if.then5.i:                                       ; preds = %smu7_force_clock_level.exit
  call void @__sanitizer_cov_trace_pc() #17
  %62 = ptrtoint ptr %mclk_mask to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %mclk_mask, align 4
  %shl11 = shl nuw i32 1, %63
  %mclk_dpm_enable_mask.i82 = getelementptr inbounds %struct.smu7_hwmgr, ptr %59, i32 0, i32 70, i32 5
  %64 = ptrtoint ptr %mclk_dpm_enable_mask.i82 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %mclk_dpm_enable_mask.i82, align 4
  %and7.i = and i32 %65, %shl11
  %call8.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %and7.i, ptr noundef null) #15
  br label %smu7_force_clock_level.exit84

smu7_force_clock_level.exit84:                    ; preds = %if.then5.i, %smu7_force_clock_level.exit.smu7_force_clock_level.exit84_crit_edge
  %66 = ptrtoint ptr %backend.i71 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %backend.i71, align 4
  %pcie_dpm_key_disabled.i87 = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 74
  %68 = ptrtoint ptr %pcie_dpm_key_disabled.i87 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %pcie_dpm_key_disabled.i87, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %69)
  %tobool13.not.i = icmp eq i32 %69, 0
  br i1 %tobool13.not.i, label %if.then14.i, label %smu7_force_clock_level.exit84.if.then17_crit_edge

smu7_force_clock_level.exit84.if.then17_crit_edge: ; preds = %smu7_force_clock_level.exit84
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then17

if.then14.i:                                      ; preds = %smu7_force_clock_level.exit84
  %70 = ptrtoint ptr %pcie_mask to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %pcie_mask, align 4
  %shl13 = shl nuw i32 1, %71
  %pcie_dpm_enable_mask.i88 = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 70, i32 6
  %72 = ptrtoint ptr %pcie_dpm_enable_mask.i88 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %pcie_dpm_enable_mask.i88, align 4
  %and12.i = and i32 %73, %shl13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12.i)
  %tobool.not.i.i89 = icmp eq i32 %and12.i, 0
  %74 = tail call i32 @llvm.ctlz.i32(i32 %and12.i, i1 true) #15, !range !824
  %sub.i.i = sub nuw nsw i32 32, %74
  %cond.i.i = select i1 %tobool.not.i.i89, i32 0, i32 %sub.i.i
  %75 = tail call i32 @llvm.cttz.i32(i32 %and12.i, i1 true) #15, !range !824
  %76 = add nuw nsw i32 %75, 1
  %ffs.i = select i1 %tobool.not.i.i89, i32 0, i32 %76
  call void @__sanitizer_cov_trace_cmp4(i32 %cond.i.i, i32 %ffs.i)
  %cmp16.not.i = icmp eq i32 %cond.i.i, %ffs.i
  br i1 %cmp16.not.i, label %if.else.i, label %if.then17.i

if.then17.i:                                      ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #17
  %call18.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 328, ptr noundef null) #15
  br label %if.then17

if.else.i:                                        ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #17
  %sub.i = add nsw i32 %cond.i.i, -1
  %call20.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 327, i32 noundef %sub.i, ptr noundef null) #15
  br label %if.then17

if.then17:                                        ; preds = %if.else.i, %if.then17.i, %smu7_force_clock_level.exit84.if.then17_crit_edge, %if.then43.i, %if.then30.i.if.then17_crit_edge, %if.end28.i.if.then17_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %level)
  %cond = icmp eq i32 %level, 128
  br i1 %cond, label %land.lhs.true, label %if.then17.land.lhs.true23_crit_edge

if.then17.land.lhs.true23_crit_edge:              ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.lhs.true23

land.lhs.true:                                    ; preds = %if.then17
  %dpm_level = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %77 = ptrtoint ptr %dpm_level to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %dpm_level, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %78)
  %cmp19.not = icmp eq i32 %78, 128
  br i1 %cmp19.not, label %land.lhs.true.cleanup_crit_edge, label %if.then20

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then20:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  %call21 = tail call i32 @smu7_fan_ctrl_set_fan_speed_pwm(ptr noundef %hwmgr, i32 noundef 255) #15
  br label %cleanup

land.lhs.true23:                                  ; preds = %if.then17.land.lhs.true23_crit_edge, %if.then12.i.i, %if.then9.i.i.land.lhs.true23_crit_edge, %if.end7.i.i.land.lhs.true23_crit_edge, %if.then23.i, %if.then20.i.land.lhs.true23_crit_edge, %if.end18.i.land.lhs.true23_crit_edge, %if.end.land.lhs.true23_crit_edge
  %dpm_level24 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %79 = ptrtoint ptr %dpm_level24 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %dpm_level24, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %80)
  %cmp25 = icmp eq i32 %80, 128
  br i1 %cmp25, label %if.then26, label %land.lhs.true23.cleanup_crit_edge

land.lhs.true23.cleanup_crit_edge:                ; preds = %land.lhs.true23
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then26:                                        ; preds = %land.lhs.true23
  call void @__sanitizer_cov_trace_pc() #17
  %call27 = tail call i32 @smu7_fan_ctrl_reset_fan_speed_to_default(ptr noundef %hwmgr) #15
  br label %cleanup

cleanup:                                          ; preds = %if.then26, %land.lhs.true23.cleanup_crit_edge, %if.then20, %land.lhs.true.cleanup_crit_edge, %sw.bb6.cleanup_crit_edge, %sw.bb4.cleanup_crit_edge
  %retval.0 = phi i32 [ %call7, %sw.bb6.cleanup_crit_edge ], [ 0, %if.then20 ], [ 0, %if.then26 ], [ 0, %land.lhs.true23.cleanup_crit_edge ], [ -22, %sw.bb4.cleanup_crit_edge ], [ 0, %land.lhs.true.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %pcie_mask) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mclk_mask) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %sclk_mask) #15
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_enable_dpm_tasks(ptr noundef %hwmgr) #0 align 64 {
entry:
  %min_vddc.i.i = alloca i32, align 4
  %max_vddc.i.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend.i, align 4
  %voltage_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 7
  %2 = ptrtoint ptr %voltage_control.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %voltage_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.i.not = icmp eq i32 %3, 0
  br i1 %cmp.i.not, label %entry.if.end26_crit_edge, label %if.then

entry.if.end26_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26

if.then:                                          ; preds = %entry
  %device.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %4 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %device.i, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %5, align 4
  %write_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %7, i32 0, i32 3
  %8 = ptrtoint ptr %write_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %write_ind_register.i, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %7, i32 0, i32 2
  %10 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = tail call i32 %11(ptr noundef %5, i32 noundef 1, i32 noundef -1071644672) #15
  %or.i = or i32 %call.i, 1024
  tail call void %9(ptr noundef %5, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or.i) #15
  %12 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %backend.i, align 4
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %14 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %pptable.i, align 4
  %mvdd_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 23
  %16 = ptrtoint ptr %mvdd_control.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %mvdd_control.i, align 4
  %18 = zext i32 %17 to i64
  call void @__sanitizer_cov_trace_switch(i64 %18, ptr @__sancov_gen_cov_switch_values.480)
  switch i32 %17, label %if.then.if.end42.i_crit_edge [
    i32 1, label %if.then.i
    i32 2, label %if.then13.i
  ]

if.then.if.end42.i_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then.i:                                        ; preds = %if.then
  %mvdd_voltage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43
  %call.i494 = tail call i32 @atomctrl_get_voltage_table_v3(ptr noundef %hwmgr, i8 noundef zeroext 2, i8 noundef zeroext 0, ptr noundef %mvdd_voltage_table.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i494)
  %cmp1.i = icmp eq i32 %call.i494, 0
  br i1 %cmp1.i, label %if.then.i.if.end42.i_crit_edge, label %if.then2.i

if.then.i.if.end42.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then2.i:                                       ; preds = %if.then.i
  %call3.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i)
  %tobool.not.i = icmp eq i32 %call3.i, 0
  br i1 %tobool.not.i, label %if.then2.i.if.then13_crit_edge, label %if.then2.i.if.then13.sink.split_crit_edge

if.then2.i.if.then13.sink.split_crit_edge:        ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then2.i.if.then13_crit_edge:                   ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.then13.i:                                      ; preds = %if.then
  %pp_table_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %19 = ptrtoint ptr %pp_table_version.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %pp_table_version.i, align 4
  %21 = zext i32 %20 to i64
  call void @__sanitizer_cov_trace_switch(i64 %21, ptr @__sancov_gen_cov_switch_values.481)
  switch i32 %20, label %if.then13.i.if.end42.i_crit_edge [
    i32 1, label %do.body26.i
    i32 0, label %if.then21.i
  ]

if.then13.i.if.end42.i_crit_edge:                 ; preds = %if.then13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then21.i:                                      ; preds = %if.then13.i
  %mvdd_voltage_table22.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43
  %mvdd_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 3
  %22 = ptrtoint ptr %mvdd_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %mvdd_dependency_on_mclk.i, align 4
  %mask_low.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43, i32 1
  %24 = ptrtoint ptr %mask_low.i.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 0, ptr %mask_low.i.i, align 4
  %phase_delay.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43, i32 2
  %25 = ptrtoint ptr %phase_delay.i.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 0, ptr %phase_delay.i.i, align 4
  %26 = ptrtoint ptr %23 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %23, align 4
  %28 = ptrtoint ptr %mvdd_voltage_table22.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %mvdd_voltage_table22.i, align 4
  %29 = load i32, ptr %23, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %cmp925.not.i.i = icmp eq i32 %29, 0
  br i1 %cmp925.not.i.i, label %if.then21.i.if.end42.i_crit_edge, label %if.then21.i.for.body.i.i_crit_edge

if.then21.i.for.body.i.i_crit_edge:               ; preds = %if.then21.i
  br label %for.body.i.i

if.then21.i.if.end42.i_crit_edge:                 ; preds = %if.then21.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %if.then21.i.for.body.i.i_crit_edge
  %i.026.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %if.then21.i.for.body.i.i_crit_edge ]
  %v.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %23, i32 0, i32 1, i32 %i.026.i.i, i32 1
  %30 = ptrtoint ptr %v.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %v.i.i, align 4
  %conv.i.i = trunc i32 %31 to i16
  %arrayidx11.i.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 43, i32 3, i32 %i.026.i.i
  %32 = ptrtoint ptr %arrayidx11.i.i to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 %conv.i.i, ptr %arrayidx11.i.i, align 4
  %smio_low.i.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 43, i32 3, i32 %i.026.i.i, i32 1
  %33 = ptrtoint ptr %smio_low.i.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 0, ptr %smio_low.i.i, align 4
  %inc.i.i = add nuw i32 %i.026.i.i, 1
  %34 = ptrtoint ptr %23 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %23, align 4
  %cmp9.i.i = icmp ult i32 %inc.i.i, %35
  br i1 %cmp9.i.i, label %for.body.i.i.for.body.i.i_crit_edge, label %for.body.i.i.if.end42.i_crit_edge

for.body.i.i.if.end42.i_crit_edge:                ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i

do.body26.i:                                      ; preds = %if.then13.i
  %mvdd_voltage_table16.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %15, i32 0, i32 1
  %36 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %call17.i = tail call i32 @phm_get_svi2_mvdd_voltage_table(ptr noundef %mvdd_voltage_table16.i, ptr noundef %37) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i)
  %cmp27.i = icmp eq i32 %call17.i, 0
  br i1 %cmp27.i, label %do.body26.i.if.end42.i_crit_edge, label %if.then28.i

do.body26.i.if.end42.i_crit_edge:                 ; preds = %do.body26.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then28.i:                                      ; preds = %do.body26.i
  %call29.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.162, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29.i)
  %tobool30.not.i = icmp eq i32 %call29.i, 0
  br i1 %tobool30.not.i, label %if.then28.i.if.then13_crit_edge, label %if.then28.i.if.then13.sink.split_crit_edge

if.then28.i.if.then13.sink.split_crit_edge:       ; preds = %if.then28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then28.i.if.then13_crit_edge:                  ; preds = %if.then28.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.end42.i:                                       ; preds = %do.body26.i.if.end42.i_crit_edge, %for.body.i.i.if.end42.i_crit_edge, %if.then21.i.if.end42.i_crit_edge, %if.then13.i.if.end42.i_crit_edge, %if.then.i.if.end42.i_crit_edge, %if.then.if.end42.i_crit_edge
  %vddci_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 40
  %38 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %vddci_control.i, align 4
  %40 = zext i32 %39 to i64
  call void @__sanitizer_cov_trace_switch(i64 %40, ptr @__sancov_gen_cov_switch_values.482)
  switch i32 %39, label %if.end42.i.if.end96.i_crit_edge [
    i32 1, label %if.then44.i
    i32 2, label %if.then64.i
  ]

if.end42.i.if.end96.i_crit_edge:                  ; preds = %if.end42.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then44.i:                                      ; preds = %if.end42.i
  %vddci_voltage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42
  %call45.i = tail call i32 @atomctrl_get_voltage_table_v3(ptr noundef %hwmgr, i8 noundef zeroext 4, i8 noundef zeroext 0, ptr noundef %vddci_voltage_table.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call45.i)
  %cmp47.i = icmp eq i32 %call45.i, 0
  br i1 %cmp47.i, label %if.then44.i.if.end96.i_crit_edge, label %if.then48.i

if.then44.i.if.end96.i_crit_edge:                 ; preds = %if.then44.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then48.i:                                      ; preds = %if.then44.i
  %call49.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.166, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i)
  %tobool50.not.i = icmp eq i32 %call49.i, 0
  br i1 %tobool50.not.i, label %if.then48.i.if.then13_crit_edge, label %if.then48.i.if.then13.sink.split_crit_edge

if.then48.i.if.then13.sink.split_crit_edge:       ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then48.i.if.then13_crit_edge:                  ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.then64.i:                                      ; preds = %if.end42.i
  %pp_table_version65.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %41 = ptrtoint ptr %pp_table_version65.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %pp_table_version65.i, align 4
  %43 = zext i32 %42 to i64
  call void @__sanitizer_cov_trace_switch(i64 %43, ptr @__sancov_gen_cov_switch_values.483)
  switch i32 %42, label %if.then64.i.if.end96.i_crit_edge [
    i32 1, label %do.body80.i
    i32 0, label %if.then74.i
  ]

if.then64.i.if.end96.i_crit_edge:                 ; preds = %if.then64.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then74.i:                                      ; preds = %if.then64.i
  %vddci_voltage_table75.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42
  %vddci_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 1
  %44 = ptrtoint ptr %vddci_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %vddci_dependency_on_mclk.i, align 4
  %mask_low.i322.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42, i32 1
  %46 = ptrtoint ptr %mask_low.i322.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 0, ptr %mask_low.i322.i, align 4
  %phase_delay.i323.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42, i32 2
  %47 = ptrtoint ptr %phase_delay.i323.i to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 0, ptr %phase_delay.i323.i, align 4
  %48 = ptrtoint ptr %45 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %45, align 4
  %50 = ptrtoint ptr %vddci_voltage_table75.i to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %vddci_voltage_table75.i, align 4
  %51 = load i32, ptr %45, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %cmp925.not.i324.i = icmp eq i32 %51, 0
  br i1 %cmp925.not.i324.i, label %if.then74.i.if.end96.i_crit_edge, label %if.then74.i.for.body.i333.i_crit_edge

if.then74.i.for.body.i333.i_crit_edge:            ; preds = %if.then74.i
  br label %for.body.i333.i

if.then74.i.if.end96.i_crit_edge:                 ; preds = %if.then74.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

for.body.i333.i:                                  ; preds = %for.body.i333.i.for.body.i333.i_crit_edge, %if.then74.i.for.body.i333.i_crit_edge
  %i.026.i326.i = phi i32 [ %inc.i331.i, %for.body.i333.i.for.body.i333.i_crit_edge ], [ 0, %if.then74.i.for.body.i333.i_crit_edge ]
  %v.i327.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %45, i32 0, i32 1, i32 %i.026.i326.i, i32 1
  %52 = ptrtoint ptr %v.i327.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %v.i327.i, align 4
  %conv.i328.i = trunc i32 %53 to i16
  %arrayidx11.i329.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 42, i32 3, i32 %i.026.i326.i
  %54 = ptrtoint ptr %arrayidx11.i329.i to i32
  call void @__asan_store2_noabort(i32 %54)
  store i16 %conv.i328.i, ptr %arrayidx11.i329.i, align 4
  %smio_low.i330.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 42, i32 3, i32 %i.026.i326.i, i32 1
  %55 = ptrtoint ptr %smio_low.i330.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 0, ptr %smio_low.i330.i, align 4
  %inc.i331.i = add nuw i32 %i.026.i326.i, 1
  %56 = ptrtoint ptr %45 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %45, align 4
  %cmp9.i332.i = icmp ult i32 %inc.i331.i, %57
  br i1 %cmp9.i332.i, label %for.body.i333.i.for.body.i333.i_crit_edge, label %for.body.i333.i.if.end96.i_crit_edge

for.body.i333.i.if.end96.i_crit_edge:             ; preds = %for.body.i333.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

for.body.i333.i.for.body.i333.i_crit_edge:        ; preds = %for.body.i333.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i333.i

do.body80.i:                                      ; preds = %if.then64.i
  %vddci_voltage_table68.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42
  %vdd_dep_on_mclk69.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %15, i32 0, i32 1
  %58 = ptrtoint ptr %vdd_dep_on_mclk69.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %vdd_dep_on_mclk69.i, align 4
  %call70.i = tail call i32 @phm_get_svi2_vddci_voltage_table(ptr noundef %vddci_voltage_table68.i, ptr noundef %59) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call70.i)
  %cmp81.i = icmp eq i32 %call70.i, 0
  br i1 %cmp81.i, label %do.body80.i.if.end96.i_crit_edge, label %if.then82.i

do.body80.i.if.end96.i_crit_edge:                 ; preds = %do.body80.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end96.i

if.then82.i:                                      ; preds = %do.body80.i
  %call83.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.170, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call83.i)
  %tobool84.not.i = icmp eq i32 %call83.i, 0
  br i1 %tobool84.not.i, label %if.then82.i.if.then13_crit_edge, label %if.then82.i.if.then13.sink.split_crit_edge

if.then82.i.if.then13.sink.split_crit_edge:       ; preds = %if.then82.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then82.i.if.then13_crit_edge:                  ; preds = %if.then82.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.end96.i:                                       ; preds = %do.body80.i.if.end96.i_crit_edge, %for.body.i333.i.if.end96.i_crit_edge, %if.then74.i.if.end96.i_crit_edge, %if.then64.i.if.end96.i_crit_edge, %if.then44.i.if.end96.i_crit_edge, %if.end42.i.if.end96.i_crit_edge
  %vdd_gfx_control.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 8
  %60 = ptrtoint ptr %vdd_gfx_control.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %vdd_gfx_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %61)
  %cmp97.i = icmp eq i32 %61, 2
  br i1 %cmp97.i, label %if.then98.i, label %if.end96.i.if.end115.i_crit_edge

if.end96.i.if.end115.i_crit_edge:                 ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end115.i

if.then98.i:                                      ; preds = %if.end96.i
  %vddgfx_voltage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 44
  %vddgfx_lookup_table.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %15, i32 0, i32 16
  %62 = ptrtoint ptr %vddgfx_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %vddgfx_lookup_table.i, align 4
  %call99.i = tail call i32 @phm_get_svi2_vdd_voltage_table(ptr noundef %vddgfx_voltage_table.i, ptr noundef %63) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call99.i)
  %cmp101.i = icmp eq i32 %call99.i, 0
  br i1 %cmp101.i, label %if.then98.i.if.end115.i_crit_edge, label %if.then102.i

if.then98.i.if.end115.i_crit_edge:                ; preds = %if.then98.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end115.i

if.then102.i:                                     ; preds = %if.then98.i
  %call103.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.174, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call103.i)
  %tobool104.not.i = icmp eq i32 %call103.i, 0
  br i1 %tobool104.not.i, label %if.then102.i.if.then13_crit_edge, label %if.then102.i.if.then13.sink.split_crit_edge

if.then102.i.if.then13.sink.split_crit_edge:      ; preds = %if.then102.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then102.i.if.then13_crit_edge:                 ; preds = %if.then102.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.end115.i:                                      ; preds = %if.then98.i.if.end115.i_crit_edge, %if.end96.i.if.end115.i_crit_edge
  %voltage_control.i495 = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 7
  %64 = ptrtoint ptr %voltage_control.i495 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %voltage_control.i495, align 4
  %66 = zext i32 %65 to i64
  call void @__sanitizer_cov_trace_switch(i64 %66, ptr @__sancov_gen_cov_switch_values.484)
  switch i32 %65, label %if.end115.i.if.end168.i_crit_edge [
    i32 1, label %if.then117.i
    i32 2, label %if.then137.i
  ]

if.end115.i.if.end168.i_crit_edge:                ; preds = %if.end115.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

if.then117.i:                                     ; preds = %if.end115.i
  %vddc_voltage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41
  %call118.i = tail call i32 @atomctrl_get_voltage_table_v3(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 0, ptr noundef %vddc_voltage_table.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call118.i)
  %cmp120.i = icmp eq i32 %call118.i, 0
  br i1 %cmp120.i, label %if.then117.i.if.end168.i_crit_edge, label %if.then121.i

if.then117.i.if.end168.i_crit_edge:               ; preds = %if.then117.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

if.then121.i:                                     ; preds = %if.then117.i
  %call122.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.178, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call122.i)
  %tobool123.not.i = icmp eq i32 %call122.i, 0
  br i1 %tobool123.not.i, label %if.then121.i.if.then13_crit_edge, label %if.then121.i.if.then13.sink.split_crit_edge

if.then121.i.if.then13.sink.split_crit_edge:      ; preds = %if.then121.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then121.i.if.then13_crit_edge:                 ; preds = %if.then121.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.then137.i:                                     ; preds = %if.end115.i
  %pp_table_version138.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %67 = ptrtoint ptr %pp_table_version138.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %pp_table_version138.i, align 4
  %69 = zext i32 %68 to i64
  call void @__sanitizer_cov_trace_switch(i64 %69, ptr @__sancov_gen_cov_switch_values.485)
  switch i32 %68, label %if.then137.i.if.end168.i_crit_edge [
    i32 0, label %if.then140.i
    i32 1, label %do.body152.i
  ]

if.then137.i.if.end168.i_crit_edge:               ; preds = %if.then137.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

if.then140.i:                                     ; preds = %if.then137.i
  %vddc_voltage_table141.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41
  %vddc_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 2
  %70 = ptrtoint ptr %vddc_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %vddc_dependency_on_mclk.i, align 4
  %mask_low.i342.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41, i32 1
  %72 = ptrtoint ptr %mask_low.i342.i to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 0, ptr %mask_low.i342.i, align 4
  %phase_delay.i343.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41, i32 2
  %73 = ptrtoint ptr %phase_delay.i343.i to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 0, ptr %phase_delay.i343.i, align 4
  %74 = ptrtoint ptr %71 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %71, align 4
  %76 = ptrtoint ptr %vddc_voltage_table141.i to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 %75, ptr %vddc_voltage_table141.i, align 4
  %77 = load i32, ptr %71, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %77)
  %cmp925.not.i344.i = icmp eq i32 %77, 0
  br i1 %cmp925.not.i344.i, label %if.then140.i.if.end168.i_crit_edge, label %if.then140.i.for.body.i353.i_crit_edge

if.then140.i.for.body.i353.i_crit_edge:           ; preds = %if.then140.i
  br label %for.body.i353.i

if.then140.i.if.end168.i_crit_edge:               ; preds = %if.then140.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

for.body.i353.i:                                  ; preds = %for.body.i353.i.for.body.i353.i_crit_edge, %if.then140.i.for.body.i353.i_crit_edge
  %i.026.i346.i = phi i32 [ %inc.i351.i, %for.body.i353.i.for.body.i353.i_crit_edge ], [ 0, %if.then140.i.for.body.i353.i_crit_edge ]
  %v.i347.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %71, i32 0, i32 1, i32 %i.026.i346.i, i32 1
  %78 = ptrtoint ptr %v.i347.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %v.i347.i, align 4
  %conv.i348.i = trunc i32 %79 to i16
  %arrayidx11.i349.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 41, i32 3, i32 %i.026.i346.i
  %80 = ptrtoint ptr %arrayidx11.i349.i to i32
  call void @__asan_store2_noabort(i32 %80)
  store i16 %conv.i348.i, ptr %arrayidx11.i349.i, align 4
  %smio_low.i350.i = getelementptr %struct.smu7_hwmgr, ptr %13, i32 0, i32 41, i32 3, i32 %i.026.i346.i, i32 1
  %81 = ptrtoint ptr %smio_low.i350.i to i32
  call void @__asan_store4_noabort(i32 %81)
  store i32 0, ptr %smio_low.i350.i, align 4
  %inc.i351.i = add nuw i32 %i.026.i346.i, 1
  %82 = ptrtoint ptr %71 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %71, align 4
  %cmp9.i352.i = icmp ult i32 %inc.i351.i, %83
  br i1 %cmp9.i352.i, label %for.body.i353.i.for.body.i353.i_crit_edge, label %for.body.i353.i.if.end168.i_crit_edge

for.body.i353.i.if.end168.i_crit_edge:            ; preds = %for.body.i353.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

for.body.i353.i.for.body.i353.i_crit_edge:        ; preds = %for.body.i353.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i353.i

do.body152.i:                                     ; preds = %if.then137.i
  %vddc_voltage_table148.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41
  %vddc_lookup_table.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %15, i32 0, i32 15
  %84 = ptrtoint ptr %vddc_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %vddc_lookup_table.i, align 4
  %call149.i = tail call i32 @phm_get_svi2_vdd_voltage_table(ptr noundef %vddc_voltage_table148.i, ptr noundef %85) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call149.i)
  %cmp153.i = icmp eq i32 %call149.i, 0
  br i1 %cmp153.i, label %do.body152.i.if.end168.i_crit_edge, label %if.then154.i

do.body152.i.if.end168.i_crit_edge:               ; preds = %do.body152.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end168.i

if.then154.i:                                     ; preds = %do.body152.i
  %call155.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.182, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call155.i)
  %tobool156.not.i = icmp eq i32 %call155.i, 0
  br i1 %tobool156.not.i, label %if.then154.i.if.then13_crit_edge, label %if.then154.i.if.then13.sink.split_crit_edge

if.then154.i.if.then13.sink.split_crit_edge:      ; preds = %if.then154.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13.sink.split

if.then154.i.if.then13_crit_edge:                 ; preds = %if.then154.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then13

if.end168.i:                                      ; preds = %do.body152.i.if.end168.i_crit_edge, %for.body.i353.i.if.end168.i_crit_edge, %if.then140.i.if.end168.i_crit_edge, %if.then137.i.if.end168.i_crit_edge, %if.then117.i.if.end168.i_crit_edge, %if.end115.i.if.end168.i_crit_edge
  %call169.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 4) #15
  %vddc_voltage_table171.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 41
  %86 = ptrtoint ptr %vddc_voltage_table171.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %vddc_voltage_table171.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %87, i32 %call169.i)
  %cmp172.not.i = icmp ugt i32 %87, %call169.i
  br i1 %cmp172.not.i, label %if.then173.i, label %if.end168.i.do.end186.i_crit_edge

if.end168.i.do.end186.i_crit_edge:                ; preds = %if.end168.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end186.i

if.then173.i:                                     ; preds = %if.end168.i
  %call174.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.186, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call174.i)
  %tobool175.not.i = icmp eq i32 %call174.i, 0
  br i1 %tobool175.not.i, label %if.then173.i.if.end182.i_crit_edge, label %do.end179.i

if.then173.i.if.end182.i_crit_edge:               ; preds = %if.then173.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end182.i

do.end179.i:                                      ; preds = %if.then173.i
  call void @__sanitizer_cov_trace_pc() #17
  %call181.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.189) #18
  br label %if.end182.i

if.end182.i:                                      ; preds = %do.end179.i, %if.then173.i.if.end182.i_crit_edge
  tail call void @phm_trim_voltage_table_to_fit_state_table(i32 noundef %call169.i, ptr noundef %vddc_voltage_table171.i) #15
  br label %do.end186.i

do.end186.i:                                      ; preds = %if.end182.i, %if.end168.i.do.end186.i_crit_edge
  %call187.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 5) #15
  %vddgfx_voltage_table189.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 44
  %88 = ptrtoint ptr %vddgfx_voltage_table189.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %vddgfx_voltage_table189.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %89, i32 %call187.i)
  %cmp191.not.i = icmp ugt i32 %89, %call187.i
  br i1 %cmp191.not.i, label %if.then192.i, label %do.end186.i.do.end205.i_crit_edge

do.end186.i.do.end205.i_crit_edge:                ; preds = %do.end186.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end205.i

if.then192.i:                                     ; preds = %do.end186.i
  %call193.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.190, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call193.i)
  %tobool194.not.i = icmp eq i32 %call193.i, 0
  br i1 %tobool194.not.i, label %if.then192.i.if.end201.i_crit_edge, label %do.end198.i

if.then192.i.if.end201.i_crit_edge:               ; preds = %if.then192.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end201.i

do.end198.i:                                      ; preds = %if.then192.i
  call void @__sanitizer_cov_trace_pc() #17
  %call200.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.189) #18
  br label %if.end201.i

if.end201.i:                                      ; preds = %do.end198.i, %if.then192.i.if.end201.i_crit_edge
  tail call void @phm_trim_voltage_table_to_fit_state_table(i32 noundef %call187.i, ptr noundef %vddgfx_voltage_table189.i) #15
  br label %do.end205.i

do.end205.i:                                      ; preds = %if.end201.i, %do.end186.i.do.end205.i_crit_edge
  %call206.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 6) #15
  %vddci_voltage_table208.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 42
  %90 = ptrtoint ptr %vddci_voltage_table208.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %vddci_voltage_table208.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %91, i32 %call206.i)
  %cmp210.not.i = icmp ugt i32 %91, %call206.i
  br i1 %cmp210.not.i, label %if.then211.i, label %do.end205.i.do.end224.i_crit_edge

do.end205.i.do.end224.i_crit_edge:                ; preds = %do.end205.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end224.i

if.then211.i:                                     ; preds = %do.end205.i
  %call212.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.193, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call212.i)
  %tobool213.not.i = icmp eq i32 %call212.i, 0
  br i1 %tobool213.not.i, label %if.then211.i.if.end220.i_crit_edge, label %do.end217.i

if.then211.i.if.end220.i_crit_edge:               ; preds = %if.then211.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end220.i

do.end217.i:                                      ; preds = %if.then211.i
  call void @__sanitizer_cov_trace_pc() #17
  %call219.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.196) #18
  br label %if.end220.i

if.end220.i:                                      ; preds = %do.end217.i, %if.then211.i.if.end220.i_crit_edge
  tail call void @phm_trim_voltage_table_to_fit_state_table(i32 noundef %call206.i, ptr noundef %vddci_voltage_table208.i) #15
  br label %do.end224.i

do.end224.i:                                      ; preds = %if.end220.i, %do.end205.i.do.end224.i_crit_edge
  %call225.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 7) #15
  %mvdd_voltage_table227.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %13, i32 0, i32 43
  %92 = ptrtoint ptr %mvdd_voltage_table227.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %mvdd_voltage_table227.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %93, i32 %call225.i)
  %cmp229.not.i = icmp ugt i32 %93, %call225.i
  br i1 %cmp229.not.i, label %if.then230.i, label %do.end224.i.if.end26_crit_edge

do.end224.i.if.end26_crit_edge:                   ; preds = %do.end224.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26

if.then230.i:                                     ; preds = %do.end224.i
  %call231.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_construct_voltage_tables._rs.197, ptr noundef nonnull @__func__.smu7_construct_voltage_tables) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call231.i)
  %tobool232.not.i = icmp eq i32 %call231.i, 0
  br i1 %tobool232.not.i, label %if.then230.i.if.end239.i_crit_edge, label %do.end236.i

if.then230.i.if.end239.i_crit_edge:               ; preds = %if.then230.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end239.i

do.end236.i:                                      ; preds = %if.then230.i
  call void @__sanitizer_cov_trace_pc() #17
  %call238.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.200) #18
  br label %if.end239.i

if.end239.i:                                      ; preds = %do.end236.i, %if.then230.i.if.end239.i_crit_edge
  tail call void @phm_trim_voltage_table_to_fit_state_table(i32 noundef %call225.i, ptr noundef %mvdd_voltage_table227.i) #15
  br label %if.end26

if.then13.sink.split:                             ; preds = %if.then154.i.if.then13.sink.split_crit_edge, %if.then121.i.if.then13.sink.split_crit_edge, %if.then102.i.if.then13.sink.split_crit_edge, %if.then82.i.if.then13.sink.split_crit_edge, %if.then48.i.if.then13.sink.split_crit_edge, %if.then28.i.if.then13.sink.split_crit_edge, %if.then2.i.if.then13.sink.split_crit_edge
  %.str.161.sink = phi ptr [ @.str.161, %if.then2.i.if.then13.sink.split_crit_edge ], [ @.str.165, %if.then28.i.if.then13.sink.split_crit_edge ], [ @.str.169, %if.then48.i.if.then13.sink.split_crit_edge ], [ @.str.173, %if.then82.i.if.then13.sink.split_crit_edge ], [ @.str.177, %if.then102.i.if.then13.sink.split_crit_edge ], [ @.str.181, %if.then121.i.if.then13.sink.split_crit_edge ], [ @.str.185, %if.then154.i.if.then13.sink.split_crit_edge ]
  %call7.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.161.sink) #18
  br label %if.then13

if.then13:                                        ; preds = %if.then13.sink.split, %if.then154.i.if.then13_crit_edge, %if.then121.i.if.then13_crit_edge, %if.then102.i.if.then13_crit_edge, %if.then82.i.if.then13_crit_edge, %if.then48.i.if.then13_crit_edge, %if.then28.i.if.then13_crit_edge, %if.then2.i.if.then13_crit_edge
  %call14 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.75, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.if.end26_crit_edge, label %do.end19

if.then13.if.end26_crit_edge:                     ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26

do.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #17
  %call21 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.78) #18
  br label %if.end26

if.end26:                                         ; preds = %do.end19, %if.then13.if.end26_crit_edge, %if.end239.i, %do.end224.i.if.end26_crit_edge, %entry.if.end26_crit_edge
  %call27 = tail call i32 @smum_initialize_mc_reg_table(ptr noundef %hwmgr) #15
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %94 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %platform_descriptor, align 4
  %and1.i = and i32 %95, 134217728
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i496.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i496.not, label %if.end26.if.end35_crit_edge, label %if.then29

if.end26.if.end35_crit_edge:                      ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end35

if.then29:                                        ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #17
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %96 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %device, align 4
  %98 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %97, align 4
  %write_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %99, i32 0, i32 3
  %100 = ptrtoint ptr %write_ind_register to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %write_ind_register, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %99, i32 0, i32 2
  %102 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %read_ind_register, align 4
  %call34 = tail call i32 %103(ptr noundef %97, i32 noundef 1, i32 noundef -1071644672) #15
  %or = or i32 %call34, 8388608
  tail call void %101(ptr noundef %97, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or) #15
  br label %if.end35

if.end35:                                         ; preds = %if.then29, %if.end26.if.end35_crit_edge
  %104 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %platform_descriptor, align 4
  %and1.i497 = and i32 %105, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i497)
  %cmp.i498.not = icmp eq i32 %and1.i497, 0
  br i1 %cmp.i498.not, label %if.end35.if.end52_crit_edge, label %if.then40

if.end35.if.end52_crit_edge:                      ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end52

if.then40:                                        ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #17
  %device41 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %106 = ptrtoint ptr %device41 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %device41, align 4
  %108 = ptrtoint ptr %107 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %107, align 4
  %write_ind_register43 = getelementptr inbounds %struct.cgs_ops, ptr %109, i32 0, i32 3
  %110 = ptrtoint ptr %write_ind_register43 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %write_ind_register43, align 4
  %read_ind_register47 = getelementptr inbounds %struct.cgs_ops, ptr %109, i32 0, i32 2
  %112 = ptrtoint ptr %read_ind_register47 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %read_ind_register47, align 4
  %call49 = tail call i32 %113(ptr noundef %107, i32 noundef 1, i32 noundef -1071644672) #15
  %and50 = and i32 %call49, -5
  tail call void %111(ptr noundef %107, i32 noundef 1, i32 noundef -1071644672, i32 noundef %and50) #15
  br label %if.end52

if.end52:                                         ; preds = %if.then40, %if.end35.if.end52_crit_edge
  %114 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %backend.i, align 4
  %device.i500 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %116 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %device.i500, align 4
  %118 = ptrtoint ptr %117 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %117, align 4
  %write_ind_register.i501 = getelementptr inbounds %struct.cgs_ops, ptr %119, i32 0, i32 3
  %120 = ptrtoint ptr %write_ind_register.i501 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %write_ind_register.i501, align 4
  %read_ind_register.i502 = getelementptr inbounds %struct.cgs_ops, ptr %119, i32 0, i32 2
  %122 = ptrtoint ptr %read_ind_register.i502 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %read_ind_register.i502, align 4
  %call.i503 = tail call i32 %123(ptr noundef %117, i32 noundef 1, i32 noundef -1071644604) #15
  %and.i = and i32 %call.i503, -983041
  %static_screen_threshold_unit.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %115, i32 0, i32 5
  %124 = ptrtoint ptr %static_screen_threshold_unit.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %static_screen_threshold_unit.i, align 4
  %shl.i = shl i32 %125, 16
  %and5.i = and i32 %shl.i, 983040
  %or.i504 = or i32 %and5.i, %and.i
  tail call void %121(ptr noundef %117, i32 noundef 1, i32 noundef -1071644604, i32 noundef %or.i504) #15
  %126 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %device.i500, align 4
  %128 = ptrtoint ptr %127 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %127, align 4
  %write_ind_register8.i = getelementptr inbounds %struct.cgs_ops, ptr %129, i32 0, i32 3
  %130 = ptrtoint ptr %write_ind_register8.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %write_ind_register8.i, align 4
  %read_ind_register12.i = getelementptr inbounds %struct.cgs_ops, ptr %129, i32 0, i32 2
  %132 = ptrtoint ptr %read_ind_register12.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %read_ind_register12.i, align 4
  %call14.i = tail call i32 %133(ptr noundef %127, i32 noundef 1, i32 noundef -1071644604) #15
  %and15.i = and i32 %call14.i, -65536
  %static_screen_threshold.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %115, i32 0, i32 6
  %134 = ptrtoint ptr %static_screen_threshold.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %static_screen_threshold.i, align 4
  %and17.i = and i32 %135, 65535
  %or18.i = or i32 %and17.i, %and15.i
  tail call void %131(ptr noundef %127, i32 noundef 1, i32 noundef -1071644604, i32 noundef %or18.i) #15
  %136 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %device.i500, align 4
  %138 = ptrtoint ptr %137 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %137, align 4
  %read_ind_register.i506 = getelementptr inbounds %struct.cgs_ops, ptr %139, i32 0, i32 2
  %140 = ptrtoint ptr %read_ind_register.i506 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %read_ind_register.i506, align 4
  %call.i507 = tail call i32 %141(ptr noundef %137, i32 noundef 1, i32 noundef -1071644576) #15
  %or.i508 = and i32 %call.i507, -50331652
  %or3.i = or i32 %or.i508, 16777219
  %142 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %device.i500, align 4
  %144 = ptrtoint ptr %143 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %143, align 4
  %write_ind_register.i509 = getelementptr inbounds %struct.cgs_ops, ptr %145, i32 0, i32 3
  %146 = ptrtoint ptr %write_ind_register.i509 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %write_ind_register.i509, align 4
  tail call void %147(ptr noundef %143, i32 noundef 1, i32 noundef -1071644576, i32 noundef %or3.i) #15
  %148 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %backend.i, align 4
  %150 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %device.i500, align 4
  %152 = ptrtoint ptr %151 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %151, align 4
  %write_ind_register.i512 = getelementptr inbounds %struct.cgs_ops, ptr %153, i32 0, i32 3
  %154 = ptrtoint ptr %write_ind_register.i512 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %write_ind_register.i512, align 4
  %read_ind_register.i513 = getelementptr inbounds %struct.cgs_ops, ptr %153, i32 0, i32 2
  %156 = ptrtoint ptr %read_ind_register.i513 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %read_ind_register.i513, align 4
  %call.i514 = tail call i32 %157(ptr noundef %151, i32 noundef 1, i32 noundef -1071644664) #15
  %and.i515 = and i32 %call.i514, -33
  tail call void %155(ptr noundef %151, i32 noundef 1, i32 noundef -1071644664, i32 noundef %and.i515) #15
  %158 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %device.i500, align 4
  %160 = ptrtoint ptr %159 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %159, align 4
  %write_ind_register7.i = getelementptr inbounds %struct.cgs_ops, ptr %161, i32 0, i32 3
  %162 = ptrtoint ptr %write_ind_register7.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %write_ind_register7.i, align 4
  %read_ind_register11.i = getelementptr inbounds %struct.cgs_ops, ptr %161, i32 0, i32 2
  %164 = ptrtoint ptr %read_ind_register11.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %read_ind_register11.i, align 4
  %call13.i = tail call i32 %165(ptr noundef %159, i32 noundef 1, i32 noundef -1071644664) #15
  %and14.i = and i32 %call13.i, -17
  tail call void %163(ptr noundef %159, i32 noundef 1, i32 noundef -1071644664, i32 noundef %and14.i) #15
  %166 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %device.i500, align 4
  %168 = ptrtoint ptr %167 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %167, align 4
  %write_ind_register18.i = getelementptr inbounds %struct.cgs_ops, ptr %169, i32 0, i32 3
  %170 = ptrtoint ptr %write_ind_register18.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %write_ind_register18.i, align 4
  %arrayidx.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 0
  %172 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %arrayidx.i, align 4
  tail call void %171(ptr noundef %167, i32 noundef 1, i32 noundef -1071644248, i32 noundef %173) #15
  %174 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %device.i500, align 4
  %176 = ptrtoint ptr %175 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %175, align 4
  %write_ind_register18.1.i = getelementptr inbounds %struct.cgs_ops, ptr %177, i32 0, i32 3
  %178 = ptrtoint ptr %write_ind_register18.1.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %write_ind_register18.1.i, align 4
  %arrayidx.1.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 1
  %180 = ptrtoint ptr %arrayidx.1.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx.1.i, align 4
  tail call void %179(ptr noundef %175, i32 noundef 1, i32 noundef -1071644244, i32 noundef %181) #15
  %182 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %device.i500, align 4
  %184 = ptrtoint ptr %183 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %183, align 4
  %write_ind_register18.2.i = getelementptr inbounds %struct.cgs_ops, ptr %185, i32 0, i32 3
  %186 = ptrtoint ptr %write_ind_register18.2.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %write_ind_register18.2.i, align 4
  %arrayidx.2.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 2
  %188 = ptrtoint ptr %arrayidx.2.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %arrayidx.2.i, align 4
  tail call void %187(ptr noundef %183, i32 noundef 1, i32 noundef -1071644240, i32 noundef %189) #15
  %190 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %device.i500, align 4
  %192 = ptrtoint ptr %191 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %191, align 4
  %write_ind_register18.3.i = getelementptr inbounds %struct.cgs_ops, ptr %193, i32 0, i32 3
  %194 = ptrtoint ptr %write_ind_register18.3.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %write_ind_register18.3.i, align 4
  %arrayidx.3.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 3
  %196 = ptrtoint ptr %arrayidx.3.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %arrayidx.3.i, align 4
  tail call void %195(ptr noundef %191, i32 noundef 1, i32 noundef -1071644236, i32 noundef %197) #15
  %198 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %device.i500, align 4
  %200 = ptrtoint ptr %199 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %199, align 4
  %write_ind_register18.4.i = getelementptr inbounds %struct.cgs_ops, ptr %201, i32 0, i32 3
  %202 = ptrtoint ptr %write_ind_register18.4.i to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %write_ind_register18.4.i, align 4
  %arrayidx.4.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 4
  %204 = ptrtoint ptr %arrayidx.4.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %arrayidx.4.i, align 4
  tail call void %203(ptr noundef %199, i32 noundef 1, i32 noundef -1071644232, i32 noundef %205) #15
  %206 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %device.i500, align 4
  %208 = ptrtoint ptr %207 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %207, align 4
  %write_ind_register18.5.i = getelementptr inbounds %struct.cgs_ops, ptr %209, i32 0, i32 3
  %210 = ptrtoint ptr %write_ind_register18.5.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %write_ind_register18.5.i, align 4
  %arrayidx.5.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 5
  %212 = ptrtoint ptr %arrayidx.5.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %arrayidx.5.i, align 4
  tail call void %211(ptr noundef %207, i32 noundef 1, i32 noundef -1071644228, i32 noundef %213) #15
  %214 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %device.i500, align 4
  %216 = ptrtoint ptr %215 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %215, align 4
  %write_ind_register18.6.i = getelementptr inbounds %struct.cgs_ops, ptr %217, i32 0, i32 3
  %218 = ptrtoint ptr %write_ind_register18.6.i to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %write_ind_register18.6.i, align 4
  %arrayidx.6.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 6
  %220 = ptrtoint ptr %arrayidx.6.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %arrayidx.6.i, align 4
  tail call void %219(ptr noundef %215, i32 noundef 1, i32 noundef -1071644224, i32 noundef %221) #15
  %222 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %device.i500, align 4
  %224 = ptrtoint ptr %223 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %223, align 4
  %write_ind_register18.7.i = getelementptr inbounds %struct.cgs_ops, ptr %225, i32 0, i32 3
  %226 = ptrtoint ptr %write_ind_register18.7.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %write_ind_register18.7.i, align 4
  %arrayidx.7.i = getelementptr %struct.smu7_hwmgr, ptr %149, i32 0, i32 4, i32 7
  %228 = ptrtoint ptr %arrayidx.7.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %arrayidx.7.i, align 4
  tail call void %227(ptr noundef %223, i32 noundef 1, i32 noundef -1071644220, i32 noundef %229) #15
  %call101 = tail call i32 @smum_process_firmware_header(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call101)
  %cmp103 = icmp eq i32 %call101, 0
  br i1 %cmp103, label %if.end52.do.end116_crit_edge, label %if.then104

if.end52.do.end116_crit_edge:                     ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end116

if.then104:                                       ; preds = %if.end52
  %call105 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.91, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call105)
  %tobool106.not = icmp eq i32 %call105, 0
  br i1 %tobool106.not, label %if.then104.do.end116_crit_edge, label %do.end110

if.then104.do.end116_crit_edge:                   ; preds = %if.then104
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end116

do.end110:                                        ; preds = %if.then104
  call void @__sanitizer_cov_trace_pc() #17
  %call112 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.94) #18
  br label %do.end116

do.end116:                                        ; preds = %do.end110, %if.then104.do.end116_crit_edge, %if.end52.do.end116_crit_edge
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %230 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %chip_id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %231)
  %cmp117.not = icmp eq i32 %231, 18
  br i1 %cmp117.not, label %do.end116.if.end135_crit_edge, label %if.then118

do.end116.if.end135_crit_edge:                    ; preds = %do.end116
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end135

if.then118:                                       ; preds = %do.end116
  call void @__sanitizer_cov_trace_pc() #17
  %232 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %device.i500, align 4
  %234 = ptrtoint ptr %233 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %233, align 4
  %236 = ptrtoint ptr %235 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %235, align 4
  %call.i.i = tail call i32 %237(ptr noundef %233, i32 noundef 2525) #15
  %238 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %device.i500, align 4
  %240 = ptrtoint ptr %239 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load ptr, ptr %239, align 4
  %242 = ptrtoint ptr %241 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %241, align 4
  %call6.i.i = tail call i32 %243(ptr noundef %239, i32 noundef 2526) #15
  %244 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %device.i500, align 4
  %246 = ptrtoint ptr %245 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %245, align 4
  %248 = ptrtoint ptr %247 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %247, align 4
  %call11.i.i = tail call i32 %249(ptr noundef %245, i32 noundef 2562) #15
  %250 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load ptr, ptr %device.i500, align 4
  %252 = ptrtoint ptr %251 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %251, align 4
  %write_register52.i.i = getelementptr inbounds %struct.cgs_ops, ptr %253, i32 0, i32 1
  %254 = ptrtoint ptr %write_register52.i.i to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %write_register52.i.i, align 4
  tail call void %255(ptr noundef %251, i32 noundef 2556, i32 noundef %call.i.i) #15
  %256 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %device.i500, align 4
  %258 = ptrtoint ptr %257 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %257, align 4
  %write_register56.i.i = getelementptr inbounds %struct.cgs_ops, ptr %259, i32 0, i32 1
  %260 = ptrtoint ptr %write_register56.i.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %write_register56.i.i, align 4
  tail call void %261(ptr noundef %257, i32 noundef 2559, i32 noundef %call6.i.i) #15
  %262 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %device.i500, align 4
  %264 = ptrtoint ptr %263 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %263, align 4
  %write_register60.i.i = getelementptr inbounds %struct.cgs_ops, ptr %265, i32 0, i32 1
  %266 = ptrtoint ptr %write_register60.i.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %write_register60.i.i, align 4
  %268 = ptrtoint ptr %265 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %265, align 4
  %call66.i.i = tail call i32 %269(ptr noundef %263, i32 noundef 2562) #15
  %and67.i.i = and i32 %call66.i.i, -993
  %burst_time.0.i.i = shl i32 %call11.i.i, 5
  %shl68.i.i = and i32 %burst_time.0.i.i, 992
  %or70.i.i = or i32 %and67.i.i, %shl68.i.i
  tail call void %267(ptr noundef %263, i32 noundef 2562, i32 noundef %or70.i.i) #15
  %270 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %device.i500, align 4
  %272 = ptrtoint ptr %271 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %271, align 4
  %274 = ptrtoint ptr %273 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %273, align 4
  %call77.i.i = tail call i32 %275(ptr noundef %271, i32 noundef 2415) #15
  %or78.i.i = or i32 %call77.i.i, 15
  %276 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %device.i500, align 4
  %278 = ptrtoint ptr %277 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load ptr, ptr %277, align 4
  %write_register81.i.i = getelementptr inbounds %struct.cgs_ops, ptr %279, i32 0, i32 1
  %280 = ptrtoint ptr %write_register81.i.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %write_register81.i.i, align 4
  tail call void %281(ptr noundef %277, i32 noundef 2415, i32 noundef %or78.i.i) #15
  %282 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %device.i500, align 4
  %284 = ptrtoint ptr %283 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %283, align 4
  %write_register85.i.i = getelementptr inbounds %struct.cgs_ops, ptr %285, i32 0, i32 1
  %286 = ptrtoint ptr %write_register85.i.i to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %write_register85.i.i, align 4
  %288 = ptrtoint ptr %285 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %285, align 4
  %call91.i.i = tail call i32 %289(ptr noundef %283, i32 noundef 2554) #15
  %and92.i.i = and i32 %call91.i.i, -256
  %or95.i.i = or i32 %and92.i.i, 11
  tail call void %287(ptr noundef %283, i32 noundef 2554, i32 noundef %or95.i.i) #15
  br label %if.end135

if.end135:                                        ; preds = %if.then118, %do.end116.if.end135_crit_edge
  %290 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %backend.i, align 4
  %292 = call ptr @memset(ptr %291, i32 0, i32 600)
  %call.i.i517 = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 0) #15
  %call2.i.i = tail call i32 @phm_reset_single_dpm_table(ptr noundef %291, i32 noundef %call.i.i517, i32 noundef 8) #15
  %mclk_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %291, i32 0, i32 1
  %call4.i.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 1) #15
  %call5.i.i = tail call i32 @phm_reset_single_dpm_table(ptr noundef %mclk_table.i.i, i32 noundef %call4.i.i, i32 noundef 8) #15
  %vddc_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %291, i32 0, i32 3
  %call7.i.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 4) #15
  %call8.i.i = tail call i32 @phm_reset_single_dpm_table(ptr noundef %vddc_table.i.i, i32 noundef %call7.i.i, i32 noundef 8) #15
  %vddci_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %291, i32 0, i32 4
  %call10.i.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 6) #15
  %call11.i.i518 = tail call i32 @phm_reset_single_dpm_table(ptr noundef %vddci_table.i.i, i32 noundef %call10.i.i, i32 noundef 8) #15
  %mvdd_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %291, i32 0, i32 5
  %call13.i.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 7) #15
  %call14.i.i = tail call i32 @phm_reset_single_dpm_table(ptr noundef %mvdd_table.i.i, i32 noundef %call13.i.i, i32 noundef 8) #15
  %pp_table_version.i519 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %293 = ptrtoint ptr %pp_table_version.i519 to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %pp_table_version.i519, align 4
  %295 = zext i32 %294 to i64
  call void @__sanitizer_cov_trace_switch(i64 %295, ptr @__sancov_gen_cov_switch_values.486)
  switch i32 %294, label %if.end135.if.end6.i_crit_edge [
    i32 1, label %if.then.i520
    i32 0, label %if.then4.i
  ]

if.end135.if.end6.i_crit_edge:                    ; preds = %if.end135
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

if.then.i520:                                     ; preds = %if.end135
  %296 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %backend.i, align 4
  %pptable.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %298 = ptrtoint ptr %pptable.i.i to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %pptable.i.i, align 4
  %cmp.i.i = icmp eq ptr %299, null
  br i1 %cmp.i.i, label %if.then.i520.if.end6.i_crit_edge, label %if.end.i.i

if.then.i520.if.end6.i_crit_edge:                 ; preds = %if.then.i520
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

if.end.i.i:                                       ; preds = %if.then.i520
  %300 = ptrtoint ptr %299 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load ptr, ptr %299, align 4
  %vdd_dep_on_mclk.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %299, i32 0, i32 1
  %302 = ptrtoint ptr %vdd_dep_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %vdd_dep_on_mclk.i.i, align 4
  %cmp1.not.i.i = icmp eq ptr %301, null
  br i1 %cmp1.not.i.i, label %if.then2.i.i, label %do.body10.i.i

if.then2.i.i:                                     ; preds = %if.end.i.i
  %call.i2.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v1._rs, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i2.i)
  %tobool.not.i.i = icmp eq i32 %call.i2.i, 0
  br i1 %tobool.not.i.i, label %if.then2.i.i.if.end6.i_crit_edge, label %do.end.i.i

if.then2.i.i.if.end6.i_crit_edge:                 ; preds = %if.then2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end.i.i:                                       ; preds = %if.then2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call5.i3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.202) #18
  br label %if.end6.i

do.body10.i.i:                                    ; preds = %if.end.i.i
  %304 = ptrtoint ptr %301 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %301, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %305)
  %cmp11.not.i.i = icmp eq i32 %305, 0
  br i1 %cmp11.not.i.i, label %if.then12.i.i, label %do.body25.i.i

if.then12.i.i:                                    ; preds = %do.body10.i.i
  %call13.i4.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v1._rs.203, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13.i4.i)
  %tobool14.not.i.i = icmp eq i32 %call13.i4.i, 0
  br i1 %tobool14.not.i.i, label %if.then12.i.i.if.end6.i_crit_edge, label %do.end18.i.i

if.then12.i.i.if.end6.i_crit_edge:                ; preds = %if.then12.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end18.i.i:                                     ; preds = %if.then12.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call20.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.206) #18
  br label %if.end6.i

do.body25.i.i:                                    ; preds = %do.body10.i.i
  %cmp26.not.i.i = icmp eq ptr %303, null
  br i1 %cmp26.not.i.i, label %if.then27.i.i, label %do.body40.i.i

if.then27.i.i:                                    ; preds = %do.body25.i.i
  %call28.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v1._rs.207, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i.i)
  %tobool29.not.i.i = icmp eq i32 %call28.i.i, 0
  br i1 %tobool29.not.i.i, label %if.then27.i.i.if.end6.i_crit_edge, label %do.end33.i.i

if.then27.i.i.if.end6.i_crit_edge:                ; preds = %if.then27.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end33.i.i:                                     ; preds = %if.then27.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call35.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.210) #18
  br label %if.end6.i

do.body40.i.i:                                    ; preds = %do.body25.i.i
  %306 = ptrtoint ptr %303 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load i32, ptr %303, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %307)
  %cmp42.not.i.i = icmp eq i32 %307, 0
  br i1 %cmp42.not.i.i, label %if.then43.i.i, label %do.end55.i.i

if.then43.i.i:                                    ; preds = %do.body40.i.i
  %call44.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v1._rs.211, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44.i.i)
  %tobool45.not.i.i = icmp eq i32 %call44.i.i, 0
  br i1 %tobool45.not.i.i, label %if.then43.i.i.if.end6.i_crit_edge, label %do.end49.i.i

if.then43.i.i.if.end6.i_crit_edge:                ; preds = %if.then43.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end49.i.i:                                     ; preds = %if.then43.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call51.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.214) #18
  br label %if.end6.i

do.end55.i.i:                                     ; preds = %do.body40.i.i
  %308 = ptrtoint ptr %297 to i32
  call void @__asan_store4_noabort(i32 %308)
  store i32 0, ptr %297, align 4
  %309 = ptrtoint ptr %301 to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load i32, ptr %301, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %310)
  %cmp581.not.i.i = icmp eq i32 %310, 0
  br i1 %cmp581.not.i.i, label %do.end55.i.i.for.end.i.i_crit_edge, label %for.inc.peel.i.i

do.end55.i.i.for.end.i.i_crit_edge:               ; preds = %do.end55.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i

for.inc.peel.i.i:                                 ; preds = %do.end55.i.i
  %arrayidx69.peel.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %301, i32 0, i32 1, i32 0
  %311 = ptrtoint ptr %arrayidx69.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %arrayidx69.peel.i.i, align 4
  %value78.peel.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %297, i32 0, i32 1, i32 0, i32 1
  %313 = ptrtoint ptr %value78.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %313)
  store i32 %312, ptr %value78.peel.i.i, align 4
  %arrayidx87.peel.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %297, i32 0, i32 1, i32 0
  %314 = ptrtoint ptr %arrayidx87.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %314)
  store i8 1, ptr %arrayidx87.peel.i.i, align 4
  %315 = ptrtoint ptr %297 to i32
  call void @__asan_store4_noabort(i32 %315)
  store i32 1, ptr %297, align 4
  %316 = ptrtoint ptr %301 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load i32, ptr %301, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %317)
  %cmp58.peel.i.i = icmp ugt i32 %317, 1
  br i1 %cmp58.peel.i.i, label %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge, label %for.inc.peel.i.i.for.end.i.i_crit_edge

for.inc.peel.i.i.for.end.i.i_crit_edge:           ; preds = %for.inc.peel.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i

for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge:     ; preds = %for.inc.peel.i.i
  br label %lor.lhs.false.i.i

lor.lhs.false.i.i:                                ; preds = %for.inc.i.i.lor.lhs.false.i.i_crit_edge, %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge
  %i.02.i.i = phi i32 [ %inc92.i.i, %for.inc.i.i.lor.lhs.false.i.i_crit_edge ], [ 1, %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge ]
  %318 = ptrtoint ptr %297 to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load i32, ptr %297, align 4
  %sub.i.i = add i32 %319, -1
  %value.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %297, i32 0, i32 1, i32 %sub.i.i, i32 1
  %320 = ptrtoint ptr %value.i.i to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load i32, ptr %value.i.i, align 4
  %arrayidx65.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %301, i32 0, i32 1, i32 %i.02.i.i
  %322 = ptrtoint ptr %arrayidx65.i.i to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load i32, ptr %arrayidx65.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %321, i32 %323)
  %cmp66.not.i.i = icmp eq i32 %321, %323
  br i1 %cmp66.not.i.i, label %lor.lhs.false.i.i.for.inc.i.i_crit_edge, label %if.then67.i.i

lor.lhs.false.i.i.for.inc.i.i_crit_edge:          ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i.i

if.then67.i.i:                                    ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %value78.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %297, i32 0, i32 1, i32 %319, i32 1
  %324 = ptrtoint ptr %value78.i.i to i32
  call void @__asan_store4_noabort(i32 %324)
  store i32 %323, ptr %value78.i.i, align 4
  %325 = ptrtoint ptr %297 to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load i32, ptr %297, align 4
  %arrayidx87.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %297, i32 0, i32 1, i32 %326
  %327 = ptrtoint ptr %arrayidx87.i.i to i32
  call void @__asan_store1_noabort(i32 %327)
  store i8 0, ptr %arrayidx87.i.i, align 4
  %328 = load i32, ptr %297, align 4
  %inc.i.i521 = add i32 %328, 1
  store i32 %inc.i.i521, ptr %297, align 4
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.then67.i.i, %lor.lhs.false.i.i.for.inc.i.i_crit_edge
  %inc92.i.i = add nuw i32 %i.02.i.i, 1
  %329 = ptrtoint ptr %301 to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load i32, ptr %301, align 4
  %cmp58.i.i = icmp ult i32 %inc92.i.i, %330
  br i1 %cmp58.i.i, label %for.inc.i.i.lor.lhs.false.i.i_crit_edge, label %for.inc.i.i.for.end.i.i_crit_edge, !llvm.loop !825

for.inc.i.i.for.end.i.i_crit_edge:                ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i.i

for.inc.i.i.lor.lhs.false.i.i_crit_edge:          ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %lor.lhs.false.i.i

for.end.i.i:                                      ; preds = %for.inc.i.i.for.end.i.i_crit_edge, %for.inc.peel.i.i.for.end.i.i_crit_edge, %do.end55.i.i.for.end.i.i_crit_edge
  %i.0.lcssa.i.i = phi i32 [ 0, %do.end55.i.i.for.end.i.i_crit_edge ], [ 1, %for.inc.peel.i.i.for.end.i.i_crit_edge ], [ %inc92.i.i, %for.inc.i.i.for.end.i.i_crit_edge ]
  %overdriveLimit.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %331 = ptrtoint ptr %overdriveLimit.i.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %overdriveLimit.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %332)
  %cmp93.i.i = icmp eq i32 %332, 0
  br i1 %cmp93.i.i, label %if.then94.i.i, label %for.end.i.i.if.end102.i.i_crit_edge

for.end.i.i.if.end102.i.i_crit_edge:              ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end102.i.i

if.then94.i.i:                                    ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %sub96.i.i = add i32 %i.0.lcssa.i.i, -1
  %arrayidx97.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %301, i32 0, i32 1, i32 %sub96.i.i
  %333 = ptrtoint ptr %arrayidx97.i.i to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %arrayidx97.i.i, align 4
  %335 = ptrtoint ptr %overdriveLimit.i.i to i32
  call void @__asan_store4_noabort(i32 %335)
  store i32 %334, ptr %overdriveLimit.i.i, align 4
  br label %if.end102.i.i

if.end102.i.i:                                    ; preds = %if.then94.i.i, %for.end.i.i.if.end102.i.i_crit_edge
  %mclk_table.i5.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %297, i32 0, i32 1
  %336 = ptrtoint ptr %mclk_table.i5.i to i32
  call void @__asan_store4_noabort(i32 %336)
  store i32 0, ptr %mclk_table.i5.i, align 4
  %337 = ptrtoint ptr %303 to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load i32, ptr %303, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %338)
  %cmp1074.not.i.i = icmp eq i32 %338, 0
  br i1 %cmp1074.not.i.i, label %if.end102.i.i.for.end155.i.i_crit_edge, label %for.inc153.peel.i.i

if.end102.i.i.for.end155.i.i_crit_edge:           ; preds = %if.end102.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end155.i.i

for.inc153.peel.i.i:                              ; preds = %if.end102.i.i
  %arrayidx126.peel.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %303, i32 0, i32 1, i32 0
  %339 = ptrtoint ptr %arrayidx126.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load i32, ptr %arrayidx126.peel.i.i, align 4
  %value135.peel.i.i = getelementptr %struct.smu7_dpm_table, ptr %297, i32 0, i32 1, i32 1, i32 0, i32 1
  %341 = ptrtoint ptr %value135.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %341)
  store i32 %340, ptr %value135.peel.i.i, align 4
  %arrayidx145.peel.i.i = getelementptr %struct.smu7_dpm_table, ptr %297, i32 0, i32 1, i32 1, i32 0
  %342 = ptrtoint ptr %arrayidx145.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %342)
  store i8 1, ptr %arrayidx145.peel.i.i, align 4
  %343 = ptrtoint ptr %mclk_table.i5.i to i32
  call void @__asan_store4_noabort(i32 %343)
  store i32 1, ptr %mclk_table.i5.i, align 4
  %344 = ptrtoint ptr %303 to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load i32, ptr %303, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %345)
  %cmp107.peel.i.i = icmp ugt i32 %345, 1
  br i1 %cmp107.peel.i.i, label %for.inc153.peel.i.i.lor.lhs.false110.i.i_crit_edge, label %for.inc153.peel.i.i.for.end155.i.i_crit_edge

for.inc153.peel.i.i.for.end155.i.i_crit_edge:     ; preds = %for.inc153.peel.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end155.i.i

for.inc153.peel.i.i.lor.lhs.false110.i.i_crit_edge: ; preds = %for.inc153.peel.i.i
  br label %lor.lhs.false110.i.i

lor.lhs.false110.i.i:                             ; preds = %for.inc153.i.i.lor.lhs.false110.i.i_crit_edge, %for.inc153.peel.i.i.lor.lhs.false110.i.i_crit_edge
  %i.15.i.i = phi i32 [ %inc154.i.i, %for.inc153.i.i.lor.lhs.false110.i.i_crit_edge ], [ 1, %for.inc153.peel.i.i.lor.lhs.false110.i.i_crit_edge ]
  %346 = ptrtoint ptr %mclk_table.i5.i to i32
  call void @__asan_load4_noabort(i32 %346)
  %347 = load i32, ptr %mclk_table.i5.i, align 4
  %sub117.i.i = add i32 %347, -1
  %value119.i.i = getelementptr %struct.smu7_dpm_table, ptr %297, i32 0, i32 1, i32 1, i32 %sub117.i.i, i32 1
  %348 = ptrtoint ptr %value119.i.i to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load i32, ptr %value119.i.i, align 4
  %arrayidx121.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %303, i32 0, i32 1, i32 %i.15.i.i
  %350 = ptrtoint ptr %arrayidx121.i.i to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load i32, ptr %arrayidx121.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %349, i32 %351)
  %cmp123.not.i.i = icmp eq i32 %349, %351
  br i1 %cmp123.not.i.i, label %lor.lhs.false110.i.i.for.inc153.i.i_crit_edge, label %if.then124.i.i

lor.lhs.false110.i.i.for.inc153.i.i_crit_edge:    ; preds = %lor.lhs.false110.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc153.i.i

if.then124.i.i:                                   ; preds = %lor.lhs.false110.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %value135.i.i = getelementptr %struct.smu7_dpm_table, ptr %297, i32 0, i32 1, i32 1, i32 %347, i32 1
  %352 = ptrtoint ptr %value135.i.i to i32
  call void @__asan_store4_noabort(i32 %352)
  store i32 %351, ptr %value135.i.i, align 4
  %353 = ptrtoint ptr %mclk_table.i5.i to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load i32, ptr %mclk_table.i5.i, align 4
  %arrayidx145.i.i = getelementptr %struct.smu7_dpm_table, ptr %297, i32 0, i32 1, i32 1, i32 %354
  %355 = ptrtoint ptr %arrayidx145.i.i to i32
  call void @__asan_store1_noabort(i32 %355)
  store i8 0, ptr %arrayidx145.i.i, align 4
  %356 = load i32, ptr %mclk_table.i5.i, align 4
  %inc151.i.i = add i32 %356, 1
  store i32 %inc151.i.i, ptr %mclk_table.i5.i, align 4
  br label %for.inc153.i.i

for.inc153.i.i:                                   ; preds = %if.then124.i.i, %lor.lhs.false110.i.i.for.inc153.i.i_crit_edge
  %inc154.i.i = add nuw i32 %i.15.i.i, 1
  %357 = ptrtoint ptr %303 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load i32, ptr %303, align 4
  %cmp107.i.i = icmp ult i32 %inc154.i.i, %358
  br i1 %cmp107.i.i, label %for.inc153.i.i.lor.lhs.false110.i.i_crit_edge, label %for.inc153.i.i.for.end155.i.i_crit_edge, !llvm.loop !827

for.inc153.i.i.for.end155.i.i_crit_edge:          ; preds = %for.inc153.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end155.i.i

for.inc153.i.i.lor.lhs.false110.i.i_crit_edge:    ; preds = %for.inc153.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %lor.lhs.false110.i.i

for.end155.i.i:                                   ; preds = %for.inc153.i.i.for.end155.i.i_crit_edge, %for.inc153.peel.i.i.for.end155.i.i_crit_edge, %if.end102.i.i.for.end155.i.i_crit_edge
  %i.1.lcssa.i.i = phi i32 [ 0, %if.end102.i.i.for.end155.i.i_crit_edge ], [ 1, %for.inc153.peel.i.i.for.end155.i.i_crit_edge ], [ %inc154.i.i, %for.inc153.i.i.for.end155.i.i_crit_edge ]
  %memoryClock.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %359 = ptrtoint ptr %memoryClock.i.i to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load i32, ptr %memoryClock.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %360)
  %cmp158.i.i = icmp eq i32 %360, 0
  br i1 %cmp158.i.i, label %if.then159.i.i, label %for.end155.i.i.if.end6.i_crit_edge

for.end155.i.i.if.end6.i_crit_edge:               ; preds = %for.end155.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

if.then159.i.i:                                   ; preds = %for.end155.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %sub161.i.i = add i32 %i.1.lcssa.i.i, -1
  %arrayidx162.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %303, i32 0, i32 1, i32 %sub161.i.i
  %361 = ptrtoint ptr %arrayidx162.i.i to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load i32, ptr %arrayidx162.i.i, align 4
  %363 = ptrtoint ptr %memoryClock.i.i to i32
  call void @__asan_store4_noabort(i32 %363)
  store i32 %362, ptr %memoryClock.i.i, align 4
  br label %if.end6.i

if.then4.i:                                       ; preds = %if.end135
  %364 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %backend.i, align 4
  %dyn_state.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29
  %366 = ptrtoint ptr %dyn_state.i.i to i32
  call void @__asan_load4_noabort(i32 %366)
  %367 = load ptr, ptr %dyn_state.i.i, align 4
  %vddc_dependency_on_mclk.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 2
  %368 = ptrtoint ptr %vddc_dependency_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load ptr, ptr %vddc_dependency_on_mclk.i.i, align 4
  %cac_leakage_table.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 13
  %370 = ptrtoint ptr %cac_leakage_table.i.i to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load ptr, ptr %cac_leakage_table.i.i, align 4
  %cmp.not.i.i = icmp eq ptr %367, null
  br i1 %cmp.not.i.i, label %if.then.i.i, label %do.body9.i.i

if.then.i.i:                                      ; preds = %if.then4.i
  %call.i7.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v0._rs, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i7.i)
  %tobool.not.i8.i = icmp eq i32 %call.i7.i, 0
  br i1 %tobool.not.i8.i, label %if.then.i.i.if.end6.i_crit_edge, label %do.end.i10.i

if.then.i.i.if.end6.i_crit_edge:                  ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end.i10.i:                                     ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call5.i9.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.215) #18
  br label %if.end6.i

do.body9.i.i:                                     ; preds = %if.then4.i
  %372 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load i32, ptr %367, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %373)
  %cmp10.not.i.i = icmp eq i32 %373, 0
  br i1 %cmp10.not.i.i, label %if.then11.i.i, label %do.body24.i.i

if.then11.i.i:                                    ; preds = %do.body9.i.i
  %call12.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v0._rs.216, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i.i)
  %tobool13.not.i.i = icmp eq i32 %call12.i.i, 0
  br i1 %tobool13.not.i.i, label %if.then11.i.i.if.end6.i_crit_edge, label %do.end17.i.i

if.then11.i.i.if.end6.i_crit_edge:                ; preds = %if.then11.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end17.i.i:                                     ; preds = %if.then11.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call19.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.219) #18
  br label %if.end6.i

do.body24.i.i:                                    ; preds = %do.body9.i.i
  %cmp25.not.i.i = icmp eq ptr %369, null
  br i1 %cmp25.not.i.i, label %if.then26.i.i, label %do.body39.i.i

if.then26.i.i:                                    ; preds = %do.body24.i.i
  %call27.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v0._rs.220, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27.i.i)
  %tobool28.not.i.i = icmp eq i32 %call27.i.i, 0
  br i1 %tobool28.not.i.i, label %if.then26.i.i.if.end6.i_crit_edge, label %do.end32.i.i

if.then26.i.i.if.end6.i_crit_edge:                ; preds = %if.then26.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end32.i.i:                                     ; preds = %if.then26.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call34.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.223) #18
  br label %if.end6.i

do.body39.i.i:                                    ; preds = %do.body24.i.i
  %374 = ptrtoint ptr %369 to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load i32, ptr %369, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %375)
  %cmp41.not.i.i = icmp eq i32 %375, 0
  br i1 %cmp41.not.i.i, label %if.then42.i.i, label %do.end54.i.i

if.then42.i.i:                                    ; preds = %do.body39.i.i
  %call43.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_dpm_tables_v0._rs.224, ptr noundef nonnull @__func__.smu7_setup_dpm_tables_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43.i.i)
  %tobool44.not.i.i = icmp eq i32 %call43.i.i, 0
  br i1 %tobool44.not.i.i, label %if.then42.i.i.if.end6.i_crit_edge, label %do.end48.i.i

if.then42.i.i.if.end6.i_crit_edge:                ; preds = %if.then42.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

do.end48.i.i:                                     ; preds = %if.then42.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call50.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.227) #18
  br label %if.end6.i

do.end54.i.i:                                     ; preds = %do.body39.i.i
  %376 = ptrtoint ptr %365 to i32
  call void @__asan_store4_noabort(i32 %376)
  store i32 0, ptr %365, align 4
  %377 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load i32, ptr %367, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %378)
  %cmp573.not.i.i = icmp eq i32 %378, 0
  br i1 %cmp573.not.i.i, label %do.end54.i.i.do.end106.i.i_crit_edge, label %for.inc.peel.i12.i

do.end54.i.i.do.end106.i.i_crit_edge:             ; preds = %do.end54.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end106.i.i

for.inc.peel.i12.i:                               ; preds = %do.end54.i.i
  %arrayidx68.peel.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %367, i32 0, i32 1, i32 0
  %379 = ptrtoint ptr %arrayidx68.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load i32, ptr %arrayidx68.peel.i.i, align 4
  %value77.peel.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %365, i32 0, i32 1, i32 0, i32 1
  %381 = ptrtoint ptr %value77.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %381)
  store i32 %380, ptr %value77.peel.i.i, align 4
  %arrayidx86.peel.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %365, i32 0, i32 1, i32 0
  %382 = ptrtoint ptr %arrayidx86.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %382)
  store i8 1, ptr %arrayidx86.peel.i.i, align 4
  %383 = ptrtoint ptr %365 to i32
  call void @__asan_store4_noabort(i32 %383)
  store i32 1, ptr %365, align 4
  %384 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load i32, ptr %367, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %385)
  %cmp57.peel.i.i = icmp ugt i32 %385, 1
  br i1 %cmp57.peel.i.i, label %for.inc.peel.i12.i.lor.lhs.false.i15.i_crit_edge, label %for.inc.peel.i12.i.do.end106.i.i_crit_edge

for.inc.peel.i12.i.do.end106.i.i_crit_edge:       ; preds = %for.inc.peel.i12.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end106.i.i

for.inc.peel.i12.i.lor.lhs.false.i15.i_crit_edge: ; preds = %for.inc.peel.i12.i
  br label %lor.lhs.false.i15.i

lor.lhs.false.i15.i:                              ; preds = %for.inc.i17.i.lor.lhs.false.i15.i_crit_edge, %for.inc.peel.i12.i.lor.lhs.false.i15.i_crit_edge
  %i.04.i.i = phi i32 [ %inc91.i.i, %for.inc.i17.i.lor.lhs.false.i15.i_crit_edge ], [ 1, %for.inc.peel.i12.i.lor.lhs.false.i15.i_crit_edge ]
  %386 = ptrtoint ptr %365 to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load i32, ptr %365, align 4
  %sub.i13.i = add i32 %387, -1
  %value.i14.i = getelementptr %struct.smu7_single_dpm_table, ptr %365, i32 0, i32 1, i32 %sub.i13.i, i32 1
  %388 = ptrtoint ptr %value.i14.i to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load i32, ptr %value.i14.i, align 4
  %arrayidx64.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %367, i32 0, i32 1, i32 %i.04.i.i
  %390 = ptrtoint ptr %arrayidx64.i.i to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load i32, ptr %arrayidx64.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %389, i32 %391)
  %cmp65.not.i.i = icmp eq i32 %389, %391
  br i1 %cmp65.not.i.i, label %lor.lhs.false.i15.i.for.inc.i17.i_crit_edge, label %if.then66.i.i

lor.lhs.false.i15.i.for.inc.i17.i_crit_edge:      ; preds = %lor.lhs.false.i15.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i17.i

if.then66.i.i:                                    ; preds = %lor.lhs.false.i15.i
  call void @__sanitizer_cov_trace_pc() #17
  %value77.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %365, i32 0, i32 1, i32 %387, i32 1
  %392 = ptrtoint ptr %value77.i.i to i32
  call void @__asan_store4_noabort(i32 %392)
  store i32 %391, ptr %value77.i.i, align 4
  %393 = ptrtoint ptr %365 to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load i32, ptr %365, align 4
  %arrayidx86.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %365, i32 0, i32 1, i32 %394
  %395 = ptrtoint ptr %arrayidx86.i.i to i32
  call void @__asan_store1_noabort(i32 %395)
  store i8 0, ptr %arrayidx86.i.i, align 4
  %396 = load i32, ptr %365, align 4
  %inc.i16.i = add i32 %396, 1
  store i32 %inc.i16.i, ptr %365, align 4
  br label %for.inc.i17.i

for.inc.i17.i:                                    ; preds = %if.then66.i.i, %lor.lhs.false.i15.i.for.inc.i17.i_crit_edge
  %inc91.i.i = add nuw i32 %i.04.i.i, 1
  %397 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load i32, ptr %367, align 4
  %cmp57.i.i = icmp ult i32 %inc91.i.i, %398
  br i1 %cmp57.i.i, label %for.inc.i17.i.lor.lhs.false.i15.i_crit_edge, label %for.inc.i17.i.do.end106.i.i_crit_edge, !llvm.loop !828

for.inc.i17.i.do.end106.i.i_crit_edge:            ; preds = %for.inc.i17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end106.i.i

for.inc.i17.i.lor.lhs.false.i15.i_crit_edge:      ; preds = %for.inc.i17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %lor.lhs.false.i15.i

do.end106.i.i:                                    ; preds = %for.inc.i17.i.do.end106.i.i_crit_edge, %for.inc.peel.i12.i.do.end106.i.i_crit_edge, %do.end54.i.i.do.end106.i.i_crit_edge
  %mclk_table.i18.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %365, i32 0, i32 1
  %399 = ptrtoint ptr %mclk_table.i18.i to i32
  call void @__asan_store4_noabort(i32 %399)
  store i32 0, ptr %mclk_table.i18.i, align 4
  %400 = ptrtoint ptr %369 to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load i32, ptr %369, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %401)
  %cmp1116.not.i.i = icmp eq i32 %401, 0
  br i1 %cmp1116.not.i.i, label %do.end106.i.i.for.cond160.preheader.i.i_crit_edge, label %for.inc157.peel.i.i

do.end106.i.i.for.cond160.preheader.i.i_crit_edge: ; preds = %do.end106.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond160.preheader.i.i

for.inc157.peel.i.i:                              ; preds = %do.end106.i.i
  %arrayidx130.peel.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %369, i32 0, i32 1, i32 0
  %402 = ptrtoint ptr %arrayidx130.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load i32, ptr %arrayidx130.peel.i.i, align 4
  %value139.peel.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 1, i32 1, i32 0, i32 1
  %404 = ptrtoint ptr %value139.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %404)
  store i32 %403, ptr %value139.peel.i.i, align 4
  %arrayidx149.peel.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 1, i32 1, i32 0
  %405 = ptrtoint ptr %arrayidx149.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %405)
  store i8 1, ptr %arrayidx149.peel.i.i, align 4
  %406 = ptrtoint ptr %mclk_table.i18.i to i32
  call void @__asan_store4_noabort(i32 %406)
  store i32 1, ptr %mclk_table.i18.i, align 4
  %407 = ptrtoint ptr %369 to i32
  call void @__asan_load4_noabort(i32 %407)
  %408 = load i32, ptr %369, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %408)
  %cmp111.peel.i.i = icmp ugt i32 %408, 1
  br i1 %cmp111.peel.i.i, label %for.inc157.peel.i.i.lor.lhs.false114.i.i_crit_edge, label %for.inc157.peel.i.i.for.cond160.preheader.i.i_crit_edge

for.inc157.peel.i.i.for.cond160.preheader.i.i_crit_edge: ; preds = %for.inc157.peel.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond160.preheader.i.i

for.inc157.peel.i.i.lor.lhs.false114.i.i_crit_edge: ; preds = %for.inc157.peel.i.i
  br label %lor.lhs.false114.i.i

for.cond160.preheader.i.i:                        ; preds = %for.inc157.i.i.for.cond160.preheader.i.i_crit_edge, %for.inc157.peel.i.i.for.cond160.preheader.i.i_crit_edge, %do.end106.i.i.for.cond160.preheader.i.i_crit_edge
  %409 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %409)
  %410 = load i32, ptr %367, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %410)
  %cmp1629.not.i.i = icmp eq i32 %410, 0
  br i1 %cmp1629.not.i.i, label %for.cond160.preheader.i.i.for.end183.i.i_crit_edge, label %for.cond160.preheader.i.i.for.body163.i.i_crit_edge

for.cond160.preheader.i.i.for.body163.i.i_crit_edge: ; preds = %for.cond160.preheader.i.i
  br label %for.body163.i.i

for.cond160.preheader.i.i.for.end183.i.i_crit_edge: ; preds = %for.cond160.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end183.i.i

lor.lhs.false114.i.i:                             ; preds = %for.inc157.i.i.lor.lhs.false114.i.i_crit_edge, %for.inc157.peel.i.i.lor.lhs.false114.i.i_crit_edge
  %i.17.i.i = phi i32 [ %inc158.i.i, %for.inc157.i.i.lor.lhs.false114.i.i_crit_edge ], [ 1, %for.inc157.peel.i.i.lor.lhs.false114.i.i_crit_edge ]
  %411 = ptrtoint ptr %mclk_table.i18.i to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load i32, ptr %mclk_table.i18.i, align 4
  %sub121.i.i = add i32 %412, -1
  %value123.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 1, i32 1, i32 %sub121.i.i, i32 1
  %413 = ptrtoint ptr %value123.i.i to i32
  call void @__asan_load4_noabort(i32 %413)
  %414 = load i32, ptr %value123.i.i, align 4
  %arrayidx125.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %369, i32 0, i32 1, i32 %i.17.i.i
  %415 = ptrtoint ptr %arrayidx125.i.i to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load i32, ptr %arrayidx125.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %414, i32 %416)
  %cmp127.not.i.i = icmp eq i32 %414, %416
  br i1 %cmp127.not.i.i, label %lor.lhs.false114.i.i.for.inc157.i.i_crit_edge, label %if.then128.i.i

lor.lhs.false114.i.i.for.inc157.i.i_crit_edge:    ; preds = %lor.lhs.false114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc157.i.i

if.then128.i.i:                                   ; preds = %lor.lhs.false114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %value139.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 1, i32 1, i32 %412, i32 1
  %417 = ptrtoint ptr %value139.i.i to i32
  call void @__asan_store4_noabort(i32 %417)
  store i32 %416, ptr %value139.i.i, align 4
  %418 = ptrtoint ptr %mclk_table.i18.i to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load i32, ptr %mclk_table.i18.i, align 4
  %arrayidx149.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 1, i32 1, i32 %419
  %420 = ptrtoint ptr %arrayidx149.i.i to i32
  call void @__asan_store1_noabort(i32 %420)
  store i8 0, ptr %arrayidx149.i.i, align 4
  %421 = load i32, ptr %mclk_table.i18.i, align 4
  %inc155.i.i = add i32 %421, 1
  store i32 %inc155.i.i, ptr %mclk_table.i18.i, align 4
  br label %for.inc157.i.i

for.inc157.i.i:                                   ; preds = %if.then128.i.i, %lor.lhs.false114.i.i.for.inc157.i.i_crit_edge
  %inc158.i.i = add nuw i32 %i.17.i.i, 1
  %422 = ptrtoint ptr %369 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %369, align 4
  %cmp111.i.i = icmp ult i32 %inc158.i.i, %423
  br i1 %cmp111.i.i, label %for.inc157.i.i.lor.lhs.false114.i.i_crit_edge, label %for.inc157.i.i.for.cond160.preheader.i.i_crit_edge, !llvm.loop !829

for.inc157.i.i.for.cond160.preheader.i.i_crit_edge: ; preds = %for.inc157.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond160.preheader.i.i

for.inc157.i.i.lor.lhs.false114.i.i_crit_edge:    ; preds = %for.inc157.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %lor.lhs.false114.i.i

for.body163.i.i:                                  ; preds = %for.body163.i.i.for.body163.i.i_crit_edge, %for.cond160.preheader.i.i.for.body163.i.i_crit_edge
  %i.210.i.i = phi i32 [ %inc182.i.i, %for.body163.i.i.for.body163.i.i_crit_edge ], [ 0, %for.cond160.preheader.i.i.for.body163.i.i_crit_edge ]
  %v.i.i522 = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %369, i32 0, i32 1, i32 %i.210.i.i, i32 1
  %424 = ptrtoint ptr %v.i.i522 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load i32, ptr %v.i.i522, align 4
  %arrayidx168.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 3, i32 1, i32 %i.210.i.i
  %value169.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 3, i32 1, i32 %i.210.i.i, i32 1
  %426 = ptrtoint ptr %value169.i.i to i32
  call void @__asan_store4_noabort(i32 %426)
  store i32 %425, ptr %value169.i.i, align 4
  %Leakage.i.i = getelementptr %struct.phm_cac_leakage_table, ptr %371, i32 0, i32 1, i32 %i.210.i.i, i32 0, i32 1
  %427 = ptrtoint ptr %Leakage.i.i to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load i32, ptr %Leakage.i.i, align 4
  %param1.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 3, i32 1, i32 %i.210.i.i, i32 2
  %429 = ptrtoint ptr %param1.i.i to i32
  call void @__asan_store4_noabort(i32 %429)
  store i32 %428, ptr %param1.i.i, align 4
  %430 = ptrtoint ptr %arrayidx168.i.i to i32
  call void @__asan_store1_noabort(i32 %430)
  store i8 1, ptr %arrayidx168.i.i, align 4
  %inc182.i.i = add nuw i32 %i.210.i.i, 1
  %431 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load i32, ptr %367, align 4
  %cmp162.i.i = icmp ult i32 %inc182.i.i, %432
  br i1 %cmp162.i.i, label %for.body163.i.i.for.body163.i.i_crit_edge, label %for.body163.i.i.for.end183.i.i_crit_edge

for.body163.i.i.for.end183.i.i_crit_edge:         ; preds = %for.body163.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end183.i.i

for.body163.i.i.for.body163.i.i_crit_edge:        ; preds = %for.body163.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body163.i.i

for.end183.i.i:                                   ; preds = %for.body163.i.i.for.end183.i.i_crit_edge, %for.cond160.preheader.i.i.for.end183.i.i_crit_edge
  %.lcssa2.i.i = phi i32 [ 0, %for.cond160.preheader.i.i.for.end183.i.i_crit_edge ], [ %432, %for.body163.i.i.for.end183.i.i_crit_edge ]
  %vddc_table186.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %365, i32 0, i32 3
  %433 = ptrtoint ptr %vddc_table186.i.i to i32
  call void @__asan_store4_noabort(i32 %433)
  store i32 %.lcssa2.i.i, ptr %vddc_table186.i.i, align 4
  %vddci_dependency_on_mclk.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 1
  %434 = ptrtoint ptr %vddci_dependency_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load ptr, ptr %vddci_dependency_on_mclk.i.i, align 4
  %cmp189.not.i.i = icmp eq ptr %435, null
  br i1 %cmp189.not.i.i, label %for.end183.i.i.if.end214.i.i_crit_edge, label %for.cond191.preheader.i.i

for.end183.i.i.if.end214.i.i_crit_edge:           ; preds = %for.end183.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end214.i.i

for.cond191.preheader.i.i:                        ; preds = %for.end183.i.i
  %436 = ptrtoint ptr %435 to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %435, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %437)
  %cmp19311.not.i.i = icmp eq i32 %437, 0
  br i1 %cmp19311.not.i.i, label %for.cond191.preheader.i.i.for.end209.i.i_crit_edge, label %for.cond191.preheader.i.i.for.body194.i.i_crit_edge

for.cond191.preheader.i.i.for.body194.i.i_crit_edge: ; preds = %for.cond191.preheader.i.i
  br label %for.body194.i.i

for.cond191.preheader.i.i.for.end209.i.i_crit_edge: ; preds = %for.cond191.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end209.i.i

for.body194.i.i:                                  ; preds = %for.body194.i.i.for.body194.i.i_crit_edge, %for.cond191.preheader.i.i.for.body194.i.i_crit_edge
  %i.312.i.i = phi i32 [ %inc208.i.i, %for.body194.i.i.for.body194.i.i_crit_edge ], [ 0, %for.cond191.preheader.i.i.for.body194.i.i_crit_edge ]
  %v197.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %435, i32 0, i32 1, i32 %i.312.i.i, i32 1
  %438 = ptrtoint ptr %v197.i.i to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load i32, ptr %v197.i.i, align 4
  %arrayidx200.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 4, i32 1, i32 %i.312.i.i
  %value201.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 4, i32 1, i32 %i.312.i.i, i32 1
  %440 = ptrtoint ptr %value201.i.i to i32
  call void @__asan_store4_noabort(i32 %440)
  store i32 %439, ptr %value201.i.i, align 4
  %441 = ptrtoint ptr %arrayidx200.i.i to i32
  call void @__asan_store1_noabort(i32 %441)
  store i8 1, ptr %arrayidx200.i.i, align 4
  %inc208.i.i = add nuw i32 %i.312.i.i, 1
  %442 = ptrtoint ptr %435 to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load i32, ptr %435, align 4
  %cmp193.i.i = icmp ult i32 %inc208.i.i, %443
  br i1 %cmp193.i.i, label %for.body194.i.i.for.body194.i.i_crit_edge, label %for.body194.i.i.for.end209.i.i_crit_edge

for.body194.i.i.for.end209.i.i_crit_edge:         ; preds = %for.body194.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end209.i.i

for.body194.i.i.for.body194.i.i_crit_edge:        ; preds = %for.body194.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body194.i.i

for.end209.i.i:                                   ; preds = %for.body194.i.i.for.end209.i.i_crit_edge, %for.cond191.preheader.i.i.for.end209.i.i_crit_edge
  %.lcssa1.i.i = phi i32 [ 0, %for.cond191.preheader.i.i.for.end209.i.i_crit_edge ], [ %443, %for.body194.i.i.for.end209.i.i_crit_edge ]
  %vddci_table212.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %365, i32 0, i32 4
  %444 = ptrtoint ptr %vddci_table212.i.i to i32
  call void @__asan_store4_noabort(i32 %444)
  store i32 %.lcssa1.i.i, ptr %vddci_table212.i.i, align 4
  br label %if.end214.i.i

if.end214.i.i:                                    ; preds = %for.end209.i.i, %for.end183.i.i.if.end214.i.i_crit_edge
  %mvdd_dependency_on_mclk.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 3
  %445 = ptrtoint ptr %mvdd_dependency_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %mvdd_dependency_on_mclk.i.i, align 4
  %cmp216.not.i.i = icmp eq ptr %446, null
  br i1 %cmp216.not.i.i, label %if.end214.i.i.if.end6.i_crit_edge, label %for.cond218.preheader.i.i

if.end214.i.i.if.end6.i_crit_edge:                ; preds = %if.end214.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end6.i

for.cond218.preheader.i.i:                        ; preds = %if.end214.i.i
  %447 = ptrtoint ptr %446 to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load i32, ptr %446, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %448)
  %cmp22014.not.i.i = icmp eq i32 %448, 0
  br i1 %cmp22014.not.i.i, label %for.cond218.preheader.i.i.for.end236.i.i_crit_edge, label %for.cond218.preheader.i.i.for.body221.i.i_crit_edge

for.cond218.preheader.i.i.for.body221.i.i_crit_edge: ; preds = %for.cond218.preheader.i.i
  br label %for.body221.i.i

for.cond218.preheader.i.i.for.end236.i.i_crit_edge: ; preds = %for.cond218.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end236.i.i

for.body221.i.i:                                  ; preds = %for.body221.i.i.for.body221.i.i_crit_edge, %for.cond218.preheader.i.i.for.body221.i.i_crit_edge
  %i.415.i.i = phi i32 [ %inc235.i.i, %for.body221.i.i.for.body221.i.i_crit_edge ], [ 0, %for.cond218.preheader.i.i.for.body221.i.i_crit_edge ]
  %v224.i.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %446, i32 0, i32 1, i32 %i.415.i.i, i32 1
  %449 = ptrtoint ptr %v224.i.i to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %v224.i.i, align 4
  %arrayidx227.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 5, i32 1, i32 %i.415.i.i
  %value228.i.i = getelementptr %struct.smu7_dpm_table, ptr %365, i32 0, i32 5, i32 1, i32 %i.415.i.i, i32 1
  %451 = ptrtoint ptr %value228.i.i to i32
  call void @__asan_store4_noabort(i32 %451)
  store i32 %450, ptr %value228.i.i, align 4
  %452 = ptrtoint ptr %arrayidx227.i.i to i32
  call void @__asan_store1_noabort(i32 %452)
  store i8 1, ptr %arrayidx227.i.i, align 4
  %inc235.i.i = add nuw i32 %i.415.i.i, 1
  %453 = ptrtoint ptr %446 to i32
  call void @__asan_load4_noabort(i32 %453)
  %454 = load i32, ptr %446, align 4
  %cmp220.i.i = icmp ult i32 %inc235.i.i, %454
  br i1 %cmp220.i.i, label %for.body221.i.i.for.body221.i.i_crit_edge, label %for.body221.i.i.for.end236.i.i_crit_edge

for.body221.i.i.for.end236.i.i_crit_edge:         ; preds = %for.body221.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end236.i.i

for.body221.i.i.for.body221.i.i_crit_edge:        ; preds = %for.body221.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body221.i.i

for.end236.i.i:                                   ; preds = %for.body221.i.i.for.end236.i.i_crit_edge, %for.cond218.preheader.i.i.for.end236.i.i_crit_edge
  %.lcssa.i.i = phi i32 [ 0, %for.cond218.preheader.i.i.for.end236.i.i_crit_edge ], [ %454, %for.body221.i.i.for.end236.i.i_crit_edge ]
  %mvdd_table239.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %365, i32 0, i32 5
  %455 = ptrtoint ptr %mvdd_table239.i.i to i32
  call void @__asan_store4_noabort(i32 %455)
  store i32 %.lcssa.i.i, ptr %mvdd_table239.i.i, align 4
  br label %if.end6.i

if.end6.i:                                        ; preds = %for.end236.i.i, %if.end214.i.i.if.end6.i_crit_edge, %do.end48.i.i, %if.then42.i.i.if.end6.i_crit_edge, %do.end32.i.i, %if.then26.i.i.if.end6.i_crit_edge, %do.end17.i.i, %if.then11.i.i.if.end6.i_crit_edge, %do.end.i10.i, %if.then.i.i.if.end6.i_crit_edge, %if.then159.i.i, %for.end155.i.i.if.end6.i_crit_edge, %do.end49.i.i, %if.then43.i.i.if.end6.i_crit_edge, %do.end33.i.i, %if.then27.i.i.if.end6.i_crit_edge, %do.end18.i.i, %if.then12.i.i.if.end6.i_crit_edge, %do.end.i.i, %if.then2.i.i.if.end6.i_crit_edge, %if.then.i520.if.end6.i_crit_edge, %if.end135.if.end6.i_crit_edge
  %456 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %456)
  %457 = load ptr, ptr %backend.i, align 4
  %pptable.i20.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %458 = ptrtoint ptr %pptable.i20.i to i32
  call void @__asan_load4_noabort(i32 %458)
  %459 = load ptr, ptr %pptable.i20.i, align 4
  %use_pcie_performance_levels.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 80
  %460 = ptrtoint ptr %use_pcie_performance_levels.i.i to i32
  call void @__asan_load1_noabort(i32 %460)
  %461 = load i8, ptr %use_pcie_performance_levels.i.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %461)
  %tobool.not.i21.i = icmp eq i8 %461, 0
  br i1 %tobool.not.i21.i, label %lor.lhs.false.i22.i, label %if.end6.i.do.end9.i.i_crit_edge

if.end6.i.do.end9.i.i_crit_edge:                  ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end9.i.i

lor.lhs.false.i22.i:                              ; preds = %if.end6.i
  %use_pcie_power_saving_levels.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 81
  %462 = ptrtoint ptr %use_pcie_power_saving_levels.i.i to i32
  call void @__asan_load1_noabort(i32 %462)
  %463 = load i8, ptr %use_pcie_power_saving_levels.i.i, align 1, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %463)
  %tobool1.not.i.i = icmp eq i8 %463, 0
  br i1 %tobool1.not.i.i, label %if.then.i24.i, label %lor.lhs.false.i22.i.do.end9.i.i_crit_edge

lor.lhs.false.i22.i.do.end9.i.i_crit_edge:        ; preds = %lor.lhs.false.i22.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end9.i.i

if.then.i24.i:                                    ; preds = %lor.lhs.false.i22.i
  %call.i23.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_setup_default_pcie_table._rs, ptr noundef nonnull @__func__.smu7_setup_default_pcie_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i23.i)
  %tobool2.not.i.i = icmp eq i32 %call.i23.i, 0
  br i1 %tobool2.not.i.i, label %if.then.i24.i.smu7_setup_default_pcie_table.exit.i_crit_edge, label %do.end.i25.i

if.then.i24.i.smu7_setup_default_pcie_table.exit.i_crit_edge: ; preds = %if.then.i24.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_setup_default_pcie_table.exit.i

do.end.i25.i:                                     ; preds = %if.then.i24.i
  call void @__sanitizer_cov_trace_pc() #17
  %call6.i.i523 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.231) #18
  br label %smu7_setup_default_pcie_table.exit.i

do.end9.i.i:                                      ; preds = %lor.lhs.false.i22.i.do.end9.i.i_crit_edge, %if.end6.i.do.end9.i.i_crit_edge
  %cmp.not.i26.i = icmp eq ptr %459, null
  br i1 %cmp.not.i26.i, label %do.end9.i.i.if.end12.i.i_crit_edge, label %if.then10.i.i

do.end9.i.i.if.end12.i.i_crit_edge:               ; preds = %do.end9.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end12.i.i

if.then10.i.i:                                    ; preds = %do.end9.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_table11.i.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %459, i32 0, i32 18
  %464 = ptrtoint ptr %pcie_table11.i.i to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %pcie_table11.i.i, align 4
  br label %if.end12.i.i

if.end12.i.i:                                     ; preds = %if.then10.i.i, %do.end9.i.i.if.end12.i.i_crit_edge
  %pcie_table.0.i.i = phi ptr [ %465, %if.then10.i.i ], [ null, %do.end9.i.i.if.end12.i.i_crit_edge ]
  %use_pcie_power_saving_levels21.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 81
  %466 = ptrtoint ptr %use_pcie_power_saving_levels21.i.i to i32
  call void @__asan_load1_noabort(i32 %466)
  %467 = load i8, ptr %use_pcie_power_saving_levels21.i.i, align 1, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %467)
  %tobool22.not.i.i = icmp eq i8 %467, 0
  br i1 %tobool.not.i21.i, label %land.lhs.true20.i.i, label %land.lhs.true.i.i

land.lhs.true.i.i:                                ; preds = %if.end12.i.i
  br i1 %tobool22.not.i.i, label %if.then17.i.i, label %land.lhs.true.i.i.if.end29.i.i_crit_edge

land.lhs.true.i.i.if.end29.i.i_crit_edge:         ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end29.i.i

if.then17.i.i:                                    ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_gen_power_saving.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 78
  %pcie_gen_performance.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 76
  %468 = ptrtoint ptr %pcie_gen_performance.i.i to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load i32, ptr %pcie_gen_performance.i.i, align 4
  %470 = ptrtoint ptr %pcie_gen_power_saving.i.i to i32
  call void @__asan_store4_noabort(i32 %470)
  store i32 %469, ptr %pcie_gen_power_saving.i.i, align 4
  %pcie_lane_power_saving.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 79
  %pcie_lane_performance.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 77
  br label %if.end29.sink.split.i.i

land.lhs.true20.i.i:                              ; preds = %if.end12.i.i
  br i1 %tobool22.not.i.i, label %land.lhs.true20.i.i.if.end29.i.i_crit_edge, label %if.then23.i.i

land.lhs.true20.i.i.if.end29.i.i_crit_edge:       ; preds = %land.lhs.true20.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end29.i.i

if.then23.i.i:                                    ; preds = %land.lhs.true20.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_gen_performance24.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 76
  %pcie_gen_power_saving25.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 78
  %471 = ptrtoint ptr %pcie_gen_power_saving25.i.i to i32
  call void @__asan_load4_noabort(i32 %471)
  %472 = load i32, ptr %pcie_gen_power_saving25.i.i, align 4
  %473 = ptrtoint ptr %pcie_gen_performance24.i.i to i32
  call void @__asan_store4_noabort(i32 %473)
  store i32 %472, ptr %pcie_gen_performance24.i.i, align 4
  %pcie_lane_performance26.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 77
  %pcie_lane_power_saving27.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 79
  br label %if.end29.sink.split.i.i

if.end29.sink.split.i.i:                          ; preds = %if.then23.i.i, %if.then17.i.i
  %pcie_lane_power_saving27.sink.i.i = phi ptr [ %pcie_lane_power_saving27.i.i, %if.then23.i.i ], [ %pcie_lane_performance.i.i, %if.then17.i.i ]
  %pcie_lane_performance26.sink.i.i = phi ptr [ %pcie_lane_performance26.i.i, %if.then23.i.i ], [ %pcie_lane_power_saving.i.i, %if.then17.i.i ]
  %474 = ptrtoint ptr %pcie_lane_power_saving27.sink.i.i to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %pcie_lane_power_saving27.sink.i.i, align 4
  %476 = ptrtoint ptr %pcie_lane_performance26.sink.i.i to i32
  call void @__asan_store4_noabort(i32 %476)
  store i32 %475, ptr %pcie_lane_performance26.sink.i.i, align 4
  br label %if.end29.i.i

if.end29.i.i:                                     ; preds = %if.end29.sink.split.i.i, %land.lhs.true20.i.i.if.end29.i.i_crit_edge, %land.lhs.true.i.i.if.end29.i.i_crit_edge
  %call30.i.i = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 2) #15
  %pcie_speed_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %457, i32 0, i32 2
  %call31.i.i = tail call i32 @phm_reset_single_dpm_table(ptr noundef %pcie_speed_table.i.i, i32 noundef %call30.i.i, i32 noundef 8) #15
  %cmp32.not.i.i = icmp eq ptr %pcie_table.0.i.i, null
  br i1 %cmp32.not.i.i, label %if.else51.i.i, label %if.then33.i.i

if.then33.i.i:                                    ; preds = %if.end29.i.i
  %477 = ptrtoint ptr %pcie_table.0.i.i to i32
  call void @__asan_load4_noabort(i32 %477)
  %478 = load i32, ptr %pcie_table.0.i.i, align 4
  %479 = tail call i32 @llvm.umin.i32(i32 %call30.i.i, i32 %478) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %479)
  %cmp36310.i.i = icmp ugt i32 %479, 1
  br i1 %cmp36310.i.i, label %for.body.lr.ph.i.i, label %if.then33.i.i.for.end.i31.i_crit_edge

if.then33.i.i.for.end.i31.i_crit_edge:            ; preds = %if.then33.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i31.i

for.body.lr.ph.i.i:                               ; preds = %if.then33.i.i
  %pcie_gen_cap.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 17
  %pcie_lane_cap.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 18
  br label %for.body.i.i525

for.body.i.i525:                                  ; preds = %get_pcie_gen_support.exit.i.i.for.body.i.i525_crit_edge, %for.body.lr.ph.i.i
  %i.0311.i.i = phi i32 [ 1, %for.body.lr.ph.i.i ], [ %inc.i29.i, %get_pcie_gen_support.exit.i.i.for.body.i.i525_crit_edge ]
  %sub.i27.i = add i32 %i.0311.i.i, -1
  %480 = ptrtoint ptr %pcie_gen_cap.i.i to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load i32, ptr %pcie_gen_cap.i.i, align 4
  %arrayidx.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %pcie_table.0.i.i, i32 0, i32 1, i32 %i.0311.i.i
  %482 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %482)
  %483 = load i8, ptr %arrayidx.i.i, align 4
  %conv.i.i524 = zext i8 %483 to i16
  %trunc.i.i.i = trunc i32 %481 to i16
  %484 = zext i16 %trunc.i.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %484, ptr @__sancov_gen_cov_switch_values.487)
  switch i16 %trunc.i.i.i, label %sw.default.i.i.i [
    i16 1, label %for.body.i.i525.get_pcie_gen_support.exit.i.i_crit_edge
    i16 2, label %sw.bb2.i.i.i
    i16 4, label %sw.bb3.i.i.i
  ]

for.body.i.i525.get_pcie_gen_support.exit.i.i_crit_edge: ; preds = %for.body.i.i525
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit.i.i

sw.bb2.i.i.i:                                     ; preds = %for.body.i.i525
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit.i.i

sw.bb3.i.i.i:                                     ; preds = %for.body.i.i525
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit.i.i

sw.default.i.i.i:                                 ; preds = %for.body.i.i525
  %and.i.i.i.i = and i32 %481, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %tobool.not.i.i.i.i = icmp ne i32 %and.i.i.i.i, 0
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %483)
  %cmp.i.i.i = icmp eq i8 %483, 2
  %or.cond.i.i.i = and i1 %tobool.not.i.i.i.i, %cmp.i.i.i
  br i1 %or.cond.i.i.i, label %sw.default.i.i.i.get_pcie_gen_support.exit.i.i_crit_edge, label %if.else.i.i.i

sw.default.i.i.i.get_pcie_gen_support.exit.i.i_crit_edge: ; preds = %sw.default.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit.i.i

if.else.i.i.i:                                    ; preds = %sw.default.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i.i.i = and i32 %481, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i22.i.i.i)
  %tobool.not.i23.i.i.i = icmp ne i32 %and.i22.i.i.i, 0
  %ns_pcie_gen.off.i.i.i = add nsw i16 %conv.i.i524, -1
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %ns_pcie_gen.off.i.i.i)
  %switch.i.i.i = icmp ult i16 %ns_pcie_gen.off.i.i.i, 2
  %or.cond21.i.i.i = and i1 %tobool.not.i23.i.i.i, %switch.i.i.i
  %spec.select.i.i.i = zext i1 %or.cond21.i.i.i to i32
  br label %get_pcie_gen_support.exit.i.i

get_pcie_gen_support.exit.i.i:                    ; preds = %if.else.i.i.i, %sw.default.i.i.i.get_pcie_gen_support.exit.i.i_crit_edge, %sw.bb3.i.i.i, %sw.bb2.i.i.i, %for.body.i.i525.get_pcie_gen_support.exit.i.i_crit_edge
  %retval.0.i.i.i = phi i32 [ 2, %sw.bb3.i.i.i ], [ 1, %sw.bb2.i.i.i ], [ 0, %for.body.i.i525.get_pcie_gen_support.exit.i.i_crit_edge ], [ 2, %sw.default.i.i.i.get_pcie_gen_support.exit.i.i_crit_edge ], [ %spec.select.i.i.i, %if.else.i.i.i ]
  %485 = ptrtoint ptr %pcie_lane_cap.i.i to i32
  call void @__asan_load4_noabort(i32 %485)
  %486 = load i32, ptr %pcie_lane_cap.i.i, align 4
  %lane_width.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %pcie_table.0.i.i, i32 0, i32 1, i32 %i.0311.i.i, i32 1
  %487 = ptrtoint ptr %lane_width.i.i to i32
  call void @__asan_load1_noabort(i32 %487)
  %488 = load i8, ptr %lane_width.i.i, align 1
  %conv43.i.i = zext i8 %488 to i16
  %call44.i28.i = tail call fastcc zeroext i16 @get_pcie_lane_support(i32 noundef %486, i16 noundef zeroext %conv43.i.i) #15
  %conv45.i.i = zext i16 %call44.i28.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef %sub.i27.i, i32 noundef %retval.0.i.i.i, i32 noundef %conv45.i.i) #15
  %inc.i29.i = add nuw i32 %i.0311.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i29.i, %479
  br i1 %exitcond.not.i.i, label %get_pcie_gen_support.exit.i.i.for.end.i31.i_crit_edge, label %get_pcie_gen_support.exit.i.i.for.body.i.i525_crit_edge

get_pcie_gen_support.exit.i.i.for.body.i.i525_crit_edge: ; preds = %get_pcie_gen_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i525

get_pcie_gen_support.exit.i.i.for.end.i31.i_crit_edge: ; preds = %get_pcie_gen_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i31.i

for.end.i31.i:                                    ; preds = %get_pcie_gen_support.exit.i.i.for.end.i31.i_crit_edge, %if.then33.i.i.for.end.i31.i_crit_edge
  %sub46.i.i = add i32 %479, -1
  %489 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_store4_noabort(i32 %489)
  store i32 %sub46.i.i, ptr %pcie_speed_table.i.i, align 4
  %call50.i30.i = tail call i32 @smum_update_smc_table(ptr noundef %hwmgr, i32 noundef 2) #15
  br label %if.end103.i.i

if.else51.i.i:                                    ; preds = %if.end29.i.i
  %pcie_gen_cap54.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 17
  %490 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i1.i.i = trunc i32 %491 to i16
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %trunc.i1.i.i)
  %switch.selectcmp.i.i = icmp eq i16 %trunc.i1.i.i, 2
  %switch.select.i.i = zext i1 %switch.selectcmp.i.i to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 4, i16 %trunc.i1.i.i)
  %switch.selectcmp300.i.i = icmp eq i16 %trunc.i1.i.i, 4
  %switch.select301.i.i = select i1 %switch.selectcmp300.i.i, i32 2, i32 %switch.select.i.i
  %pcie_lane_cap57.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 18
  %492 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %494 = zext i32 %493 to i64
  call void @__sanitizer_cov_trace_switch(i64 %494, ptr @__sancov_gen_cov_switch_values.488)
  switch i32 %493, label %for.body.preheader.i.i.i [
    i32 0, label %do.end.i.i.i
    i32 65536, label %if.else51.i.i.get_pcie_lane_support.exit.i.i_crit_edge
    i32 131072, label %sw.bb2.i12.i.i
    i32 262144, label %sw.bb3.i13.i.i
    i32 524288, label %sw.bb4.i.i.i
    i32 1048576, label %sw.bb5.i.i.i
    i32 2097152, label %sw.bb6.i.i.i
    i32 4194304, label %sw.bb7.i.i.i
  ]

if.else51.i.i.get_pcie_lane_support.exit.i.i_crit_edge: ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

for.body.preheader.i.i.i:                         ; preds = %if.else51.i.i
  %and.i.i.i = and i32 %493, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.not.i.i.i, label %for.cond12.i.preheader.i.i, label %for.body.preheader.i.i.i.get_pcie_lane_support.exit.i.i_crit_edge

for.body.preheader.i.i.i.get_pcie_lane_support.exit.i.i_crit_edge: ; preds = %for.body.preheader.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

for.cond12.i.preheader.i.i:                       ; preds = %for.body.preheader.i.i.i
  %and17.i.i.i = and i32 %493, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i.i.i)
  %tobool18.not.i.i.i = icmp eq i32 %and17.i.i.i, 0
  br i1 %tobool18.not.i.i.i, label %for.cond12.i.1.i.i, label %for.cond12.i.preheader.i.i.for.end.thread.i.i.i_crit_edge

for.cond12.i.preheader.i.i.for.end.thread.i.i.i_crit_edge: ; preds = %for.cond12.i.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i.i.i

do.end.i.i.i:                                     ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit.i.i

sw.bb2.i12.i.i:                                   ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

sw.bb3.i13.i.i:                                   ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

sw.bb4.i.i.i:                                     ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

sw.bb5.i.i.i:                                     ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

sw.bb6.i.i.i:                                     ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

sw.bb7.i.i.i:                                     ; preds = %if.else51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit.i.i

for.cond24.i.preheader.i.i:                       ; preds = %for.cond12.i.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i.i.i = and i32 %493, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i.i.i)
  %tobool30.not.i.i.i = icmp eq i32 %and29.i.i.i, 0
  %spec.select.i.i = select i1 %tobool30.not.i.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit.i.i

for.cond12.i.1.i.i:                               ; preds = %for.cond12.i.preheader.i.i
  %and17.i.1.i.i = and i32 %493, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i.1.i.i)
  %tobool18.not.i.1.i.i = icmp eq i32 %and17.i.1.i.i, 0
  br i1 %tobool18.not.i.1.i.i, label %for.cond12.i.2.i.i, label %for.cond12.i.1.i.i.for.end.thread.i.i.i_crit_edge

for.cond12.i.1.i.i.for.end.thread.i.i.i_crit_edge: ; preds = %for.cond12.i.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i.i.i

for.cond12.i.2.i.i:                               ; preds = %for.cond12.i.1.i.i
  %and17.i.2.i.i = and i32 %493, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i.2.i.i)
  %tobool18.not.i.2.i.i = icmp eq i32 %and17.i.2.i.i, 0
  br i1 %tobool18.not.i.2.i.i, label %for.cond12.i.3.i.i, label %for.cond12.i.2.i.i.for.end.thread.i.i.i_crit_edge

for.cond12.i.2.i.i.for.end.thread.i.i.i_crit_edge: ; preds = %for.cond12.i.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i.i.i

for.cond12.i.3.i.i:                               ; preds = %for.cond12.i.2.i.i
  %and17.i.3.i.i = and i32 %493, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i.3.i.i)
  %tobool18.not.i.3.i.i = icmp eq i32 %and17.i.3.i.i, 0
  br i1 %tobool18.not.i.3.i.i, label %for.cond12.i.4.i.i, label %for.cond12.i.3.i.i.for.end.thread.i.i.i_crit_edge

for.cond12.i.3.i.i.for.end.thread.i.i.i_crit_edge: ; preds = %for.cond12.i.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i.i.i

for.cond12.i.4.i.i:                               ; preds = %for.cond12.i.3.i.i
  %and17.i.4.i.i = and i32 %493, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i.4.i.i)
  %tobool18.not.i.4.i.i = icmp eq i32 %and17.i.4.i.i, 0
  br i1 %tobool18.not.i.4.i.i, label %for.cond24.i.preheader.i.i, label %for.cond12.i.4.i.i.for.end.thread.i.i.i_crit_edge

for.cond12.i.4.i.i.for.end.thread.i.i.i_crit_edge: ; preds = %for.cond12.i.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i.i.i

for.end.thread.i.i.i:                             ; preds = %for.cond12.i.4.i.i.for.end.thread.i.i.i_crit_edge, %for.cond12.i.3.i.i.for.end.thread.i.i.i_crit_edge, %for.cond12.i.2.i.i.for.end.thread.i.i.i_crit_edge, %for.cond12.i.1.i.i.for.end.thread.i.i.i_crit_edge, %for.cond12.i.preheader.i.i.for.end.thread.i.i.i_crit_edge
  %j.0.i.lcssa.i.i = phi i32 [ 4, %for.cond12.i.preheader.i.i.for.end.thread.i.i.i_crit_edge ], [ 3, %for.cond12.i.1.i.i.for.end.thread.i.i.i_crit_edge ], [ 2, %for.cond12.i.2.i.i.for.end.thread.i.i.i_crit_edge ], [ 1, %for.cond12.i.3.i.i.for.end.thread.i.i.i_crit_edge ], [ 0, %for.cond12.i.4.i.i.for.end.thread.i.i.i_crit_edge ]
  %arrayidx20.i.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i.lcssa.i.i
  %495 = ptrtoint ptr %arrayidx20.i.i.i to i32
  call void @__asan_load2_noabort(i32 %495)
  %496 = load i16, ptr %arrayidx20.i.i.i, align 2
  br label %get_pcie_lane_support.exit.i.i

get_pcie_lane_support.exit.i.i:                   ; preds = %for.end.thread.i.i.i, %for.cond24.i.preheader.i.i, %sw.bb7.i.i.i, %sw.bb6.i.i.i, %sw.bb5.i.i.i, %sw.bb4.i.i.i, %sw.bb3.i13.i.i, %sw.bb2.i12.i.i, %do.end.i.i.i, %for.body.preheader.i.i.i.get_pcie_lane_support.exit.i.i_crit_edge, %if.else51.i.i.get_pcie_lane_support.exit.i.i_crit_edge
  %new_pcie_lanes.2.i.i.i = phi i16 [ 16, %for.body.preheader.i.i.i.get_pcie_lane_support.exit.i.i_crit_edge ], [ 32, %sw.bb7.i.i.i ], [ 16, %sw.bb6.i.i.i ], [ 12, %sw.bb5.i.i.i ], [ 8, %sw.bb4.i.i.i ], [ 4, %sw.bb3.i13.i.i ], [ 2, %sw.bb2.i12.i.i ], [ 16, %do.end.i.i.i ], [ 1, %if.else51.i.i.get_pcie_lane_support.exit.i.i_crit_edge ], [ %496, %for.end.thread.i.i.i ], [ %spec.select.i.i, %for.cond24.i.preheader.i.i ]
  %conv59.i.i = zext i16 %new_pcie_lanes.2.i.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 0, i32 noundef %switch.select301.i.i, i32 noundef %conv59.i.i) #15
  %497 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %497)
  %498 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i14.i.i = trunc i32 %498 to i16
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %trunc.i14.i.i)
  %switch.selectcmp302.i.i = icmp eq i16 %trunc.i14.i.i, 2
  %switch.select303.i.i = zext i1 %switch.selectcmp302.i.i to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 4, i16 %trunc.i14.i.i)
  %switch.selectcmp304.i.i = icmp eq i16 %trunc.i14.i.i, 4
  %switch.select305.i.i = select i1 %switch.selectcmp304.i.i, i32 2, i32 %switch.select303.i.i
  %499 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %499)
  %500 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %501 = zext i32 %500 to i64
  call void @__sanitizer_cov_trace_switch(i64 %501, ptr @__sancov_gen_cov_switch_values.489)
  switch i32 %500, label %for.body.preheader.i25.i.i [
    i32 0, label %do.end.i27.i.i
    i32 65536, label %get_pcie_lane_support.exit.i.i.get_pcie_lane_support.exit57.i.i_crit_edge
    i32 131072, label %sw.bb2.i28.i.i
    i32 262144, label %sw.bb3.i29.i.i
    i32 524288, label %sw.bb4.i30.i.i
    i32 1048576, label %sw.bb5.i31.i.i
    i32 2097152, label %sw.bb6.i32.i.i
    i32 4194304, label %sw.bb7.i33.i.i
  ]

get_pcie_lane_support.exit.i.i.get_pcie_lane_support.exit57.i.i_crit_edge: ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

for.body.preheader.i25.i.i:                       ; preds = %get_pcie_lane_support.exit.i.i
  %and.i34.i.i = and i32 %500, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i34.i.i)
  %tobool.not.i35.i.i = icmp eq i32 %and.i34.i.i, 0
  br i1 %tobool.not.i35.i.i, label %for.cond12.i38.preheader.i.i, label %for.body.preheader.i25.i.i.get_pcie_lane_support.exit57.i.i_crit_edge

for.body.preheader.i25.i.i.get_pcie_lane_support.exit57.i.i_crit_edge: ; preds = %for.body.preheader.i25.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

for.cond12.i38.preheader.i.i:                     ; preds = %for.body.preheader.i25.i.i
  %and17.i41.i.i = and i32 %500, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i41.i.i)
  %tobool18.not.i42.i.i = icmp eq i32 %and17.i41.i.i, 0
  br i1 %tobool18.not.i42.i.i, label %for.cond12.i38.1.i.i, label %for.cond12.i38.preheader.i.i.for.end.thread.i45.i.i_crit_edge

for.cond12.i38.preheader.i.i.for.end.thread.i45.i.i_crit_edge: ; preds = %for.cond12.i38.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i45.i.i

do.end.i27.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i26.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit57.i.i

sw.bb2.i28.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

sw.bb3.i29.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

sw.bb4.i30.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

sw.bb5.i31.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

sw.bb6.i32.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

sw.bb7.i33.i.i:                                   ; preds = %get_pcie_lane_support.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit57.i.i

for.cond24.i48.preheader.i.i:                     ; preds = %for.cond12.i38.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i51.i.i = and i32 %500, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i51.i.i)
  %tobool30.not.i52.i.i = icmp eq i32 %and29.i51.i.i, 0
  %spec.select314.i.i = select i1 %tobool30.not.i52.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit57.i.i

for.cond12.i38.1.i.i:                             ; preds = %for.cond12.i38.preheader.i.i
  %and17.i41.1.i.i = and i32 %500, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i41.1.i.i)
  %tobool18.not.i42.1.i.i = icmp eq i32 %and17.i41.1.i.i, 0
  br i1 %tobool18.not.i42.1.i.i, label %for.cond12.i38.2.i.i, label %for.cond12.i38.1.i.i.for.end.thread.i45.i.i_crit_edge

for.cond12.i38.1.i.i.for.end.thread.i45.i.i_crit_edge: ; preds = %for.cond12.i38.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i45.i.i

for.cond12.i38.2.i.i:                             ; preds = %for.cond12.i38.1.i.i
  %and17.i41.2.i.i = and i32 %500, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i41.2.i.i)
  %tobool18.not.i42.2.i.i = icmp eq i32 %and17.i41.2.i.i, 0
  br i1 %tobool18.not.i42.2.i.i, label %for.cond12.i38.3.i.i, label %for.cond12.i38.2.i.i.for.end.thread.i45.i.i_crit_edge

for.cond12.i38.2.i.i.for.end.thread.i45.i.i_crit_edge: ; preds = %for.cond12.i38.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i45.i.i

for.cond12.i38.3.i.i:                             ; preds = %for.cond12.i38.2.i.i
  %and17.i41.3.i.i = and i32 %500, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i41.3.i.i)
  %tobool18.not.i42.3.i.i = icmp eq i32 %and17.i41.3.i.i, 0
  br i1 %tobool18.not.i42.3.i.i, label %for.cond12.i38.4.i.i, label %for.cond12.i38.3.i.i.for.end.thread.i45.i.i_crit_edge

for.cond12.i38.3.i.i.for.end.thread.i45.i.i_crit_edge: ; preds = %for.cond12.i38.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i45.i.i

for.cond12.i38.4.i.i:                             ; preds = %for.cond12.i38.3.i.i
  %and17.i41.4.i.i = and i32 %500, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i41.4.i.i)
  %tobool18.not.i42.4.i.i = icmp eq i32 %and17.i41.4.i.i, 0
  br i1 %tobool18.not.i42.4.i.i, label %for.cond24.i48.preheader.i.i, label %for.cond12.i38.4.i.i.for.end.thread.i45.i.i_crit_edge

for.cond12.i38.4.i.i.for.end.thread.i45.i.i_crit_edge: ; preds = %for.cond12.i38.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i45.i.i

for.end.thread.i45.i.i:                           ; preds = %for.cond12.i38.4.i.i.for.end.thread.i45.i.i_crit_edge, %for.cond12.i38.3.i.i.for.end.thread.i45.i.i_crit_edge, %for.cond12.i38.2.i.i.for.end.thread.i45.i.i_crit_edge, %for.cond12.i38.1.i.i.for.end.thread.i45.i.i_crit_edge, %for.cond12.i38.preheader.i.i.for.end.thread.i45.i.i_crit_edge
  %j.0.i39.lcssa.i.i = phi i32 [ 4, %for.cond12.i38.preheader.i.i.for.end.thread.i45.i.i_crit_edge ], [ 3, %for.cond12.i38.1.i.i.for.end.thread.i45.i.i_crit_edge ], [ 2, %for.cond12.i38.2.i.i.for.end.thread.i45.i.i_crit_edge ], [ 1, %for.cond12.i38.3.i.i.for.end.thread.i45.i.i_crit_edge ], [ 0, %for.cond12.i38.4.i.i.for.end.thread.i45.i.i_crit_edge ]
  %arrayidx20.i44.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i39.lcssa.i.i
  %502 = ptrtoint ptr %arrayidx20.i44.i.i to i32
  call void @__asan_load2_noabort(i32 %502)
  %503 = load i16, ptr %arrayidx20.i44.i.i, align 2
  br label %get_pcie_lane_support.exit57.i.i

get_pcie_lane_support.exit57.i.i:                 ; preds = %for.end.thread.i45.i.i, %for.cond24.i48.preheader.i.i, %sw.bb7.i33.i.i, %sw.bb6.i32.i.i, %sw.bb5.i31.i.i, %sw.bb4.i30.i.i, %sw.bb3.i29.i.i, %sw.bb2.i28.i.i, %do.end.i27.i.i, %for.body.preheader.i25.i.i.get_pcie_lane_support.exit57.i.i_crit_edge, %get_pcie_lane_support.exit.i.i.get_pcie_lane_support.exit57.i.i_crit_edge
  %new_pcie_lanes.2.i56.i.i = phi i16 [ 16, %for.body.preheader.i25.i.i.get_pcie_lane_support.exit57.i.i_crit_edge ], [ 32, %sw.bb7.i33.i.i ], [ 16, %sw.bb6.i32.i.i ], [ 12, %sw.bb5.i31.i.i ], [ 8, %sw.bb4.i30.i.i ], [ 4, %sw.bb3.i29.i.i ], [ 2, %sw.bb2.i28.i.i ], [ 16, %do.end.i27.i.i ], [ 1, %get_pcie_lane_support.exit.i.i.get_pcie_lane_support.exit57.i.i_crit_edge ], [ %503, %for.end.thread.i45.i.i ], [ %spec.select314.i.i, %for.cond24.i48.preheader.i.i ]
  %conv67.i.i = zext i16 %new_pcie_lanes.2.i56.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 1, i32 noundef %switch.select305.i.i, i32 noundef %conv67.i.i) #15
  %504 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i58.i.i = trunc i32 %505 to i16
  %506 = zext i16 %trunc.i58.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %506, ptr @__sancov_gen_cov_switch_values.490)
  switch i16 %trunc.i58.i.i, label %sw.default.i63.i.i [
    i16 1, label %get_pcie_lane_support.exit57.i.i.get_pcie_gen_support.exit69.i.i_crit_edge
    i16 2, label %sw.bb2.i59.i.i
    i16 4, label %sw.bb3.i60.i.i
  ]

get_pcie_lane_support.exit57.i.i.get_pcie_gen_support.exit69.i.i_crit_edge: ; preds = %get_pcie_lane_support.exit57.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit69.i.i

sw.bb2.i59.i.i:                                   ; preds = %get_pcie_lane_support.exit57.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit69.i.i

sw.bb3.i60.i.i:                                   ; preds = %get_pcie_lane_support.exit57.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit69.i.i

sw.default.i63.i.i:                               ; preds = %get_pcie_lane_support.exit57.i.i
  %and.i.i61.i.i = and i32 %505, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i61.i.i)
  %tobool.not.i.i62.not.i.i = icmp eq i32 %and.i.i61.i.i, 0
  br i1 %tobool.not.i.i62.not.i.i, label %if.else.i67.i.i, label %sw.default.i63.i.i.get_pcie_gen_support.exit69.i.i_crit_edge

sw.default.i63.i.i.get_pcie_gen_support.exit69.i.i_crit_edge: ; preds = %sw.default.i63.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit69.i.i

if.else.i67.i.i:                                  ; preds = %sw.default.i63.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i64.i.i = lshr i32 %505, 17
  %and.i22.i64.lobit.i.i = and i32 %and.i22.i64.i.i, 1
  br label %get_pcie_gen_support.exit69.i.i

get_pcie_gen_support.exit69.i.i:                  ; preds = %if.else.i67.i.i, %sw.default.i63.i.i.get_pcie_gen_support.exit69.i.i_crit_edge, %sw.bb3.i60.i.i, %sw.bb2.i59.i.i, %get_pcie_lane_support.exit57.i.i.get_pcie_gen_support.exit69.i.i_crit_edge
  %retval.0.i68.i.i = phi i32 [ 2, %sw.bb3.i60.i.i ], [ 1, %sw.bb2.i59.i.i ], [ 0, %get_pcie_lane_support.exit57.i.i.get_pcie_gen_support.exit69.i.i_crit_edge ], [ 2, %sw.default.i63.i.i.get_pcie_gen_support.exit69.i.i_crit_edge ], [ %and.i22.i64.lobit.i.i, %if.else.i67.i.i ]
  %507 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %507)
  %508 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %509 = zext i32 %508 to i64
  call void @__sanitizer_cov_trace_switch(i64 %509, ptr @__sancov_gen_cov_switch_values.491)
  switch i32 %508, label %for.body.preheader.i70.i.i [
    i32 0, label %do.end.i72.i.i
    i32 65536, label %get_pcie_gen_support.exit69.i.i.get_pcie_lane_support.exit102.i.i_crit_edge
    i32 131072, label %sw.bb2.i73.i.i
    i32 262144, label %sw.bb3.i74.i.i
    i32 524288, label %sw.bb4.i75.i.i
    i32 1048576, label %sw.bb5.i76.i.i
    i32 2097152, label %sw.bb6.i77.i.i
    i32 4194304, label %sw.bb7.i78.i.i
  ]

get_pcie_gen_support.exit69.i.i.get_pcie_lane_support.exit102.i.i_crit_edge: ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

for.body.preheader.i70.i.i:                       ; preds = %get_pcie_gen_support.exit69.i.i
  %and.i79.i.i = and i32 %508, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i79.i.i)
  %tobool.not.i80.i.i = icmp eq i32 %and.i79.i.i, 0
  br i1 %tobool.not.i80.i.i, label %for.cond12.i83.preheader.i.i, label %for.body.preheader.i70.i.i.get_pcie_lane_support.exit102.i.i_crit_edge

for.body.preheader.i70.i.i.get_pcie_lane_support.exit102.i.i_crit_edge: ; preds = %for.body.preheader.i70.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

for.cond12.i83.preheader.i.i:                     ; preds = %for.body.preheader.i70.i.i
  %and17.i86.i.i = and i32 %508, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i86.i.i)
  %tobool18.not.i87.i.i = icmp eq i32 %and17.i86.i.i, 0
  br i1 %tobool18.not.i87.i.i, label %for.cond12.i83.1.i.i, label %for.cond12.i83.preheader.i.i.for.end.thread.i90.i.i_crit_edge

for.cond12.i83.preheader.i.i.for.end.thread.i90.i.i_crit_edge: ; preds = %for.cond12.i83.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i90.i.i

do.end.i72.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i71.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit102.i.i

sw.bb2.i73.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

sw.bb3.i74.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

sw.bb4.i75.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

sw.bb5.i76.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

sw.bb6.i77.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

sw.bb7.i78.i.i:                                   ; preds = %get_pcie_gen_support.exit69.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit102.i.i

for.cond24.i93.preheader.i.i:                     ; preds = %for.cond12.i83.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i96.i.i = and i32 %508, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i96.i.i)
  %tobool30.not.i97.i.i = icmp eq i32 %and29.i96.i.i, 0
  %spec.select315.i.i = select i1 %tobool30.not.i97.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit102.i.i

for.cond12.i83.1.i.i:                             ; preds = %for.cond12.i83.preheader.i.i
  %and17.i86.1.i.i = and i32 %508, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i86.1.i.i)
  %tobool18.not.i87.1.i.i = icmp eq i32 %and17.i86.1.i.i, 0
  br i1 %tobool18.not.i87.1.i.i, label %for.cond12.i83.2.i.i, label %for.cond12.i83.1.i.i.for.end.thread.i90.i.i_crit_edge

for.cond12.i83.1.i.i.for.end.thread.i90.i.i_crit_edge: ; preds = %for.cond12.i83.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i90.i.i

for.cond12.i83.2.i.i:                             ; preds = %for.cond12.i83.1.i.i
  %and17.i86.2.i.i = and i32 %508, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i86.2.i.i)
  %tobool18.not.i87.2.i.i = icmp eq i32 %and17.i86.2.i.i, 0
  br i1 %tobool18.not.i87.2.i.i, label %for.cond12.i83.3.i.i, label %for.cond12.i83.2.i.i.for.end.thread.i90.i.i_crit_edge

for.cond12.i83.2.i.i.for.end.thread.i90.i.i_crit_edge: ; preds = %for.cond12.i83.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i90.i.i

for.cond12.i83.3.i.i:                             ; preds = %for.cond12.i83.2.i.i
  %and17.i86.3.i.i = and i32 %508, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i86.3.i.i)
  %tobool18.not.i87.3.i.i = icmp eq i32 %and17.i86.3.i.i, 0
  br i1 %tobool18.not.i87.3.i.i, label %for.cond12.i83.4.i.i, label %for.cond12.i83.3.i.i.for.end.thread.i90.i.i_crit_edge

for.cond12.i83.3.i.i.for.end.thread.i90.i.i_crit_edge: ; preds = %for.cond12.i83.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i90.i.i

for.cond12.i83.4.i.i:                             ; preds = %for.cond12.i83.3.i.i
  %and17.i86.4.i.i = and i32 %508, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i86.4.i.i)
  %tobool18.not.i87.4.i.i = icmp eq i32 %and17.i86.4.i.i, 0
  br i1 %tobool18.not.i87.4.i.i, label %for.cond24.i93.preheader.i.i, label %for.cond12.i83.4.i.i.for.end.thread.i90.i.i_crit_edge

for.cond12.i83.4.i.i.for.end.thread.i90.i.i_crit_edge: ; preds = %for.cond12.i83.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i90.i.i

for.end.thread.i90.i.i:                           ; preds = %for.cond12.i83.4.i.i.for.end.thread.i90.i.i_crit_edge, %for.cond12.i83.3.i.i.for.end.thread.i90.i.i_crit_edge, %for.cond12.i83.2.i.i.for.end.thread.i90.i.i_crit_edge, %for.cond12.i83.1.i.i.for.end.thread.i90.i.i_crit_edge, %for.cond12.i83.preheader.i.i.for.end.thread.i90.i.i_crit_edge
  %j.0.i84.lcssa.i.i = phi i32 [ 4, %for.cond12.i83.preheader.i.i.for.end.thread.i90.i.i_crit_edge ], [ 3, %for.cond12.i83.1.i.i.for.end.thread.i90.i.i_crit_edge ], [ 2, %for.cond12.i83.2.i.i.for.end.thread.i90.i.i_crit_edge ], [ 1, %for.cond12.i83.3.i.i.for.end.thread.i90.i.i_crit_edge ], [ 0, %for.cond12.i83.4.i.i.for.end.thread.i90.i.i_crit_edge ]
  %arrayidx20.i89.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i84.lcssa.i.i
  %510 = ptrtoint ptr %arrayidx20.i89.i.i to i32
  call void @__asan_load2_noabort(i32 %510)
  %511 = load i16, ptr %arrayidx20.i89.i.i, align 2
  br label %get_pcie_lane_support.exit102.i.i

get_pcie_lane_support.exit102.i.i:                ; preds = %for.end.thread.i90.i.i, %for.cond24.i93.preheader.i.i, %sw.bb7.i78.i.i, %sw.bb6.i77.i.i, %sw.bb5.i76.i.i, %sw.bb4.i75.i.i, %sw.bb3.i74.i.i, %sw.bb2.i73.i.i, %do.end.i72.i.i, %for.body.preheader.i70.i.i.get_pcie_lane_support.exit102.i.i_crit_edge, %get_pcie_gen_support.exit69.i.i.get_pcie_lane_support.exit102.i.i_crit_edge
  %new_pcie_lanes.2.i101.i.i = phi i16 [ 16, %for.body.preheader.i70.i.i.get_pcie_lane_support.exit102.i.i_crit_edge ], [ 32, %sw.bb7.i78.i.i ], [ 16, %sw.bb6.i77.i.i ], [ 12, %sw.bb5.i76.i.i ], [ 8, %sw.bb4.i75.i.i ], [ 4, %sw.bb3.i74.i.i ], [ 2, %sw.bb2.i73.i.i ], [ 16, %do.end.i72.i.i ], [ 1, %get_pcie_gen_support.exit69.i.i.get_pcie_lane_support.exit102.i.i_crit_edge ], [ %511, %for.end.thread.i90.i.i ], [ %spec.select315.i.i, %for.cond24.i93.preheader.i.i ]
  %conv75.i.i = zext i16 %new_pcie_lanes.2.i101.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 2, i32 noundef %retval.0.i68.i.i, i32 noundef %conv75.i.i) #15
  %512 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i103.i.i = trunc i32 %513 to i16
  %514 = zext i16 %trunc.i103.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %514, ptr @__sancov_gen_cov_switch_values.492)
  switch i16 %trunc.i103.i.i, label %sw.default.i108.i.i [
    i16 1, label %get_pcie_lane_support.exit102.i.i.get_pcie_gen_support.exit114.i.i_crit_edge
    i16 2, label %sw.bb2.i104.i.i
    i16 4, label %sw.bb3.i105.i.i
  ]

get_pcie_lane_support.exit102.i.i.get_pcie_gen_support.exit114.i.i_crit_edge: ; preds = %get_pcie_lane_support.exit102.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit114.i.i

sw.bb2.i104.i.i:                                  ; preds = %get_pcie_lane_support.exit102.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit114.i.i

sw.bb3.i105.i.i:                                  ; preds = %get_pcie_lane_support.exit102.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit114.i.i

sw.default.i108.i.i:                              ; preds = %get_pcie_lane_support.exit102.i.i
  %and.i.i106.i.i = and i32 %513, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i106.i.i)
  %tobool.not.i.i107.not.i.i = icmp eq i32 %and.i.i106.i.i, 0
  br i1 %tobool.not.i.i107.not.i.i, label %if.else.i112.i.i, label %sw.default.i108.i.i.get_pcie_gen_support.exit114.i.i_crit_edge

sw.default.i108.i.i.get_pcie_gen_support.exit114.i.i_crit_edge: ; preds = %sw.default.i108.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit114.i.i

if.else.i112.i.i:                                 ; preds = %sw.default.i108.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i109.i.i = lshr i32 %513, 17
  %and.i22.i109.lobit.i.i = and i32 %and.i22.i109.i.i, 1
  br label %get_pcie_gen_support.exit114.i.i

get_pcie_gen_support.exit114.i.i:                 ; preds = %if.else.i112.i.i, %sw.default.i108.i.i.get_pcie_gen_support.exit114.i.i_crit_edge, %sw.bb3.i105.i.i, %sw.bb2.i104.i.i, %get_pcie_lane_support.exit102.i.i.get_pcie_gen_support.exit114.i.i_crit_edge
  %retval.0.i113.i.i = phi i32 [ 2, %sw.bb3.i105.i.i ], [ 1, %sw.bb2.i104.i.i ], [ 0, %get_pcie_lane_support.exit102.i.i.get_pcie_gen_support.exit114.i.i_crit_edge ], [ 2, %sw.default.i108.i.i.get_pcie_gen_support.exit114.i.i_crit_edge ], [ %and.i22.i109.lobit.i.i, %if.else.i112.i.i ]
  %515 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %515)
  %516 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %517 = zext i32 %516 to i64
  call void @__sanitizer_cov_trace_switch(i64 %517, ptr @__sancov_gen_cov_switch_values.493)
  switch i32 %516, label %for.body.preheader.i115.i.i [
    i32 0, label %do.end.i117.i.i
    i32 65536, label %get_pcie_gen_support.exit114.i.i.get_pcie_lane_support.exit147.i.i_crit_edge
    i32 131072, label %sw.bb2.i118.i.i
    i32 262144, label %sw.bb3.i119.i.i
    i32 524288, label %sw.bb4.i120.i.i
    i32 1048576, label %sw.bb5.i121.i.i
    i32 2097152, label %sw.bb6.i122.i.i
    i32 4194304, label %sw.bb7.i123.i.i
  ]

get_pcie_gen_support.exit114.i.i.get_pcie_lane_support.exit147.i.i_crit_edge: ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

for.body.preheader.i115.i.i:                      ; preds = %get_pcie_gen_support.exit114.i.i
  %and.i124.i.i = and i32 %516, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i124.i.i)
  %tobool.not.i125.i.i = icmp eq i32 %and.i124.i.i, 0
  br i1 %tobool.not.i125.i.i, label %for.cond12.i128.preheader.i.i, label %for.body.preheader.i115.i.i.get_pcie_lane_support.exit147.i.i_crit_edge

for.body.preheader.i115.i.i.get_pcie_lane_support.exit147.i.i_crit_edge: ; preds = %for.body.preheader.i115.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

for.cond12.i128.preheader.i.i:                    ; preds = %for.body.preheader.i115.i.i
  %and17.i131.i.i = and i32 %516, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i131.i.i)
  %tobool18.not.i132.i.i = icmp eq i32 %and17.i131.i.i, 0
  br i1 %tobool18.not.i132.i.i, label %for.cond12.i128.1.i.i, label %for.cond12.i128.preheader.i.i.for.end.thread.i135.i.i_crit_edge

for.cond12.i128.preheader.i.i.for.end.thread.i135.i.i_crit_edge: ; preds = %for.cond12.i128.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i135.i.i

do.end.i117.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i116.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit147.i.i

sw.bb2.i118.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

sw.bb3.i119.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

sw.bb4.i120.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

sw.bb5.i121.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

sw.bb6.i122.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

sw.bb7.i123.i.i:                                  ; preds = %get_pcie_gen_support.exit114.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit147.i.i

for.cond24.i138.preheader.i.i:                    ; preds = %for.cond12.i128.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i141.i.i = and i32 %516, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i141.i.i)
  %tobool30.not.i142.i.i = icmp eq i32 %and29.i141.i.i, 0
  %spec.select316.i.i = select i1 %tobool30.not.i142.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit147.i.i

for.cond12.i128.1.i.i:                            ; preds = %for.cond12.i128.preheader.i.i
  %and17.i131.1.i.i = and i32 %516, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i131.1.i.i)
  %tobool18.not.i132.1.i.i = icmp eq i32 %and17.i131.1.i.i, 0
  br i1 %tobool18.not.i132.1.i.i, label %for.cond12.i128.2.i.i, label %for.cond12.i128.1.i.i.for.end.thread.i135.i.i_crit_edge

for.cond12.i128.1.i.i.for.end.thread.i135.i.i_crit_edge: ; preds = %for.cond12.i128.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i135.i.i

for.cond12.i128.2.i.i:                            ; preds = %for.cond12.i128.1.i.i
  %and17.i131.2.i.i = and i32 %516, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i131.2.i.i)
  %tobool18.not.i132.2.i.i = icmp eq i32 %and17.i131.2.i.i, 0
  br i1 %tobool18.not.i132.2.i.i, label %for.cond12.i128.3.i.i, label %for.cond12.i128.2.i.i.for.end.thread.i135.i.i_crit_edge

for.cond12.i128.2.i.i.for.end.thread.i135.i.i_crit_edge: ; preds = %for.cond12.i128.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i135.i.i

for.cond12.i128.3.i.i:                            ; preds = %for.cond12.i128.2.i.i
  %and17.i131.3.i.i = and i32 %516, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i131.3.i.i)
  %tobool18.not.i132.3.i.i = icmp eq i32 %and17.i131.3.i.i, 0
  br i1 %tobool18.not.i132.3.i.i, label %for.cond12.i128.4.i.i, label %for.cond12.i128.3.i.i.for.end.thread.i135.i.i_crit_edge

for.cond12.i128.3.i.i.for.end.thread.i135.i.i_crit_edge: ; preds = %for.cond12.i128.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i135.i.i

for.cond12.i128.4.i.i:                            ; preds = %for.cond12.i128.3.i.i
  %and17.i131.4.i.i = and i32 %516, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i131.4.i.i)
  %tobool18.not.i132.4.i.i = icmp eq i32 %and17.i131.4.i.i, 0
  br i1 %tobool18.not.i132.4.i.i, label %for.cond24.i138.preheader.i.i, label %for.cond12.i128.4.i.i.for.end.thread.i135.i.i_crit_edge

for.cond12.i128.4.i.i.for.end.thread.i135.i.i_crit_edge: ; preds = %for.cond12.i128.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i135.i.i

for.end.thread.i135.i.i:                          ; preds = %for.cond12.i128.4.i.i.for.end.thread.i135.i.i_crit_edge, %for.cond12.i128.3.i.i.for.end.thread.i135.i.i_crit_edge, %for.cond12.i128.2.i.i.for.end.thread.i135.i.i_crit_edge, %for.cond12.i128.1.i.i.for.end.thread.i135.i.i_crit_edge, %for.cond12.i128.preheader.i.i.for.end.thread.i135.i.i_crit_edge
  %j.0.i129.lcssa.i.i = phi i32 [ 4, %for.cond12.i128.preheader.i.i.for.end.thread.i135.i.i_crit_edge ], [ 3, %for.cond12.i128.1.i.i.for.end.thread.i135.i.i_crit_edge ], [ 2, %for.cond12.i128.2.i.i.for.end.thread.i135.i.i_crit_edge ], [ 1, %for.cond12.i128.3.i.i.for.end.thread.i135.i.i_crit_edge ], [ 0, %for.cond12.i128.4.i.i.for.end.thread.i135.i.i_crit_edge ]
  %arrayidx20.i134.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i129.lcssa.i.i
  %518 = ptrtoint ptr %arrayidx20.i134.i.i to i32
  call void @__asan_load2_noabort(i32 %518)
  %519 = load i16, ptr %arrayidx20.i134.i.i, align 2
  br label %get_pcie_lane_support.exit147.i.i

get_pcie_lane_support.exit147.i.i:                ; preds = %for.end.thread.i135.i.i, %for.cond24.i138.preheader.i.i, %sw.bb7.i123.i.i, %sw.bb6.i122.i.i, %sw.bb5.i121.i.i, %sw.bb4.i120.i.i, %sw.bb3.i119.i.i, %sw.bb2.i118.i.i, %do.end.i117.i.i, %for.body.preheader.i115.i.i.get_pcie_lane_support.exit147.i.i_crit_edge, %get_pcie_gen_support.exit114.i.i.get_pcie_lane_support.exit147.i.i_crit_edge
  %new_pcie_lanes.2.i146.i.i = phi i16 [ 16, %for.body.preheader.i115.i.i.get_pcie_lane_support.exit147.i.i_crit_edge ], [ 32, %sw.bb7.i123.i.i ], [ 16, %sw.bb6.i122.i.i ], [ 12, %sw.bb5.i121.i.i ], [ 8, %sw.bb4.i120.i.i ], [ 4, %sw.bb3.i119.i.i ], [ 2, %sw.bb2.i118.i.i ], [ 16, %do.end.i117.i.i ], [ 1, %get_pcie_gen_support.exit114.i.i.get_pcie_lane_support.exit147.i.i_crit_edge ], [ %519, %for.end.thread.i135.i.i ], [ %spec.select316.i.i, %for.cond24.i138.preheader.i.i ]
  %conv83.i.i = zext i16 %new_pcie_lanes.2.i146.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 3, i32 noundef %retval.0.i113.i.i, i32 noundef %conv83.i.i) #15
  %520 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i148.i.i = trunc i32 %521 to i16
  %522 = zext i16 %trunc.i148.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %522, ptr @__sancov_gen_cov_switch_values.494)
  switch i16 %trunc.i148.i.i, label %sw.default.i153.i.i [
    i16 1, label %get_pcie_lane_support.exit147.i.i.get_pcie_gen_support.exit159.i.i_crit_edge
    i16 2, label %sw.bb2.i149.i.i
    i16 4, label %sw.bb3.i150.i.i
  ]

get_pcie_lane_support.exit147.i.i.get_pcie_gen_support.exit159.i.i_crit_edge: ; preds = %get_pcie_lane_support.exit147.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit159.i.i

sw.bb2.i149.i.i:                                  ; preds = %get_pcie_lane_support.exit147.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit159.i.i

sw.bb3.i150.i.i:                                  ; preds = %get_pcie_lane_support.exit147.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit159.i.i

sw.default.i153.i.i:                              ; preds = %get_pcie_lane_support.exit147.i.i
  %and.i.i151.i.i = and i32 %521, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i151.i.i)
  %tobool.not.i.i152.not.i.i = icmp eq i32 %and.i.i151.i.i, 0
  br i1 %tobool.not.i.i152.not.i.i, label %if.else.i157.i.i, label %sw.default.i153.i.i.get_pcie_gen_support.exit159.i.i_crit_edge

sw.default.i153.i.i.get_pcie_gen_support.exit159.i.i_crit_edge: ; preds = %sw.default.i153.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit159.i.i

if.else.i157.i.i:                                 ; preds = %sw.default.i153.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i154.i.i = lshr i32 %521, 17
  %and.i22.i154.lobit.i.i = and i32 %and.i22.i154.i.i, 1
  br label %get_pcie_gen_support.exit159.i.i

get_pcie_gen_support.exit159.i.i:                 ; preds = %if.else.i157.i.i, %sw.default.i153.i.i.get_pcie_gen_support.exit159.i.i_crit_edge, %sw.bb3.i150.i.i, %sw.bb2.i149.i.i, %get_pcie_lane_support.exit147.i.i.get_pcie_gen_support.exit159.i.i_crit_edge
  %retval.0.i158.i.i = phi i32 [ 2, %sw.bb3.i150.i.i ], [ 1, %sw.bb2.i149.i.i ], [ 0, %get_pcie_lane_support.exit147.i.i.get_pcie_gen_support.exit159.i.i_crit_edge ], [ 2, %sw.default.i153.i.i.get_pcie_gen_support.exit159.i.i_crit_edge ], [ %and.i22.i154.lobit.i.i, %if.else.i157.i.i ]
  %523 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %523)
  %524 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %525 = zext i32 %524 to i64
  call void @__sanitizer_cov_trace_switch(i64 %525, ptr @__sancov_gen_cov_switch_values.495)
  switch i32 %524, label %for.body.preheader.i160.i.i [
    i32 0, label %do.end.i162.i.i
    i32 65536, label %get_pcie_gen_support.exit159.i.i.get_pcie_lane_support.exit192.i.i_crit_edge
    i32 131072, label %sw.bb2.i163.i.i
    i32 262144, label %sw.bb3.i164.i.i
    i32 524288, label %sw.bb4.i165.i.i
    i32 1048576, label %sw.bb5.i166.i.i
    i32 2097152, label %sw.bb6.i167.i.i
    i32 4194304, label %sw.bb7.i168.i.i
  ]

get_pcie_gen_support.exit159.i.i.get_pcie_lane_support.exit192.i.i_crit_edge: ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

for.body.preheader.i160.i.i:                      ; preds = %get_pcie_gen_support.exit159.i.i
  %and.i169.i.i = and i32 %524, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i169.i.i)
  %tobool.not.i170.i.i = icmp eq i32 %and.i169.i.i, 0
  br i1 %tobool.not.i170.i.i, label %for.cond12.i173.preheader.i.i, label %for.body.preheader.i160.i.i.get_pcie_lane_support.exit192.i.i_crit_edge

for.body.preheader.i160.i.i.get_pcie_lane_support.exit192.i.i_crit_edge: ; preds = %for.body.preheader.i160.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

for.cond12.i173.preheader.i.i:                    ; preds = %for.body.preheader.i160.i.i
  %and17.i176.i.i = and i32 %524, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i176.i.i)
  %tobool18.not.i177.i.i = icmp eq i32 %and17.i176.i.i, 0
  br i1 %tobool18.not.i177.i.i, label %for.cond12.i173.1.i.i, label %for.cond12.i173.preheader.i.i.for.end.thread.i180.i.i_crit_edge

for.cond12.i173.preheader.i.i.for.end.thread.i180.i.i_crit_edge: ; preds = %for.cond12.i173.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i180.i.i

do.end.i162.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i161.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit192.i.i

sw.bb2.i163.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

sw.bb3.i164.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

sw.bb4.i165.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

sw.bb5.i166.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

sw.bb6.i167.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

sw.bb7.i168.i.i:                                  ; preds = %get_pcie_gen_support.exit159.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit192.i.i

for.cond24.i183.preheader.i.i:                    ; preds = %for.cond12.i173.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i186.i.i = and i32 %524, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i186.i.i)
  %tobool30.not.i187.i.i = icmp eq i32 %and29.i186.i.i, 0
  %spec.select317.i.i = select i1 %tobool30.not.i187.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit192.i.i

for.cond12.i173.1.i.i:                            ; preds = %for.cond12.i173.preheader.i.i
  %and17.i176.1.i.i = and i32 %524, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i176.1.i.i)
  %tobool18.not.i177.1.i.i = icmp eq i32 %and17.i176.1.i.i, 0
  br i1 %tobool18.not.i177.1.i.i, label %for.cond12.i173.2.i.i, label %for.cond12.i173.1.i.i.for.end.thread.i180.i.i_crit_edge

for.cond12.i173.1.i.i.for.end.thread.i180.i.i_crit_edge: ; preds = %for.cond12.i173.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i180.i.i

for.cond12.i173.2.i.i:                            ; preds = %for.cond12.i173.1.i.i
  %and17.i176.2.i.i = and i32 %524, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i176.2.i.i)
  %tobool18.not.i177.2.i.i = icmp eq i32 %and17.i176.2.i.i, 0
  br i1 %tobool18.not.i177.2.i.i, label %for.cond12.i173.3.i.i, label %for.cond12.i173.2.i.i.for.end.thread.i180.i.i_crit_edge

for.cond12.i173.2.i.i.for.end.thread.i180.i.i_crit_edge: ; preds = %for.cond12.i173.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i180.i.i

for.cond12.i173.3.i.i:                            ; preds = %for.cond12.i173.2.i.i
  %and17.i176.3.i.i = and i32 %524, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i176.3.i.i)
  %tobool18.not.i177.3.i.i = icmp eq i32 %and17.i176.3.i.i, 0
  br i1 %tobool18.not.i177.3.i.i, label %for.cond12.i173.4.i.i, label %for.cond12.i173.3.i.i.for.end.thread.i180.i.i_crit_edge

for.cond12.i173.3.i.i.for.end.thread.i180.i.i_crit_edge: ; preds = %for.cond12.i173.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i180.i.i

for.cond12.i173.4.i.i:                            ; preds = %for.cond12.i173.3.i.i
  %and17.i176.4.i.i = and i32 %524, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i176.4.i.i)
  %tobool18.not.i177.4.i.i = icmp eq i32 %and17.i176.4.i.i, 0
  br i1 %tobool18.not.i177.4.i.i, label %for.cond24.i183.preheader.i.i, label %for.cond12.i173.4.i.i.for.end.thread.i180.i.i_crit_edge

for.cond12.i173.4.i.i.for.end.thread.i180.i.i_crit_edge: ; preds = %for.cond12.i173.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i180.i.i

for.end.thread.i180.i.i:                          ; preds = %for.cond12.i173.4.i.i.for.end.thread.i180.i.i_crit_edge, %for.cond12.i173.3.i.i.for.end.thread.i180.i.i_crit_edge, %for.cond12.i173.2.i.i.for.end.thread.i180.i.i_crit_edge, %for.cond12.i173.1.i.i.for.end.thread.i180.i.i_crit_edge, %for.cond12.i173.preheader.i.i.for.end.thread.i180.i.i_crit_edge
  %j.0.i174.lcssa.i.i = phi i32 [ 4, %for.cond12.i173.preheader.i.i.for.end.thread.i180.i.i_crit_edge ], [ 3, %for.cond12.i173.1.i.i.for.end.thread.i180.i.i_crit_edge ], [ 2, %for.cond12.i173.2.i.i.for.end.thread.i180.i.i_crit_edge ], [ 1, %for.cond12.i173.3.i.i.for.end.thread.i180.i.i_crit_edge ], [ 0, %for.cond12.i173.4.i.i.for.end.thread.i180.i.i_crit_edge ]
  %arrayidx20.i179.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i174.lcssa.i.i
  %526 = ptrtoint ptr %arrayidx20.i179.i.i to i32
  call void @__asan_load2_noabort(i32 %526)
  %527 = load i16, ptr %arrayidx20.i179.i.i, align 2
  br label %get_pcie_lane_support.exit192.i.i

get_pcie_lane_support.exit192.i.i:                ; preds = %for.end.thread.i180.i.i, %for.cond24.i183.preheader.i.i, %sw.bb7.i168.i.i, %sw.bb6.i167.i.i, %sw.bb5.i166.i.i, %sw.bb4.i165.i.i, %sw.bb3.i164.i.i, %sw.bb2.i163.i.i, %do.end.i162.i.i, %for.body.preheader.i160.i.i.get_pcie_lane_support.exit192.i.i_crit_edge, %get_pcie_gen_support.exit159.i.i.get_pcie_lane_support.exit192.i.i_crit_edge
  %new_pcie_lanes.2.i191.i.i = phi i16 [ 16, %for.body.preheader.i160.i.i.get_pcie_lane_support.exit192.i.i_crit_edge ], [ 32, %sw.bb7.i168.i.i ], [ 16, %sw.bb6.i167.i.i ], [ 12, %sw.bb5.i166.i.i ], [ 8, %sw.bb4.i165.i.i ], [ 4, %sw.bb3.i164.i.i ], [ 2, %sw.bb2.i163.i.i ], [ 16, %do.end.i162.i.i ], [ 1, %get_pcie_gen_support.exit159.i.i.get_pcie_lane_support.exit192.i.i_crit_edge ], [ %527, %for.end.thread.i180.i.i ], [ %spec.select317.i.i, %for.cond24.i183.preheader.i.i ]
  %conv91.i.i = zext i16 %new_pcie_lanes.2.i191.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 4, i32 noundef %retval.0.i158.i.i, i32 noundef %conv91.i.i) #15
  %528 = ptrtoint ptr %pcie_gen_cap54.i.i to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load i32, ptr %pcie_gen_cap54.i.i, align 4
  %trunc.i193.i.i = trunc i32 %529 to i16
  %530 = zext i16 %trunc.i193.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %530, ptr @__sancov_gen_cov_switch_values.496)
  switch i16 %trunc.i193.i.i, label %sw.default.i198.i.i [
    i16 1, label %get_pcie_lane_support.exit192.i.i.get_pcie_gen_support.exit204.i.i_crit_edge
    i16 2, label %sw.bb2.i194.i.i
    i16 4, label %sw.bb3.i195.i.i
  ]

get_pcie_lane_support.exit192.i.i.get_pcie_gen_support.exit204.i.i_crit_edge: ; preds = %get_pcie_lane_support.exit192.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit204.i.i

sw.bb2.i194.i.i:                                  ; preds = %get_pcie_lane_support.exit192.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit204.i.i

sw.bb3.i195.i.i:                                  ; preds = %get_pcie_lane_support.exit192.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit204.i.i

sw.default.i198.i.i:                              ; preds = %get_pcie_lane_support.exit192.i.i
  %and.i.i196.i.i = and i32 %529, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i196.i.i)
  %tobool.not.i.i197.not.i.i = icmp eq i32 %and.i.i196.i.i, 0
  br i1 %tobool.not.i.i197.not.i.i, label %if.else.i202.i.i, label %sw.default.i198.i.i.get_pcie_gen_support.exit204.i.i_crit_edge

sw.default.i198.i.i.get_pcie_gen_support.exit204.i.i_crit_edge: ; preds = %sw.default.i198.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit204.i.i

if.else.i202.i.i:                                 ; preds = %sw.default.i198.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i199.i.i = lshr i32 %529, 17
  %and.i22.i199.lobit.i.i = and i32 %and.i22.i199.i.i, 1
  br label %get_pcie_gen_support.exit204.i.i

get_pcie_gen_support.exit204.i.i:                 ; preds = %if.else.i202.i.i, %sw.default.i198.i.i.get_pcie_gen_support.exit204.i.i_crit_edge, %sw.bb3.i195.i.i, %sw.bb2.i194.i.i, %get_pcie_lane_support.exit192.i.i.get_pcie_gen_support.exit204.i.i_crit_edge
  %retval.0.i203.i.i = phi i32 [ 2, %sw.bb3.i195.i.i ], [ 1, %sw.bb2.i194.i.i ], [ 0, %get_pcie_lane_support.exit192.i.i.get_pcie_gen_support.exit204.i.i_crit_edge ], [ 2, %sw.default.i198.i.i.get_pcie_gen_support.exit204.i.i_crit_edge ], [ %and.i22.i199.lobit.i.i, %if.else.i202.i.i ]
  %531 = ptrtoint ptr %pcie_lane_cap57.i.i to i32
  call void @__asan_load4_noabort(i32 %531)
  %532 = load i32, ptr %pcie_lane_cap57.i.i, align 4
  %533 = zext i32 %532 to i64
  call void @__sanitizer_cov_trace_switch(i64 %533, ptr @__sancov_gen_cov_switch_values.497)
  switch i32 %532, label %for.body.preheader.i205.i.i [
    i32 0, label %do.end.i207.i.i
    i32 65536, label %get_pcie_gen_support.exit204.i.i.get_pcie_lane_support.exit237.i.i_crit_edge
    i32 131072, label %sw.bb2.i208.i.i
    i32 262144, label %sw.bb3.i209.i.i
    i32 524288, label %sw.bb4.i210.i.i
    i32 1048576, label %sw.bb5.i211.i.i
    i32 2097152, label %sw.bb6.i212.i.i
    i32 4194304, label %sw.bb7.i213.i.i
  ]

get_pcie_gen_support.exit204.i.i.get_pcie_lane_support.exit237.i.i_crit_edge: ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

for.body.preheader.i205.i.i:                      ; preds = %get_pcie_gen_support.exit204.i.i
  %and.i214.i.i = and i32 %532, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i214.i.i)
  %tobool.not.i215.i.i = icmp eq i32 %and.i214.i.i, 0
  br i1 %tobool.not.i215.i.i, label %for.cond12.i218.preheader.i.i, label %for.body.preheader.i205.i.i.get_pcie_lane_support.exit237.i.i_crit_edge

for.body.preheader.i205.i.i.get_pcie_lane_support.exit237.i.i_crit_edge: ; preds = %for.body.preheader.i205.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

for.cond12.i218.preheader.i.i:                    ; preds = %for.body.preheader.i205.i.i
  %and17.i221.i.i = and i32 %532, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i221.i.i)
  %tobool18.not.i222.i.i = icmp eq i32 %and17.i221.i.i, 0
  br i1 %tobool18.not.i222.i.i, label %for.cond12.i218.1.i.i, label %for.cond12.i218.preheader.i.i.for.end.thread.i225.i.i_crit_edge

for.cond12.i218.preheader.i.i.for.end.thread.i225.i.i_crit_edge: ; preds = %for.cond12.i218.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i225.i.i

do.end.i207.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i206.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit237.i.i

sw.bb2.i208.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

sw.bb3.i209.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

sw.bb4.i210.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

sw.bb5.i211.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

sw.bb6.i212.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

sw.bb7.i213.i.i:                                  ; preds = %get_pcie_gen_support.exit204.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit237.i.i

for.cond24.i228.preheader.i.i:                    ; preds = %for.cond12.i218.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i231.i.i = and i32 %532, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i231.i.i)
  %tobool30.not.i232.i.i = icmp eq i32 %and29.i231.i.i, 0
  %spec.select318.i.i = select i1 %tobool30.not.i232.i.i, i16 16, i16 32
  br label %get_pcie_lane_support.exit237.i.i

for.cond12.i218.1.i.i:                            ; preds = %for.cond12.i218.preheader.i.i
  %and17.i221.1.i.i = and i32 %532, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i221.1.i.i)
  %tobool18.not.i222.1.i.i = icmp eq i32 %and17.i221.1.i.i, 0
  br i1 %tobool18.not.i222.1.i.i, label %for.cond12.i218.2.i.i, label %for.cond12.i218.1.i.i.for.end.thread.i225.i.i_crit_edge

for.cond12.i218.1.i.i.for.end.thread.i225.i.i_crit_edge: ; preds = %for.cond12.i218.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i225.i.i

for.cond12.i218.2.i.i:                            ; preds = %for.cond12.i218.1.i.i
  %and17.i221.2.i.i = and i32 %532, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i221.2.i.i)
  %tobool18.not.i222.2.i.i = icmp eq i32 %and17.i221.2.i.i, 0
  br i1 %tobool18.not.i222.2.i.i, label %for.cond12.i218.3.i.i, label %for.cond12.i218.2.i.i.for.end.thread.i225.i.i_crit_edge

for.cond12.i218.2.i.i.for.end.thread.i225.i.i_crit_edge: ; preds = %for.cond12.i218.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i225.i.i

for.cond12.i218.3.i.i:                            ; preds = %for.cond12.i218.2.i.i
  %and17.i221.3.i.i = and i32 %532, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i221.3.i.i)
  %tobool18.not.i222.3.i.i = icmp eq i32 %and17.i221.3.i.i, 0
  br i1 %tobool18.not.i222.3.i.i, label %for.cond12.i218.4.i.i, label %for.cond12.i218.3.i.i.for.end.thread.i225.i.i_crit_edge

for.cond12.i218.3.i.i.for.end.thread.i225.i.i_crit_edge: ; preds = %for.cond12.i218.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i225.i.i

for.cond12.i218.4.i.i:                            ; preds = %for.cond12.i218.3.i.i
  %and17.i221.4.i.i = and i32 %532, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i221.4.i.i)
  %tobool18.not.i222.4.i.i = icmp eq i32 %and17.i221.4.i.i, 0
  br i1 %tobool18.not.i222.4.i.i, label %for.cond24.i228.preheader.i.i, label %for.cond12.i218.4.i.i.for.end.thread.i225.i.i_crit_edge

for.cond12.i218.4.i.i.for.end.thread.i225.i.i_crit_edge: ; preds = %for.cond12.i218.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i225.i.i

for.end.thread.i225.i.i:                          ; preds = %for.cond12.i218.4.i.i.for.end.thread.i225.i.i_crit_edge, %for.cond12.i218.3.i.i.for.end.thread.i225.i.i_crit_edge, %for.cond12.i218.2.i.i.for.end.thread.i225.i.i_crit_edge, %for.cond12.i218.1.i.i.for.end.thread.i225.i.i_crit_edge, %for.cond12.i218.preheader.i.i.for.end.thread.i225.i.i_crit_edge
  %j.0.i219.lcssa.i.i = phi i32 [ 4, %for.cond12.i218.preheader.i.i.for.end.thread.i225.i.i_crit_edge ], [ 3, %for.cond12.i218.1.i.i.for.end.thread.i225.i.i_crit_edge ], [ 2, %for.cond12.i218.2.i.i.for.end.thread.i225.i.i_crit_edge ], [ 1, %for.cond12.i218.3.i.i.for.end.thread.i225.i.i_crit_edge ], [ 0, %for.cond12.i218.4.i.i.for.end.thread.i225.i.i_crit_edge ]
  %arrayidx20.i224.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i219.lcssa.i.i
  %534 = ptrtoint ptr %arrayidx20.i224.i.i to i32
  call void @__asan_load2_noabort(i32 %534)
  %535 = load i16, ptr %arrayidx20.i224.i.i, align 2
  br label %get_pcie_lane_support.exit237.i.i

get_pcie_lane_support.exit237.i.i:                ; preds = %for.end.thread.i225.i.i, %for.cond24.i228.preheader.i.i, %sw.bb7.i213.i.i, %sw.bb6.i212.i.i, %sw.bb5.i211.i.i, %sw.bb4.i210.i.i, %sw.bb3.i209.i.i, %sw.bb2.i208.i.i, %do.end.i207.i.i, %for.body.preheader.i205.i.i.get_pcie_lane_support.exit237.i.i_crit_edge, %get_pcie_gen_support.exit204.i.i.get_pcie_lane_support.exit237.i.i_crit_edge
  %new_pcie_lanes.2.i236.i.i = phi i16 [ 16, %for.body.preheader.i205.i.i.get_pcie_lane_support.exit237.i.i_crit_edge ], [ 32, %sw.bb7.i213.i.i ], [ 16, %sw.bb6.i212.i.i ], [ 12, %sw.bb5.i211.i.i ], [ 8, %sw.bb4.i210.i.i ], [ 4, %sw.bb3.i209.i.i ], [ 2, %sw.bb2.i208.i.i ], [ 16, %do.end.i207.i.i ], [ 1, %get_pcie_gen_support.exit204.i.i.get_pcie_lane_support.exit237.i.i_crit_edge ], [ %535, %for.end.thread.i225.i.i ], [ %spec.select318.i.i, %for.cond24.i228.preheader.i.i ]
  %conv99.i.i = zext i16 %new_pcie_lanes.2.i236.i.i to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef 5, i32 noundef %retval.0.i203.i.i, i32 noundef %conv99.i.i) #15
  %536 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_store4_noabort(i32 %536)
  store i32 6, ptr %pcie_speed_table.i.i, align 4
  br label %if.end103.i.i

if.end103.i.i:                                    ; preds = %get_pcie_lane_support.exit237.i.i, %for.end.i31.i
  %chip_family.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 1
  %537 = ptrtoint ptr %chip_family.i.i to i32
  call void @__asan_load4_noabort(i32 %537)
  %538 = load i32, ptr %chip_family.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 120, i32 %538)
  %cmp104.i.i = icmp eq i32 %538, 120
  br i1 %cmp104.i.i, label %for.cond107.preheader.i.i, label %if.else123.i.i

for.cond107.preheader.i.i:                        ; preds = %if.end103.i.i
  %pcie_gen_cap116.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 17
  %pcie_lane_bootup_value.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 31, i32 7
  br label %for.body113.i.i

for.body113.i.i:                                  ; preds = %get_pcie_gen_support.exit249.i.i.for.body113.i.i_crit_edge, %for.cond107.preheader.i.i
  %i.1312.i.i = phi i32 [ 0, %for.cond107.preheader.i.i ], [ %inc121.i.i, %get_pcie_gen_support.exit249.i.i.for.body113.i.i_crit_edge ]
  %539 = ptrtoint ptr %pcie_gen_cap116.i.i to i32
  call void @__asan_load4_noabort(i32 %539)
  %540 = load i32, ptr %pcie_gen_cap116.i.i, align 4
  %trunc.i238.i.i = trunc i32 %540 to i16
  %541 = zext i16 %trunc.i238.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %541, ptr @__sancov_gen_cov_switch_values.498)
  switch i16 %trunc.i238.i.i, label %sw.default.i243.i.i [
    i16 1, label %for.body113.i.i.get_pcie_gen_support.exit249.i.i_crit_edge
    i16 2, label %sw.bb2.i239.i.i
    i16 4, label %sw.bb3.i240.i.i
  ]

for.body113.i.i.get_pcie_gen_support.exit249.i.i_crit_edge: ; preds = %for.body113.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit249.i.i

sw.bb2.i239.i.i:                                  ; preds = %for.body113.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit249.i.i

sw.bb3.i240.i.i:                                  ; preds = %for.body113.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit249.i.i

sw.default.i243.i.i:                              ; preds = %for.body113.i.i
  %and.i.i241.i.i = and i32 %540, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i241.i.i)
  %tobool.not.i.i242.not.i.i = icmp eq i32 %and.i.i241.i.i, 0
  br i1 %tobool.not.i.i242.not.i.i, label %if.else.i247.i.i, label %sw.default.i243.i.i.get_pcie_gen_support.exit249.i.i_crit_edge

sw.default.i243.i.i.get_pcie_gen_support.exit249.i.i_crit_edge: ; preds = %sw.default.i243.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit249.i.i

if.else.i247.i.i:                                 ; preds = %sw.default.i243.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i244.i.i = lshr i32 %540, 17
  %and.i22.i244.lobit.i.i = and i32 %and.i22.i244.i.i, 1
  br label %get_pcie_gen_support.exit249.i.i

get_pcie_gen_support.exit249.i.i:                 ; preds = %if.else.i247.i.i, %sw.default.i243.i.i.get_pcie_gen_support.exit249.i.i_crit_edge, %sw.bb3.i240.i.i, %sw.bb2.i239.i.i, %for.body113.i.i.get_pcie_gen_support.exit249.i.i_crit_edge
  %retval.0.i248.i.i = phi i32 [ 2, %sw.bb3.i240.i.i ], [ 1, %sw.bb2.i239.i.i ], [ 0, %for.body113.i.i.get_pcie_gen_support.exit249.i.i_crit_edge ], [ 2, %sw.default.i243.i.i.get_pcie_gen_support.exit249.i.i_crit_edge ], [ %and.i22.i244.lobit.i.i, %if.else.i247.i.i ]
  %542 = ptrtoint ptr %pcie_lane_bootup_value.i.i to i32
  call void @__asan_load2_noabort(i32 %542)
  %543 = load i16, ptr %pcie_lane_bootup_value.i.i, align 2
  %conv119.i.i = zext i16 %543 to i32
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef %i.1312.i.i, i32 noundef %retval.0.i248.i.i, i32 noundef %conv119.i.i) #15
  %inc121.i.i = add i32 %i.1312.i.i, 1
  %544 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %pcie_speed_table.i.i, align 4
  %cmp111.not.i.i = icmp ugt i32 %inc121.i.i, %545
  br i1 %cmp111.not.i.i, label %get_pcie_gen_support.exit249.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge, label %get_pcie_gen_support.exit249.i.i.for.body113.i.i_crit_edge

get_pcie_gen_support.exit249.i.i.for.body113.i.i_crit_edge: ; preds = %get_pcie_gen_support.exit249.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body113.i.i

get_pcie_gen_support.exit249.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge: ; preds = %get_pcie_gen_support.exit249.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_setup_default_pcie_table.exit.i

if.else123.i.i:                                   ; preds = %if.end103.i.i
  %546 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %pcie_speed_table.i.i, align 4
  %pcie_gen_cap129.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 17
  %548 = ptrtoint ptr %pcie_gen_cap129.i.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load i32, ptr %pcie_gen_cap129.i.i, align 4
  %trunc.i250.i.i = trunc i32 %549 to i16
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %trunc.i250.i.i)
  %switch.selectcmp306.i.i = icmp eq i16 %trunc.i250.i.i, 2
  %switch.select307.i.i = zext i1 %switch.selectcmp306.i.i to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 4, i16 %trunc.i250.i.i)
  %switch.selectcmp308.i.i = icmp eq i16 %trunc.i250.i.i, 4
  %switch.select309.i.i = select i1 %switch.selectcmp308.i.i, i32 2, i32 %switch.select307.i.i
  %pcie_lane_cap132.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 18
  %550 = ptrtoint ptr %pcie_lane_cap132.i.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load i32, ptr %pcie_lane_cap132.i.i, align 4
  %552 = zext i32 %551 to i64
  call void @__sanitizer_cov_trace_switch(i64 %552, ptr @__sancov_gen_cov_switch_values.499)
  switch i32 %551, label %for.body.preheader.i261.i.i [
    i32 0, label %do.end.i263.i.i
    i32 65536, label %if.else123.i.i.get_pcie_lane_support.exit293.i.i_crit_edge
    i32 131072, label %sw.bb2.i264.i.i
    i32 262144, label %sw.bb3.i265.i.i
    i32 524288, label %sw.bb4.i266.i.i
    i32 1048576, label %sw.bb5.i267.i.i
    i32 2097152, label %sw.bb6.i268.i.i
    i32 4194304, label %sw.bb7.i269.i.i
  ]

if.else123.i.i.get_pcie_lane_support.exit293.i.i_crit_edge: ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

for.body.preheader.i261.i.i:                      ; preds = %if.else123.i.i
  %and.i270.i.i = and i32 %551, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i270.i.i)
  %tobool.not.i271.i.i = icmp eq i32 %and.i270.i.i, 0
  br i1 %tobool.not.i271.i.i, label %for.cond12.i274.preheader.i.i, label %for.body.preheader.i261.i.i.get_pcie_lane_support.exit293.i.i_crit_edge

for.body.preheader.i261.i.i.get_pcie_lane_support.exit293.i.i_crit_edge: ; preds = %for.body.preheader.i261.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

for.cond12.i274.preheader.i.i:                    ; preds = %for.body.preheader.i261.i.i
  %and17.i277.i.i = and i32 %551, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i277.i.i)
  %tobool18.not.i278.i.i = icmp eq i32 %and17.i277.i.i, 0
  br i1 %tobool18.not.i278.i.i, label %for.cond12.i274.1.i.i, label %for.cond12.i274.preheader.i.i.for.end.thread.i281.i.i_crit_edge

for.cond12.i274.preheader.i.i.for.end.thread.i281.i.i_crit_edge: ; preds = %for.cond12.i274.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i281.i.i

do.end.i263.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i262.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %get_pcie_lane_support.exit293.i.i

sw.bb2.i264.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

sw.bb3.i265.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

sw.bb4.i266.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

sw.bb5.i267.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

sw.bb6.i268.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

sw.bb7.i269.i.i:                                  ; preds = %if.else123.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_lane_support.exit293.i.i

for.cond24.i284.preheader.i.i:                    ; preds = %for.cond12.i274.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and29.i287.i.i = and i32 %551, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.i287.i.i)
  %tobool30.not.i288.i.i = icmp eq i32 %and29.i287.i.i, 0
  %spec.select319.i.i = select i1 %tobool30.not.i288.i.i, i32 16, i32 32
  br label %get_pcie_lane_support.exit293.i.i

for.cond12.i274.1.i.i:                            ; preds = %for.cond12.i274.preheader.i.i
  %and17.i277.1.i.i = and i32 %551, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i277.1.i.i)
  %tobool18.not.i278.1.i.i = icmp eq i32 %and17.i277.1.i.i, 0
  br i1 %tobool18.not.i278.1.i.i, label %for.cond12.i274.2.i.i, label %for.cond12.i274.1.i.i.for.end.thread.i281.i.i_crit_edge

for.cond12.i274.1.i.i.for.end.thread.i281.i.i_crit_edge: ; preds = %for.cond12.i274.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i281.i.i

for.cond12.i274.2.i.i:                            ; preds = %for.cond12.i274.1.i.i
  %and17.i277.2.i.i = and i32 %551, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i277.2.i.i)
  %tobool18.not.i278.2.i.i = icmp eq i32 %and17.i277.2.i.i, 0
  br i1 %tobool18.not.i278.2.i.i, label %for.cond12.i274.3.i.i, label %for.cond12.i274.2.i.i.for.end.thread.i281.i.i_crit_edge

for.cond12.i274.2.i.i.for.end.thread.i281.i.i_crit_edge: ; preds = %for.cond12.i274.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i281.i.i

for.cond12.i274.3.i.i:                            ; preds = %for.cond12.i274.2.i.i
  %and17.i277.3.i.i = and i32 %551, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i277.3.i.i)
  %tobool18.not.i278.3.i.i = icmp eq i32 %and17.i277.3.i.i, 0
  br i1 %tobool18.not.i278.3.i.i, label %for.cond12.i274.4.i.i, label %for.cond12.i274.3.i.i.for.end.thread.i281.i.i_crit_edge

for.cond12.i274.3.i.i.for.end.thread.i281.i.i_crit_edge: ; preds = %for.cond12.i274.3.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i281.i.i

for.cond12.i274.4.i.i:                            ; preds = %for.cond12.i274.3.i.i
  %and17.i277.4.i.i = and i32 %551, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i277.4.i.i)
  %tobool18.not.i278.4.i.i = icmp eq i32 %and17.i277.4.i.i, 0
  br i1 %tobool18.not.i278.4.i.i, label %for.cond24.i284.preheader.i.i, label %for.cond12.i274.4.i.i.for.end.thread.i281.i.i_crit_edge

for.cond12.i274.4.i.i.for.end.thread.i281.i.i_crit_edge: ; preds = %for.cond12.i274.4.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread.i281.i.i

for.end.thread.i281.i.i:                          ; preds = %for.cond12.i274.4.i.i.for.end.thread.i281.i.i_crit_edge, %for.cond12.i274.3.i.i.for.end.thread.i281.i.i_crit_edge, %for.cond12.i274.2.i.i.for.end.thread.i281.i.i_crit_edge, %for.cond12.i274.1.i.i.for.end.thread.i281.i.i_crit_edge, %for.cond12.i274.preheader.i.i.for.end.thread.i281.i.i_crit_edge
  %j.0.i275.lcssa.i.i = phi i32 [ 4, %for.cond12.i274.preheader.i.i.for.end.thread.i281.i.i_crit_edge ], [ 3, %for.cond12.i274.1.i.i.for.end.thread.i281.i.i_crit_edge ], [ 2, %for.cond12.i274.2.i.i.for.end.thread.i281.i.i_crit_edge ], [ 1, %for.cond12.i274.3.i.i.for.end.thread.i281.i.i_crit_edge ], [ 0, %for.cond12.i274.4.i.i.for.end.thread.i281.i.i_crit_edge ]
  %arrayidx20.i280.i.i = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.i275.lcssa.i.i
  %553 = ptrtoint ptr %arrayidx20.i280.i.i to i32
  call void @__asan_load2_noabort(i32 %553)
  %554 = load i16, ptr %arrayidx20.i280.i.i, align 2
  %phi.cast313.i.i = zext i16 %554 to i32
  br label %get_pcie_lane_support.exit293.i.i

get_pcie_lane_support.exit293.i.i:                ; preds = %for.end.thread.i281.i.i, %for.cond24.i284.preheader.i.i, %sw.bb7.i269.i.i, %sw.bb6.i268.i.i, %sw.bb5.i267.i.i, %sw.bb4.i266.i.i, %sw.bb3.i265.i.i, %sw.bb2.i264.i.i, %do.end.i263.i.i, %for.body.preheader.i261.i.i.get_pcie_lane_support.exit293.i.i_crit_edge, %if.else123.i.i.get_pcie_lane_support.exit293.i.i_crit_edge
  %new_pcie_lanes.2.i292.i.i = phi i32 [ 16, %for.body.preheader.i261.i.i.get_pcie_lane_support.exit293.i.i_crit_edge ], [ 32, %sw.bb7.i269.i.i ], [ 16, %sw.bb6.i268.i.i ], [ 12, %sw.bb5.i267.i.i ], [ 8, %sw.bb4.i266.i.i ], [ 4, %sw.bb3.i265.i.i ], [ 2, %sw.bb2.i264.i.i ], [ 16, %do.end.i263.i.i ], [ 1, %if.else123.i.i.get_pcie_lane_support.exit293.i.i_crit_edge ], [ %phi.cast313.i.i, %for.end.thread.i281.i.i ], [ %spec.select319.i.i, %for.cond24.i284.preheader.i.i ]
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef %547, i32 noundef %switch.select309.i.i, i32 noundef %new_pcie_lanes.2.i292.i.i) #15
  %pcie_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %457, i32 0, i32 74
  %555 = ptrtoint ptr %pcie_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %555)
  %556 = load i32, ptr %pcie_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %556)
  %tobool135.not.i.i = icmp eq i32 %556, 0
  br i1 %tobool135.not.i.i, label %get_pcie_lane_support.exit293.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge, label %if.then136.i.i

get_pcie_lane_support.exit293.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge: ; preds = %get_pcie_lane_support.exit293.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_setup_default_pcie_table.exit.i

if.then136.i.i:                                   ; preds = %get_pcie_lane_support.exit293.i.i
  %557 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_load4_noabort(i32 %557)
  %558 = load i32, ptr %pcie_speed_table.i.i, align 4
  %559 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load ptr, ptr %hwmgr, align 4
  %pcie_gen_mask.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %560, i32 0, i32 98, i32 18
  %561 = ptrtoint ptr %pcie_gen_mask.i.i.i to i32
  call void @__asan_load4_noabort(i32 %561)
  %562 = load i32, ptr %pcie_gen_mask.i.i.i, align 8
  %563 = and i32 %562, 524296
  call void @__sanitizer_cov_trace_const_cmp4(i32 524296, i32 %563)
  %.not.i.i.i = icmp eq i32 %563, 524296
  br i1 %.not.i.i.i, label %if.then136.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge, label %if.else.i294.i.i

if.then136.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge: ; preds = %if.then136.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_speed.exit.i.i

if.else.i294.i.i:                                 ; preds = %if.then136.i.i
  %564 = and i32 %562, 262148
  call void @__sanitizer_cov_trace_const_cmp4(i32 262148, i32 %564)
  %.not51.i.i.i = icmp eq i32 %564, 262148
  br i1 %.not51.i.i.i, label %if.else.i294.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge, label %if.else16.i.i.i

if.else.i294.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge: ; preds = %if.else.i294.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_speed.exit.i.i

if.else16.i.i.i:                                  ; preds = %if.else.i294.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %565 = and i32 %562, 131074
  call void @__sanitizer_cov_trace_const_cmp4(i32 131074, i32 %565)
  %.not52.i.i.i = icmp eq i32 %565, 131074
  %phi.cast.i.i = zext i1 %.not52.i.i.i to i32
  br label %smu7_override_pcie_speed.exit.i.i

smu7_override_pcie_speed.exit.i.i:                ; preds = %if.else16.i.i.i, %if.else.i294.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge, %if.then136.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge
  %pcie_gen.0.i.i.i = phi i32 [ 3, %if.then136.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge ], [ 2, %if.else.i294.i.i.smu7_override_pcie_speed.exit.i.i_crit_edge ], [ %phi.cast.i.i, %if.else16.i.i.i ]
  %pcie_mlw_mask.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %560, i32 0, i32 98, i32 19
  %566 = ptrtoint ptr %pcie_mlw_mask.i.i.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %pcie_mlw_mask.i.i.i, align 4
  %and.i296.i.i = and i32 %567, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i296.i.i)
  %tobool.not.i297.i.i = icmp eq i32 %and.i296.i.i, 0
  br i1 %tobool.not.i297.i.i, label %if.else.i298.i.i, label %smu7_override_pcie_speed.exit.i.i.smu7_override_pcie_width.exit.i.i_crit_edge

smu7_override_pcie_speed.exit.i.i.smu7_override_pcie_width.exit.i.i_crit_edge: ; preds = %smu7_override_pcie_speed.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_width.exit.i.i

if.else.i298.i.i:                                 ; preds = %smu7_override_pcie_speed.exit.i.i
  %and4.i.i.i = and i32 %567, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i.i.i)
  %tobool5.not.i.i.i = icmp eq i32 %and4.i.i.i, 0
  br i1 %tobool5.not.i.i.i, label %if.else7.i.i.i, label %if.else.i298.i.i.smu7_override_pcie_width.exit.i.i_crit_edge

if.else.i298.i.i.smu7_override_pcie_width.exit.i.i_crit_edge: ; preds = %if.else.i298.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_width.exit.i.i

if.else7.i.i.i:                                   ; preds = %if.else.i298.i.i
  %and10.i.i.i = and i32 %567, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10.i.i.i)
  %tobool11.not.i.i.i = icmp eq i32 %and10.i.i.i, 0
  br i1 %tobool11.not.i.i.i, label %if.else13.i.i.i, label %if.else7.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge

if.else7.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge: ; preds = %if.else7.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_width.exit.i.i

if.else13.i.i.i:                                  ; preds = %if.else7.i.i.i
  %and16.i.i.i = and i32 %567, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and16.i.i.i)
  %tobool17.not.i.i.i = icmp eq i32 %and16.i.i.i, 0
  br i1 %tobool17.not.i.i.i, label %if.else19.i.i.i, label %if.else13.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge

if.else13.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge: ; preds = %if.else13.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_width.exit.i.i

if.else19.i.i.i:                                  ; preds = %if.else13.i.i.i
  %and22.i.i.i = and i32 %567, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and22.i.i.i)
  %tobool23.not.i.i.i = icmp eq i32 %and22.i.i.i, 0
  br i1 %tobool23.not.i.i.i, label %if.else25.i.i.i, label %if.else19.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge

if.else19.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge: ; preds = %if.else19.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_override_pcie_width.exit.i.i

if.else25.i.i.i:                                  ; preds = %if.else19.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %and28.i.i.i = lshr i32 %567, 16
  %568 = and i32 %and28.i.i.i, 1
  br label %smu7_override_pcie_width.exit.i.i

smu7_override_pcie_width.exit.i.i:                ; preds = %if.else25.i.i.i, %if.else19.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge, %if.else13.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge, %if.else7.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge, %if.else.i298.i.i.smu7_override_pcie_width.exit.i.i_crit_edge, %smu7_override_pcie_speed.exit.i.i.smu7_override_pcie_width.exit.i.i_crit_edge
  %pcie_width.0.i.i.i = phi i32 [ 16, %smu7_override_pcie_speed.exit.i.i.smu7_override_pcie_width.exit.i.i_crit_edge ], [ 12, %if.else.i298.i.i.smu7_override_pcie_width.exit.i.i_crit_edge ], [ 8, %if.else7.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge ], [ 4, %if.else13.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge ], [ 2, %if.else19.i.i.i.smu7_override_pcie_width.exit.i.i_crit_edge ], [ %568, %if.else25.i.i.i ]
  tail call void @phm_setup_pcie_table_entry(ptr noundef %pcie_speed_table.i.i, i32 noundef %558, i32 noundef %pcie_gen.0.i.i.i, i32 noundef %pcie_width.0.i.i.i) #15
  br label %smu7_setup_default_pcie_table.exit.i

smu7_setup_default_pcie_table.exit.i:             ; preds = %smu7_override_pcie_width.exit.i.i, %get_pcie_lane_support.exit293.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge, %get_pcie_gen_support.exit249.i.i.smu7_setup_default_pcie_table.exit.i_crit_edge, %do.end.i25.i, %if.then.i24.i.smu7_setup_default_pcie_table.exit.i_crit_edge
  %golden_dpm_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %291, i32 0, i32 1
  %569 = call ptr @memcpy(ptr %golden_dpm_table.i, ptr %291, i32 600)
  %od_enabled.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %570 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %570)
  %571 = load i8, ptr %od_enabled.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %571)
  %tobool.not.i526 = icmp eq i8 %571, 0
  br i1 %tobool.not.i526, label %smu7_setup_default_pcie_table.exit.i.smu7_setup_default_dpm_tables.exit_crit_edge, label %if.then8.i

smu7_setup_default_pcie_table.exit.i.smu7_setup_default_dpm_tables.exit_crit_edge: ; preds = %smu7_setup_default_pcie_table.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_setup_default_dpm_tables.exit

if.then8.i:                                       ; preds = %smu7_setup_default_pcie_table.exit.i
  %max_vddc.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %291, i32 0, i32 2, i32 6
  %572 = ptrtoint ptr %max_vddc.i to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load i32, ptr %max_vddc.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %573)
  %tobool9.not.i = icmp eq i32 %573, 0
  br i1 %tobool9.not.i, label %if.else11.i, label %if.then10.i

if.then10.i:                                      ; preds = %if.then8.i
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @smu7_check_dpm_table_updated(ptr noundef %hwmgr) #15
  br label %smu7_setup_default_dpm_tables.exit

if.else11.i:                                      ; preds = %if.then8.i
  %574 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load ptr, ptr %backend.i, align 4
  %576 = ptrtoint ptr %pptable.i20.i to i32
  call void @__asan_load4_noabort(i32 %576)
  %577 = load ptr, ptr %pptable.i20.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %min_vddc.i.i) #15
  %578 = ptrtoint ptr %min_vddc.i.i to i32
  call void @__asan_store4_noabort(i32 %578)
  store i32 0, ptr %min_vddc.i.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %max_vddc.i.i) #15
  %579 = ptrtoint ptr %max_vddc.i.i to i32
  call void @__asan_store4_noabort(i32 %579)
  store i32 0, ptr %max_vddc.i.i, align 4
  %tobool.not.i34.i = icmp eq ptr %577, null
  br i1 %tobool.not.i34.i, label %if.else11.i.smu7_setup_voltage_range_from_vbios.exit.i_crit_edge, label %if.end.i35.i

if.else11.i.smu7_setup_voltage_range_from_vbios.exit.i_crit_edge: ; preds = %if.else11.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_setup_voltage_range_from_vbios.exit.i

if.end.i35.i:                                     ; preds = %if.else11.i
  %580 = ptrtoint ptr %577 to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load ptr, ptr %577, align 4
  call void @atomctrl_get_voltage_range(ptr noundef %hwmgr, ptr noundef nonnull %max_vddc.i.i, ptr noundef nonnull %min_vddc.i.i) #15
  %582 = ptrtoint ptr %min_vddc.i.i to i32
  call void @__asan_load4_noabort(i32 %582)
  %583 = load i32, ptr %min_vddc.i.i, align 4
  %584 = add i32 %583, -2001
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2000, i32 %584)
  %585 = icmp ult i32 %584, -2000
  br i1 %585, label %if.end.i35.i.if.then5.i.i_crit_edge, label %lor.lhs.false2.i.i

if.end.i35.i.if.then5.i.i_crit_edge:              ; preds = %if.end.i35.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then5.i.i

lor.lhs.false2.i.i:                               ; preds = %if.end.i35.i
  %entries.i.i = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %581, i32 0, i32 1
  %vddc.i.i = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_record, ptr %entries.i.i, i32 0, i32 5
  %586 = ptrtoint ptr %vddc.i.i to i32
  call void @__asan_load2_noabort(i32 %586)
  %587 = load i16, ptr %vddc.i.i, align 2
  %conv.i36.i = zext i16 %587 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %583, i32 %conv.i36.i)
  %cmp3.i.i = icmp ugt i32 %583, %conv.i36.i
  br i1 %cmp3.i.i, label %lor.lhs.false2.i.i.if.then5.i.i_crit_edge, label %lor.lhs.false2.i.i.if.end10.i.i_crit_edge

lor.lhs.false2.i.i.if.end10.i.i_crit_edge:        ; preds = %lor.lhs.false2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10.i.i

lor.lhs.false2.i.i.if.then5.i.i_crit_edge:        ; preds = %lor.lhs.false2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then5.i.i

if.then5.i.i:                                     ; preds = %lor.lhs.false2.i.i.if.then5.i.i_crit_edge, %if.end.i35.i.if.then5.i.i_crit_edge
  %entries6.i.i = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %581, i32 0, i32 1
  %vddc8.i.i = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_record, ptr %entries6.i.i, i32 0, i32 5
  %588 = ptrtoint ptr %vddc8.i.i to i32
  call void @__asan_load2_noabort(i32 %588)
  %589 = load i16, ptr %vddc8.i.i, align 2
  %conv9.i.i = zext i16 %589 to i32
  %590 = ptrtoint ptr %min_vddc.i.i to i32
  call void @__asan_store4_noabort(i32 %590)
  store i32 %conv9.i.i, ptr %min_vddc.i.i, align 4
  br label %if.end10.i.i

if.end10.i.i:                                     ; preds = %if.then5.i.i, %lor.lhs.false2.i.i.if.end10.i.i_crit_edge
  %591 = ptrtoint ptr %max_vddc.i.i to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load i32, ptr %max_vddc.i.i, align 4
  %593 = add i32 %592, -2001
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2000, i32 %593)
  %594 = icmp ult i32 %593, -2000
  br i1 %594, label %if.end10.i.i.if.then23.i38.i_crit_edge, label %lor.lhs.false16.i.i

if.end10.i.i.if.then23.i38.i_crit_edge:           ; preds = %if.end10.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then23.i38.i

lor.lhs.false16.i.i:                              ; preds = %if.end10.i.i
  %595 = ptrtoint ptr %581 to i32
  call void @__asan_load4_noabort(i32 %595)
  %596 = load i32, ptr %581, align 4
  %sub.i37.i = add i32 %596, -1
  %vddc19.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %581, i32 0, i32 1, i32 %sub.i37.i, i32 5
  %597 = ptrtoint ptr %vddc19.i.i to i32
  call void @__asan_load2_noabort(i32 %597)
  %598 = load i16, ptr %vddc19.i.i, align 2
  %conv20.i.i = zext i16 %598 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %592, i32 %conv20.i.i)
  %cmp21.i.i = icmp ult i32 %592, %conv20.i.i
  br i1 %cmp21.i.i, label %lor.lhs.false16.i.i.if.then23.i38.i_crit_edge, label %lor.lhs.false16.i.i.if.end30.i.i_crit_edge

lor.lhs.false16.i.i.if.end30.i.i_crit_edge:       ; preds = %lor.lhs.false16.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end30.i.i

lor.lhs.false16.i.i.if.then23.i38.i_crit_edge:    ; preds = %lor.lhs.false16.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then23.i38.i

if.then23.i38.i:                                  ; preds = %lor.lhs.false16.i.i.if.then23.i38.i_crit_edge, %if.end10.i.i.if.then23.i38.i_crit_edge
  %599 = ptrtoint ptr %581 to i32
  call void @__asan_load4_noabort(i32 %599)
  %600 = load i32, ptr %581, align 4
  %sub26.i.i = add i32 %600, -1
  %vddc28.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %581, i32 0, i32 1, i32 %sub26.i.i, i32 5
  %601 = ptrtoint ptr %vddc28.i.i to i32
  call void @__asan_load2_noabort(i32 %601)
  %602 = load i16, ptr %vddc28.i.i, align 2
  %conv29.i.i = zext i16 %602 to i32
  %603 = ptrtoint ptr %max_vddc.i.i to i32
  call void @__asan_store4_noabort(i32 %603)
  store i32 %conv29.i.i, ptr %max_vddc.i.i, align 4
  br label %if.end30.i.i

if.end30.i.i:                                     ; preds = %if.then23.i38.i, %lor.lhs.false16.i.i.if.end30.i.i_crit_edge
  %604 = ptrtoint ptr %min_vddc.i.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load i32, ptr %min_vddc.i.i, align 4
  %min_vddc31.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %575, i32 0, i32 2, i32 5
  %606 = ptrtoint ptr %min_vddc31.i.i to i32
  call void @__asan_store4_noabort(i32 %606)
  store i32 %605, ptr %min_vddc31.i.i, align 4
  %607 = ptrtoint ptr %max_vddc.i.i to i32
  call void @__asan_load4_noabort(i32 %607)
  %608 = load i32, ptr %max_vddc.i.i, align 4
  %max_vddc33.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %575, i32 0, i32 2, i32 6
  %609 = ptrtoint ptr %max_vddc33.i.i to i32
  call void @__asan_store4_noabort(i32 %609)
  store i32 %608, ptr %max_vddc33.i.i, align 4
  br label %smu7_setup_voltage_range_from_vbios.exit.i

smu7_setup_voltage_range_from_vbios.exit.i:       ; preds = %if.end30.i.i, %if.else11.i.smu7_setup_voltage_range_from_vbios.exit.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %max_vddc.i.i) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %min_vddc.i.i) #15
  call fastcc void @smu7_odn_initial_default_setting(ptr noundef %hwmgr) #15
  br label %smu7_setup_default_dpm_tables.exit

smu7_setup_default_dpm_tables.exit:               ; preds = %smu7_setup_voltage_range_from_vbios.exit.i, %if.then10.i, %smu7_setup_default_pcie_table.exit.i.smu7_setup_default_dpm_tables.exit_crit_edge
  %call152 = call i32 @smum_init_smc_table(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call152)
  %cmp154 = icmp eq i32 %call152, 0
  br i1 %cmp154, label %smu7_setup_default_dpm_tables.exit.do.end167_crit_edge, label %if.then155

smu7_setup_default_dpm_tables.exit.do.end167_crit_edge: ; preds = %smu7_setup_default_dpm_tables.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end167

if.then155:                                       ; preds = %smu7_setup_default_dpm_tables.exit
  %call156 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.103, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call156)
  %tobool157.not = icmp eq i32 %call156, 0
  br i1 %tobool157.not, label %if.then155.do.end167_crit_edge, label %do.end161

if.then155.do.end167_crit_edge:                   ; preds = %if.then155
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end167

do.end161:                                        ; preds = %if.then155
  call void @__sanitizer_cov_trace_pc() #17
  %call163 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.106) #18
  br label %do.end167

do.end167:                                        ; preds = %do.end161, %if.then155.do.end167_crit_edge, %smu7_setup_default_dpm_tables.exit.do.end167_crit_edge
  %arrayidx.i.i527 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %610 = ptrtoint ptr %arrayidx.i.i527 to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load i32, ptr %arrayidx.i.i527, align 4
  %and1.i.i = and i32 %611, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %cmp.i.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %cmp.i.not.i, label %do.end167.do.end183_crit_edge, label %smu7_enable_vrhot_gpio_interrupt.exit

do.end167.do.end183_crit_edge:                    ; preds = %do.end167
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end183

smu7_enable_vrhot_gpio_interrupt.exit:            ; preds = %do.end167
  %call1.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 330, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %cmp170 = icmp eq i32 %call1.i, 0
  br i1 %cmp170, label %smu7_enable_vrhot_gpio_interrupt.exit.do.end183_crit_edge, label %if.then171

smu7_enable_vrhot_gpio_interrupt.exit.do.end183_crit_edge: ; preds = %smu7_enable_vrhot_gpio_interrupt.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end183

if.then171:                                       ; preds = %smu7_enable_vrhot_gpio_interrupt.exit
  %call172 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.107, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call172)
  %tobool173.not = icmp eq i32 %call172, 0
  br i1 %tobool173.not, label %if.then171.do.end183_crit_edge, label %do.end177

if.then171.do.end183_crit_edge:                   ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end183

do.end177:                                        ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #17
  %call179 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.110) #18
  br label %do.end183

do.end183:                                        ; preds = %do.end177, %if.then171.do.end183_crit_edge, %smu7_enable_vrhot_gpio_interrupt.exit.do.end183_crit_edge, %do.end167.do.end183_crit_edge
  %612 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %612)
  %613 = load i32, ptr %chip_id, align 4
  %614 = add i32 %613, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %614)
  %615 = icmp ult i32 %614, 4
  br i1 %615, label %if.then188, label %if.else

if.then188:                                       ; preds = %do.end183
  %feature_mask.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %616 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %feature_mask.i, align 4
  %and.i530 = and i32 %617, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i530)
  %tobool.not.i531 = icmp eq i32 %and.i530, 0
  br i1 %tobool.not.i531, label %if.then188.smu7_notify_has_display.exit_crit_edge, label %if.then.i535

if.then188.smu7_notify_has_display.exit_crit_edge: ; preds = %if.then188
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_notify_has_display.exit

if.then.i535:                                     ; preds = %if.then188
  call void @__sanitizer_cov_trace_pc() #17
  %618 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load ptr, ptr %backend.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %613)
  %cmp.i533 = icmp eq i32 %613, 18
  %frame_time_x2.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %619, i32 0, i32 97
  %620 = ptrtoint ptr %frame_time_x2.i to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %frame_time_x2.i, align 4
  %..i = select i1 %cmp.i533, i16 784, i16 774
  %call3.i534 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext %..i, i32 noundef %621, ptr noundef null) #15
  %622 = ptrtoint ptr %frame_time_x2.i to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load i32, ptr %frame_time_x2.i, align 4
  %last_sent_vbi_timeout.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %619, i32 0, i32 98
  %624 = ptrtoint ptr %last_sent_vbi_timeout.i to i32
  call void @__asan_store4_noabort(i32 %624)
  store i32 %623, ptr %last_sent_vbi_timeout.i, align 4
  br label %smu7_notify_has_display.exit

smu7_notify_has_display.exit:                     ; preds = %if.then.i535, %if.then188.smu7_notify_has_display.exit_crit_edge
  %call6.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 94, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i)
  %cmp7.i = icmp eq i32 %call6.i, 0
  br i1 %cmp7.i, label %smu7_notify_has_display.exit.if.end206_crit_edge, label %if.then192

smu7_notify_has_display.exit.if.end206_crit_edge: ; preds = %smu7_notify_has_display.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end206

if.then192:                                       ; preds = %smu7_notify_has_display.exit
  %call193 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.111, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call193)
  %tobool194.not = icmp eq i32 %call193, 0
  br i1 %tobool194.not, label %if.then192.if.end206_crit_edge, label %do.end198

if.then192.if.end206_crit_edge:                   ; preds = %if.then192
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end206

do.end198:                                        ; preds = %if.then192
  call void @__sanitizer_cov_trace_pc() #17
  %call200 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.114) #18
  br label %if.end206

if.else:                                          ; preds = %do.end183
  call void @__sanitizer_cov_trace_pc() #17
  %call205 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 93, ptr noundef null) #15
  br label %if.end206

if.end206:                                        ; preds = %if.else, %do.end198, %if.then192.if.end206_crit_edge, %smu7_notify_has_display.exit.if.end206_crit_edge
  %625 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %625)
  %626 = load i32, ptr %chip_id, align 4
  %627 = add i32 %626, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %627)
  %628 = icmp ult i32 %627, 4
  br i1 %628, label %if.then212, label %if.end206.if.end229_crit_edge

if.end206.if.end229_crit_edge:                    ; preds = %if.end206
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end229

if.then212:                                       ; preds = %if.end206
  %629 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %629)
  %630 = load ptr, ptr %backend.i, align 4
  %disable_edc_leakage_controller.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %630, i32 0, i32 105
  %631 = ptrtoint ptr %disable_edc_leakage_controller.i to i32
  call void @__asan_load1_noabort(i32 %631)
  %632 = load i8, ptr %disable_edc_leakage_controller.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %632)
  %tobool.not.i537 = icmp eq i8 %632, 0
  br i1 %tobool.not.i537, label %land.lhs.true.i, label %if.then212.smu7_populate_edc_leakage_registers.exit_crit_edge

if.then212.smu7_populate_edc_leakage_registers.exit_crit_edge: ; preds = %if.then212
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_populate_edc_leakage_registers.exit

land.lhs.true.i:                                  ; preds = %if.then212
  %usEdcDidtLoDpm7TableOffset.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %630, i32 0, i32 106, i32 1
  %633 = ptrtoint ptr %usEdcDidtLoDpm7TableOffset.i to i32
  call void @__asan_load2_noabort(i32 %633)
  %634 = load i16, ptr %usEdcDidtLoDpm7TableOffset.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %634)
  %tobool1.not.i = icmp eq i16 %634, 0
  br i1 %tobool1.not.i, label %land.lhs.true.i.smu7_populate_edc_leakage_registers.exit_crit_edge, label %land.lhs.true2.i

land.lhs.true.i.smu7_populate_edc_leakage_registers.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_populate_edc_leakage_registers.exit

land.lhs.true2.i:                                 ; preds = %land.lhs.true.i
  %usEdcDidtHiDpm7TableOffset.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %630, i32 0, i32 106, i32 2
  %635 = ptrtoint ptr %usEdcDidtHiDpm7TableOffset.i to i32
  call void @__asan_load2_noabort(i32 %635)
  %636 = load i16, ptr %usEdcDidtHiDpm7TableOffset.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %636)
  %tobool5.not.i = icmp eq i16 %636, 0
  br i1 %tobool5.not.i, label %land.lhs.true2.i.smu7_populate_edc_leakage_registers.exit_crit_edge, label %if.then.i538

land.lhs.true2.i.smu7_populate_edc_leakage_registers.exit_crit_edge: ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_populate_edc_leakage_registers.exit

if.then.i538:                                     ; preds = %land.lhs.true2.i
  %edc_leakage_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %630, i32 0, i32 107
  %637 = load i32, ptr @DIDTEDCConfig_P12, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %637)
  %cmp.not1.i.i = icmp eq i32 %637, -1
  br i1 %cmp.not1.i.i, label %if.then.i538.smu7_populate_edc_leakage_registers.exit_crit_edge, label %if.then.i538.while.body.i.i_crit_edge

if.then.i538.while.body.i.i_crit_edge:            ; preds = %if.then.i538
  br label %while.body.i.i

if.then.i538.smu7_populate_edc_leakage_registers.exit_crit_edge: ; preds = %if.then.i538
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_populate_edc_leakage_registers.exit

while.body.i.i:                                   ; preds = %while.body.i.i.while.body.i.i_crit_edge, %if.then.i538.while.body.i.i_crit_edge
  %638 = phi i32 [ %648, %while.body.i.i.while.body.i.i_crit_edge ], [ %637, %if.then.i538.while.body.i.i_crit_edge ]
  %i.02.i.i540 = phi i32 [ %inc.i.i541, %while.body.i.i.while.body.i.i_crit_edge ], [ 0, %if.then.i538.while.body.i.i_crit_edge ]
  %arrayidx1.i.i = getelementptr [24 x i32], ptr %edc_leakage_table.i, i32 0, i32 %i.02.i.i540
  %639 = ptrtoint ptr %arrayidx1.i.i to i32
  call void @__asan_load4_noabort(i32 %639)
  %640 = load i32, ptr %arrayidx1.i.i, align 4
  %641 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %641)
  %642 = load ptr, ptr %device.i500, align 4
  %643 = ptrtoint ptr %642 to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load ptr, ptr %642, align 4
  %write_ind_register.i.i = getelementptr inbounds %struct.cgs_ops, ptr %644, i32 0, i32 3
  %645 = ptrtoint ptr %write_ind_register.i.i to i32
  call void @__asan_load4_noabort(i32 %645)
  %646 = load ptr, ptr %write_ind_register.i.i, align 4
  call void %646(ptr noundef %642, i32 noundef 3, i32 noundef %638, i32 noundef %640) #15
  %inc.i.i541 = add i32 %i.02.i.i540, 1
  %arrayidx.i.i542 = getelementptr i32, ptr @DIDTEDCConfig_P12, i32 %inc.i.i541
  %647 = ptrtoint ptr %arrayidx.i.i542 to i32
  call void @__asan_load4_noabort(i32 %647)
  %648 = load i32, ptr %arrayidx.i.i542, align 4
  %cmp.not.i.i543 = icmp eq i32 %648, -1
  br i1 %cmp.not.i.i543, label %while.body.i.i.smu7_populate_edc_leakage_registers.exit_crit_edge, label %while.body.i.i.while.body.i.i_crit_edge

while.body.i.i.while.body.i.i_crit_edge:          ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %while.body.i.i

while.body.i.i.smu7_populate_edc_leakage_registers.exit_crit_edge: ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_populate_edc_leakage_registers.exit

smu7_populate_edc_leakage_registers.exit:         ; preds = %while.body.i.i.smu7_populate_edc_leakage_registers.exit_crit_edge, %if.then.i538.smu7_populate_edc_leakage_registers.exit_crit_edge, %land.lhs.true2.i.smu7_populate_edc_leakage_registers.exit_crit_edge, %land.lhs.true.i.smu7_populate_edc_leakage_registers.exit_crit_edge, %if.then212.smu7_populate_edc_leakage_registers.exit_crit_edge
  %.sink.i = phi i16 [ 790, %if.then.i538.smu7_populate_edc_leakage_registers.exit_crit_edge ], [ 791, %land.lhs.true2.i.smu7_populate_edc_leakage_registers.exit_crit_edge ], [ 791, %land.lhs.true.i.smu7_populate_edc_leakage_registers.exit_crit_edge ], [ 791, %if.then212.smu7_populate_edc_leakage_registers.exit_crit_edge ], [ 790, %while.body.i.i.smu7_populate_edc_leakage_registers.exit_crit_edge ]
  %call8.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext %.sink.i, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i)
  %cmp215 = icmp eq i32 %call8.i, 0
  br i1 %cmp215, label %smu7_populate_edc_leakage_registers.exit.if.end229_crit_edge, label %if.then216

smu7_populate_edc_leakage_registers.exit.if.end229_crit_edge: ; preds = %smu7_populate_edc_leakage_registers.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end229

if.then216:                                       ; preds = %smu7_populate_edc_leakage_registers.exit
  %call217 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.115, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call217)
  %tobool218.not = icmp eq i32 %call217, 0
  br i1 %tobool218.not, label %if.then216.if.end229_crit_edge, label %do.end222

if.then216.if.end229_crit_edge:                   ; preds = %if.then216
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end229

do.end222:                                        ; preds = %if.then216
  call void @__sanitizer_cov_trace_pc() #17
  %call224 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.118) #18
  br label %if.end229

if.end229:                                        ; preds = %do.end222, %if.then216.if.end229_crit_edge, %smu7_populate_edc_leakage_registers.exit.if.end229_crit_edge, %if.end206.if.end229_crit_edge
  %649 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %649)
  %650 = load ptr, ptr %device.i500, align 4
  %651 = ptrtoint ptr %650 to i32
  call void @__asan_load4_noabort(i32 %651)
  %652 = load ptr, ptr %650, align 4
  %write_ind_register.i545 = getelementptr inbounds %struct.cgs_ops, ptr %652, i32 0, i32 3
  %653 = ptrtoint ptr %write_ind_register.i545 to i32
  call void @__asan_load4_noabort(i32 %653)
  %654 = load ptr, ptr %write_ind_register.i545, align 4
  %read_ind_register.i546 = getelementptr inbounds %struct.cgs_ops, ptr %652, i32 0, i32 2
  %655 = ptrtoint ptr %read_ind_register.i546 to i32
  call void @__asan_load4_noabort(i32 %655)
  %656 = load ptr, ptr %read_ind_register.i546, align 4
  %call.i547 = call i32 %656(ptr noundef %650, i32 noundef 1, i32 noundef -1071644664) #15
  %and.i548 = and i32 %call.i547, -2
  call void %654(ptr noundef %650, i32 noundef 1, i32 noundef -1071644664, i32 noundef %and.i548) #15
  %657 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %657)
  %658 = load i32, ptr %chip_id, align 4
  %659 = add i32 %658, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %659)
  %660 = icmp ult i32 %659, 4
  br i1 %660, label %if.then.i555, label %if.end229.if.end.i_crit_edge

if.end229.if.end.i_crit_edge:                     ; preds = %if.end229
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

if.then.i555:                                     ; preds = %if.end229
  call void @__sanitizer_cov_trace_pc() #17
  %661 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %661)
  %662 = load ptr, ptr %device.i500, align 4
  %663 = ptrtoint ptr %662 to i32
  call void @__asan_load4_noabort(i32 %663)
  %664 = load ptr, ptr %662, align 4
  %write_ind_register.i551 = getelementptr inbounds %struct.cgs_ops, ptr %664, i32 0, i32 3
  %665 = ptrtoint ptr %write_ind_register.i551 to i32
  call void @__asan_load4_noabort(i32 %665)
  %666 = load ptr, ptr %write_ind_register.i551, align 4
  %read_ind_register.i552 = getelementptr inbounds %struct.cgs_ops, ptr %664, i32 0, i32 2
  %667 = ptrtoint ptr %read_ind_register.i552 to i32
  call void @__asan_load4_noabort(i32 %667)
  %668 = load ptr, ptr %read_ind_register.i552, align 4
  %call.i553 = call i32 %668(ptr noundef %662, i32 noundef 1, i32 noundef -1071644032) #15
  %and.i554 = and i32 %call.i553, -33
  call void %666(ptr noundef %662, i32 noundef 1, i32 noundef -1071644032, i32 noundef %and.i554) #15
  %669 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %669)
  %670 = load ptr, ptr %device.i500, align 4
  %671 = ptrtoint ptr %670 to i32
  call void @__asan_load4_noabort(i32 %671)
  %672 = load ptr, ptr %670, align 4
  %write_ind_register9.i = getelementptr inbounds %struct.cgs_ops, ptr %672, i32 0, i32 3
  %673 = ptrtoint ptr %write_ind_register9.i to i32
  call void @__asan_load4_noabort(i32 %673)
  %674 = load ptr, ptr %write_ind_register9.i, align 4
  %read_ind_register13.i = getelementptr inbounds %struct.cgs_ops, ptr %672, i32 0, i32 2
  %675 = ptrtoint ptr %read_ind_register13.i to i32
  call void @__asan_load4_noabort(i32 %675)
  %676 = load ptr, ptr %read_ind_register13.i, align 4
  %call15.i = call i32 %676(ptr noundef %670, i32 noundef 1, i32 noundef -1071644032) #15
  %and16.i = and i32 %call15.i, -65
  call void %674(ptr noundef %670, i32 noundef 1, i32 noundef -1071644032, i32 noundef %and16.i) #15
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i555, %if.end229.if.end.i_crit_edge
  %feature_mask.i556 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %677 = ptrtoint ptr %feature_mask.i556 to i32
  call void @__asan_load4_noabort(i32 %677)
  %678 = load i32, ptr %feature_mask.i556, align 4
  %and18.i = and i32 %678, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and18.i)
  %tobool.not.i557 = icmp eq i32 %and18.i, 0
  br i1 %tobool.not.i557, label %if.end.i.smu7_enable_smc_voltage_controller.exit_crit_edge, label %if.then19.i

if.end.i.smu7_enable_smc_voltage_controller.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_enable_smc_voltage_controller.exit

if.then19.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  %call20.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 265, ptr noundef null) #15
  br label %smu7_enable_smc_voltage_controller.exit

smu7_enable_smc_voltage_controller.exit:          ; preds = %if.then19.i, %if.end.i.smu7_enable_smc_voltage_controller.exit_crit_edge
  %679 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %679)
  %680 = load ptr, ptr %backend.i, align 4
  %ulv_supported.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %680, i32 0, i32 55
  %681 = ptrtoint ptr %ulv_supported.i to i32
  call void @__asan_load1_noabort(i32 %681)
  %682 = load i8, ptr %ulv_supported.i, align 2, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %682)
  %tobool.not.i559 = icmp eq i8 %682, 0
  br i1 %tobool.not.i559, label %smu7_enable_smc_voltage_controller.exit.do.end277_crit_edge, label %smu7_enable_ulv.exit

smu7_enable_smc_voltage_controller.exit.do.end277_crit_edge: ; preds = %smu7_enable_smc_voltage_controller.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end277

smu7_enable_ulv.exit:                             ; preds = %smu7_enable_smc_voltage_controller.exit
  %call.i560 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 98, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i560)
  %cmp264 = icmp eq i32 %call.i560, 0
  br i1 %cmp264, label %smu7_enable_ulv.exit.do.end277_crit_edge, label %if.then265

smu7_enable_ulv.exit.do.end277_crit_edge:         ; preds = %smu7_enable_ulv.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end277

if.then265:                                       ; preds = %smu7_enable_ulv.exit
  %call266 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.126, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call266)
  %tobool267.not = icmp eq i32 %call266, 0
  br i1 %tobool267.not, label %if.then265.do.end277_crit_edge, label %do.end271

if.then265.do.end277_crit_edge:                   ; preds = %if.then265
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end277

do.end271:                                        ; preds = %if.then265
  call void @__sanitizer_cov_trace_pc() #17
  %call273 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.129) #18
  br label %do.end277

do.end277:                                        ; preds = %do.end271, %if.then265.do.end277_crit_edge, %smu7_enable_ulv.exit.do.end277_crit_edge, %smu7_enable_smc_voltage_controller.exit.do.end277_crit_edge
  %683 = ptrtoint ptr %arrayidx.i.i527 to i32
  call void @__asan_load4_noabort(i32 %683)
  %684 = load i32, ptr %arrayidx.i.i527, align 4
  %and1.i.i564 = and i32 %684, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i564)
  %cmp.i.not.i565 = icmp eq i32 %and1.i.i564, 0
  br i1 %cmp.i.not.i565, label %if.else.i, label %if.then.i568

if.then.i568:                                     ; preds = %do.end277
  %call1.i566 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 399, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i566)
  %tobool.not.i567 = icmp eq i32 %call1.i566, 0
  br i1 %tobool.not.i567, label %if.then.i568.do.end293_crit_edge, label %do.body.i

if.then.i568.do.end293_crit_edge:                 ; preds = %if.then.i568
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end293

do.body.i:                                        ; preds = %if.then.i568
  %call3.i569 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_deep_sleep_master_switch._rs, ptr noundef nonnull @__func__.smu7_enable_deep_sleep_master_switch) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i569)
  %tobool4.not.i = icmp eq i32 %call3.i569, 0
  br i1 %tobool4.not.i, label %do.body.i.if.then281_crit_edge, label %do.body.i.return.sink.split.i_crit_edge

do.body.i.return.sink.split.i_crit_edge:          ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split.i

do.body.i.if.then281_crit_edge:                   ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then281

if.else.i:                                        ; preds = %do.end277
  %call10.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 400, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10.i)
  %tobool11.not.i = icmp eq i32 %call10.i, 0
  br i1 %tobool11.not.i, label %if.else.i.do.end293_crit_edge, label %do.body13.i

if.else.i.do.end293_crit_edge:                    ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end293

do.body13.i:                                      ; preds = %if.else.i
  %call14.i570 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_deep_sleep_master_switch._rs.239, ptr noundef nonnull @__func__.smu7_enable_deep_sleep_master_switch) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i570)
  %tobool15.not.i = icmp eq i32 %call14.i570, 0
  br i1 %tobool15.not.i, label %do.body13.i.if.then281_crit_edge, label %do.body13.i.return.sink.split.i_crit_edge

do.body13.i.return.sink.split.i_crit_edge:        ; preds = %do.body13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split.i

do.body13.i.if.then281_crit_edge:                 ; preds = %do.body13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then281

return.sink.split.i:                              ; preds = %do.body13.i.return.sink.split.i_crit_edge, %do.body.i.return.sink.split.i_crit_edge
  %.str.242.sink.i = phi ptr [ @.str.238, %do.body.i.return.sink.split.i_crit_edge ], [ @.str.242, %do.body13.i.return.sink.split.i_crit_edge ]
  %call20.i571 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.242.sink.i) #18
  br label %if.then281

if.then281:                                       ; preds = %return.sink.split.i, %do.body13.i.if.then281_crit_edge, %do.body.i.if.then281_crit_edge
  %call282 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.130, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call282)
  %tobool283.not = icmp eq i32 %call282, 0
  br i1 %tobool283.not, label %if.then281.do.end293_crit_edge, label %do.end287

if.then281.do.end293_crit_edge:                   ; preds = %if.then281
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end293

do.end287:                                        ; preds = %if.then281
  call void @__sanitizer_cov_trace_pc() #17
  %call289 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.133) #18
  br label %do.end293

do.end293:                                        ; preds = %do.end287, %if.then281.do.end293_crit_edge, %if.else.i.do.end293_crit_edge, %if.then.i568.do.end293_crit_edge
  %call294 = call i32 @smu7_enable_didt_config(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call294)
  %cmp296 = icmp eq i32 %call294, 0
  br i1 %cmp296, label %do.end293.do.end309_crit_edge, label %if.then297

do.end293.do.end309_crit_edge:                    ; preds = %do.end293
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end309

if.then297:                                       ; preds = %do.end293
  %call298 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.134, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call298)
  %tobool299.not = icmp eq i32 %call298, 0
  br i1 %tobool299.not, label %if.then297.do.end309_crit_edge, label %do.end303

if.then297.do.end309_crit_edge:                   ; preds = %if.then297
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end309

do.end303:                                        ; preds = %if.then297
  call void @__sanitizer_cov_trace_pc() #17
  %call305 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.133) #18
  br label %do.end309

do.end309:                                        ; preds = %do.end303, %if.then297.do.end309_crit_edge, %do.end293.do.end309_crit_edge
  %685 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load ptr, ptr %backend.i, align 4
  %687 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %687)
  %688 = load ptr, ptr %device.i500, align 4
  %689 = ptrtoint ptr %688 to i32
  call void @__asan_load4_noabort(i32 %689)
  %690 = load ptr, ptr %688, align 4
  %write_ind_register.i575 = getelementptr inbounds %struct.cgs_ops, ptr %690, i32 0, i32 3
  %691 = ptrtoint ptr %write_ind_register.i575 to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load ptr, ptr %write_ind_register.i575, align 4
  %read_ind_register.i576 = getelementptr inbounds %struct.cgs_ops, ptr %690, i32 0, i32 2
  %693 = ptrtoint ptr %read_ind_register.i576 to i32
  call void @__asan_load4_noabort(i32 %693)
  %694 = load ptr, ptr %read_ind_register.i576, align 4
  %call.i577 = call i32 %694(ptr noundef %688, i32 noundef 1, i32 noundef -1071644672) #15
  %or.i578 = or i32 %call.i577, 1
  call void %692(ptr noundef %688, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or.i578) #15
  %695 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %695)
  %696 = load ptr, ptr %device.i500, align 4
  %697 = ptrtoint ptr %696 to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load ptr, ptr %696, align 4
  %write_ind_register7.i579 = getelementptr inbounds %struct.cgs_ops, ptr %698, i32 0, i32 3
  %699 = ptrtoint ptr %write_ind_register7.i579 to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load ptr, ptr %write_ind_register7.i579, align 4
  %read_ind_register11.i580 = getelementptr inbounds %struct.cgs_ops, ptr %698, i32 0, i32 2
  %701 = ptrtoint ptr %read_ind_register11.i580 to i32
  call void @__asan_load4_noabort(i32 %701)
  %702 = load ptr, ptr %read_ind_register11.i580, align 4
  %call13.i581 = call i32 %702(ptr noundef %696, i32 noundef 1, i32 noundef -1071644664) #15
  %or15.i = or i32 %call13.i581, 2097152
  call void %700(ptr noundef %696, i32 noundef 1, i32 noundef -1071644664, i32 noundef %or15.i) #15
  %703 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load ptr, ptr %device.i500, align 4
  %705 = ptrtoint ptr %704 to i32
  call void @__asan_load4_noabort(i32 %705)
  %706 = load ptr, ptr %704, align 4
  %write_ind_register18.i582 = getelementptr inbounds %struct.cgs_ops, ptr %706, i32 0, i32 3
  %707 = ptrtoint ptr %write_ind_register18.i582 to i32
  call void @__asan_load4_noabort(i32 %707)
  %708 = load ptr, ptr %write_ind_register18.i582, align 4
  %soft_regs_start.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %686, i32 0, i32 39
  %709 = ptrtoint ptr %soft_regs_start.i to i32
  call void @__asan_load4_noabort(i32 %709)
  %710 = load i32, ptr %soft_regs_start.i, align 4
  %call20.i583 = call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 1) #15
  %add.i = add i32 %call20.i583, %710
  call void %708(ptr noundef %704, i32 noundef 1, i32 noundef %add.i, i32 noundef 4096) #15
  %711 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %711)
  %712 = load ptr, ptr %device.i500, align 4
  %713 = ptrtoint ptr %712 to i32
  call void @__asan_load4_noabort(i32 %713)
  %714 = load ptr, ptr %712, align 4
  %write_ind_register23.i = getelementptr inbounds %struct.cgs_ops, ptr %714, i32 0, i32 3
  %715 = ptrtoint ptr %write_ind_register23.i to i32
  call void @__asan_load4_noabort(i32 %715)
  %716 = load ptr, ptr %write_ind_register23.i, align 4
  %read_ind_register27.i = getelementptr inbounds %struct.cgs_ops, ptr %714, i32 0, i32 2
  %717 = ptrtoint ptr %read_ind_register27.i to i32
  call void @__asan_load4_noabort(i32 %717)
  %718 = load ptr, ptr %read_ind_register27.i, align 4
  %call29.i584 = call i32 %718(ptr noundef %712, i32 noundef 0, i32 noundef 20971779) #15
  %and30.i = and i32 %call29.i584, -65
  call void %716(ptr noundef %712, i32 noundef 0, i32 noundef 20971779, i32 noundef %and30.i) #15
  %chip_family.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 1
  %719 = ptrtoint ptr %chip_family.i to i32
  call void @__asan_load4_noabort(i32 %719)
  %720 = load i32, ptr %chip_family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 120, i32 %720)
  %cmp.i585 = icmp eq i32 %720, 120
  br i1 %cmp.i585, label %if.then.i586, label %do.end309.if.end.i588_crit_edge

do.end309.if.end.i588_crit_edge:                  ; preds = %do.end309
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i588

if.then.i586:                                     ; preds = %do.end309
  call void @__sanitizer_cov_trace_pc() #17
  %721 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %721)
  %722 = load ptr, ptr %device.i500, align 4
  %723 = ptrtoint ptr %722 to i32
  call void @__asan_load4_noabort(i32 %723)
  %724 = load ptr, ptr %722, align 4
  %write_register.i = getelementptr inbounds %struct.cgs_ops, ptr %724, i32 0, i32 1
  %725 = ptrtoint ptr %write_register.i to i32
  call void @__asan_load4_noabort(i32 %725)
  %726 = load ptr, ptr %write_register.i, align 4
  %727 = ptrtoint ptr %724 to i32
  call void @__asan_load4_noabort(i32 %727)
  %728 = load ptr, ptr %724, align 4
  %call38.i = call i32 %728(ptr noundef %722, i32 noundef 5256) #15
  %and39.i = and i32 %call38.i, -2
  call void %726(ptr noundef %722, i32 noundef 5256, i32 noundef %and39.i) #15
  br label %if.end.i588

if.end.i588:                                      ; preds = %if.then.i586, %do.end309.if.end.i588_crit_edge
  %729 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load ptr, ptr %backend.i, align 4
  %sclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %730, i32 0, i32 72
  %731 = ptrtoint ptr %sclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %731)
  %732 = load i32, ptr %sclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %732)
  %tobool.not.i.i587 = icmp eq i32 %732, 0
  br i1 %tobool.not.i.i587, label %if.then.i.i589, label %if.end.i588.if.end16.i.i_crit_edge

if.end.i588.if.end16.i.i_crit_edge:               ; preds = %if.end.i588
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end16.i.i

if.then.i.i589:                                   ; preds = %if.end.i588
  %733 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %733)
  %734 = load i32, ptr %chip_id, align 4
  %735 = add i32 %734, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %735)
  %736 = icmp ult i32 %735, 4
  br i1 %736, label %if.then3.i.i, label %if.then.i.i589.do.body.i.i_crit_edge

if.then.i.i589.do.body.i.i_crit_edge:             ; preds = %if.then.i.i589
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body.i.i

if.then3.i.i:                                     ; preds = %if.then.i.i589
  call void @__sanitizer_cov_trace_pc() #17
  %soft_regs_start.i.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %730, i32 0, i32 39
  %737 = ptrtoint ptr %soft_regs_start.i.i.i to i32
  call void @__asan_load4_noabort(i32 %737)
  %738 = load i32, ptr %soft_regs_start.i.i.i, align 4
  %call.i.i.i590 = call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 0) #15
  %add.i.i.i = add i32 %call.i.i.i590, %738
  %739 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %739)
  %740 = load ptr, ptr %device.i500, align 4
  %741 = ptrtoint ptr %740 to i32
  call void @__asan_load4_noabort(i32 %741)
  %742 = load ptr, ptr %740, align 4
  %read_ind_register.i.i.i = getelementptr inbounds %struct.cgs_ops, ptr %742, i32 0, i32 2
  %743 = ptrtoint ptr %read_ind_register.i.i.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load ptr, ptr %read_ind_register.i.i.i, align 4
  %call2.i.i.i = call i32 %744(ptr noundef %740, i32 noundef 1, i32 noundef %add.i.i.i) #15
  %or.i.i.i = or i32 %call2.i.i.i, 131072
  %745 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %745)
  %746 = load ptr, ptr %device.i500, align 4
  %747 = ptrtoint ptr %746 to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load ptr, ptr %746, align 4
  %write_ind_register.i.i.i = getelementptr inbounds %struct.cgs_ops, ptr %748, i32 0, i32 3
  %749 = ptrtoint ptr %write_ind_register.i.i.i to i32
  call void @__asan_load4_noabort(i32 %749)
  %750 = load ptr, ptr %write_ind_register.i.i.i, align 4
  call void %750(ptr noundef %746, i32 noundef 1, i32 noundef %add.i.i.i, i32 noundef %or.i.i.i) #15
  br label %do.body.i.i

do.body.i.i:                                      ; preds = %if.then3.i.i, %if.then.i.i589.do.body.i.i_crit_edge
  %call4.i.i591 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 334, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i.i591)
  %cmp5.i.i = icmp eq i32 %call4.i.i591, 0
  br i1 %cmp5.i.i, label %do.body.i.i.if.end16.i.i_crit_edge, label %if.then6.i.i

do.body.i.i.if.end16.i.i_crit_edge:               ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end16.i.i

if.then6.i.i:                                     ; preds = %do.body.i.i
  %call7.i.i592 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_sclk_mclk_dpm._rs, ptr noundef nonnull @__func__.smu7_enable_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7.i.i592)
  %tobool8.not.i.i = icmp eq i32 %call7.i.i592, 0
  br i1 %tobool8.not.i.i, label %if.then6.i.i.do.end.i599_crit_edge, label %if.then6.i.i.do.end.sink.split.i_crit_edge

if.then6.i.i.do.end.sink.split.i_crit_edge:       ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.sink.split.i

if.then6.i.i.do.end.i599_crit_edge:               ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.i599

if.end16.i.i:                                     ; preds = %do.body.i.i.if.end16.i.i_crit_edge, %if.end.i588.if.end16.i.i_crit_edge
  %mclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %730, i32 0, i32 73
  %751 = ptrtoint ptr %mclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %751)
  %752 = load i32, ptr %mclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %752)
  %cmp17.i.i = icmp eq i32 %752, 0
  br i1 %cmp17.i.i, label %if.then18.i.i, label %if.end16.i.i.if.end43.i_crit_edge

if.end16.i.i.if.end43.i_crit_edge:                ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end43.i

if.then18.i.i:                                    ; preds = %if.end16.i.i
  %753 = ptrtoint ptr %feature_mask.i556 to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load i32, ptr %feature_mask.i556, align 4
  %and.i.i = and i32 %754, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool19.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool19.not.i.i, label %if.then20.i.i, label %if.then18.i.i.do.body23.i.i_crit_edge

if.then18.i.i.do.body23.i.i_crit_edge:            ; preds = %if.then18.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body23.i.i

if.then20.i.i:                                    ; preds = %if.then18.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %755 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %755)
  %756 = load ptr, ptr %backend.i, align 4
  %soft_regs_start.i177.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %756, i32 0, i32 39
  %757 = ptrtoint ptr %soft_regs_start.i177.i.i to i32
  call void @__asan_load4_noabort(i32 %757)
  %758 = load i32, ptr %soft_regs_start.i177.i.i, align 4
  %call.i178.i.i = call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 0) #15
  %add.i179.i.i = add i32 %call.i178.i.i, %758
  %759 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load ptr, ptr %device.i500, align 4
  %761 = ptrtoint ptr %760 to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load ptr, ptr %760, align 4
  %read_ind_register.i181.i.i = getelementptr inbounds %struct.cgs_ops, ptr %762, i32 0, i32 2
  %763 = ptrtoint ptr %read_ind_register.i181.i.i to i32
  call void @__asan_load4_noabort(i32 %763)
  %764 = load ptr, ptr %read_ind_register.i181.i.i, align 4
  %call2.i182.i.i = call i32 %764(ptr noundef %760, i32 noundef 1, i32 noundef %add.i179.i.i) #15
  %call3.i.i.i = call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 8) #15
  %or.i183.i.i = or i32 %call3.i.i.i, %call2.i182.i.i
  %765 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load ptr, ptr %device.i500, align 4
  %767 = ptrtoint ptr %766 to i32
  call void @__asan_load4_noabort(i32 %767)
  %768 = load ptr, ptr %766, align 4
  %write_ind_register.i184.i.i = getelementptr inbounds %struct.cgs_ops, ptr %768, i32 0, i32 3
  %769 = ptrtoint ptr %write_ind_register.i184.i.i to i32
  call void @__asan_load4_noabort(i32 %769)
  %770 = load ptr, ptr %write_ind_register.i184.i.i, align 4
  call void %770(ptr noundef %766, i32 noundef 1, i32 noundef %add.i179.i.i, i32 noundef %or.i183.i.i) #15
  br label %do.body23.i.i

do.body23.i.i:                                    ; preds = %if.then20.i.i, %if.then18.i.i.do.body23.i.i_crit_edge
  %call24.i.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 336, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24.i.i)
  %cmp25.i.i = icmp eq i32 %call24.i.i, 0
  br i1 %cmp25.i.i, label %do.end38.i.i, label %if.then26.i.i595

if.then26.i.i595:                                 ; preds = %do.body23.i.i
  %call27.i.i593 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_sclk_mclk_dpm._rs.257, ptr noundef nonnull @__func__.smu7_enable_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27.i.i593)
  %tobool28.not.i.i594 = icmp eq i32 %call27.i.i593, 0
  br i1 %tobool28.not.i.i594, label %if.then26.i.i595.do.end.i599_crit_edge, label %if.then26.i.i595.do.end.sink.split.i_crit_edge

if.then26.i.i595.do.end.sink.split.i_crit_edge:   ; preds = %if.then26.i.i595
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.sink.split.i

if.then26.i.i595.do.end.i599_crit_edge:           ; preds = %if.then26.i.i595
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.i599

do.end38.i.i:                                     ; preds = %do.body23.i.i
  %771 = ptrtoint ptr %chip_family.i to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load i32, ptr %chip_family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 120, i32 %772)
  %cmp39.i.i = icmp eq i32 %772, 120
  br i1 %cmp39.i.i, label %do.end38.i.i.if.end61.i.i_crit_edge, label %lor.lhs.false.i.i596

do.end38.i.i.if.end61.i.i_crit_edge:              ; preds = %do.end38.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596:                             ; preds = %do.end38.i.i
  %773 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %773)
  %774 = load i32, ptr %chip_id, align 4
  %775 = zext i32 %774 to i64
  call void @__sanitizer_cov_trace_switch(i64 %775, ptr @__sancov_gen_cov_switch_values.500)
  switch i32 %774, label %lor.lhs.false.i.i596.if.else.i.i_crit_edge [
    i32 15, label %lor.lhs.false.i.i596.if.end61.i.i_crit_edge
    i32 16, label %lor.lhs.false.i.i596.if.end61.i.i_crit_edge630
    i32 17, label %lor.lhs.false.i.i596.if.end61.i.i_crit_edge631
    i32 11, label %lor.lhs.false.i.i596.if.end61.i.i_crit_edge632
    i32 10, label %lor.lhs.false.i.i596.if.end61.i.i_crit_edge633
  ]

lor.lhs.false.i.i596.if.end61.i.i_crit_edge633:   ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596.if.end61.i.i_crit_edge632:   ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596.if.end61.i.i_crit_edge631:   ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596.if.end61.i.i_crit_edge630:   ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596.if.end61.i.i_crit_edge:      ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61.i.i

lor.lhs.false.i.i596.if.else.i.i_crit_edge:       ; preds = %lor.lhs.false.i.i596
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i.i

if.end61.i.i:                                     ; preds = %lor.lhs.false.i.i596.if.end61.i.i_crit_edge, %lor.lhs.false.i.i596.if.end61.i.i_crit_edge630, %lor.lhs.false.i.i596.if.end61.i.i_crit_edge631, %lor.lhs.false.i.i596.if.end61.i.i_crit_edge632, %lor.lhs.false.i.i596.if.end61.i.i_crit_edge633, %do.end38.i.i.if.end61.i.i_crit_edge
  %776 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %device.i500, align 4
  %778 = ptrtoint ptr %777 to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load ptr, ptr %777, align 4
  %write_register.i.i = getelementptr inbounds %struct.cgs_ops, ptr %779, i32 0, i32 1
  %780 = ptrtoint ptr %write_register.i.i to i32
  call void @__asan_load4_noabort(i32 %780)
  %781 = load ptr, ptr %write_register.i.i, align 4
  %782 = ptrtoint ptr %779 to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load ptr, ptr %779, align 4
  %call59.i.i = call i32 %783(ptr noundef %777, i32 noundef 3456) #15
  %or.i.i = or i32 %call59.i.i, -2147483648
  call void %781(ptr noundef %777, i32 noundef 3456, i32 noundef %or.i.i) #15
  %784 = ptrtoint ptr %chip_family.i to i32
  call void @__asan_load4_noabort(i32 %784)
  %.pr.i.i = load i32, ptr %chip_family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 120, i32 %.pr.i.i)
  %cmp63.i.i = icmp eq i32 %.pr.i.i, 120
  br i1 %cmp63.i.i, label %if.then64.i.i, label %if.end61.i.i.if.else.i.i_crit_edge

if.end61.i.i.if.else.i.i_crit_edge:               ; preds = %if.end61.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i.i

if.then64.i.i:                                    ; preds = %if.end61.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %785 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %785)
  %786 = load ptr, ptr %device.i500, align 4
  %787 = ptrtoint ptr %786 to i32
  call void @__asan_load4_noabort(i32 %787)
  %788 = load ptr, ptr %786, align 4
  %write_ind_register.i.i597 = getelementptr inbounds %struct.cgs_ops, ptr %788, i32 0, i32 3
  %789 = ptrtoint ptr %write_ind_register.i.i597 to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load ptr, ptr %write_ind_register.i.i597, align 4
  call void %790(ptr noundef %786, i32 noundef 1, i32 noundef -1069544144, i32 noundef 5) #15
  %791 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %791)
  %792 = load ptr, ptr %device.i500, align 4
  %793 = ptrtoint ptr %792 to i32
  call void @__asan_load4_noabort(i32 %793)
  %794 = load ptr, ptr %792, align 4
  %write_ind_register70.i.i = getelementptr inbounds %struct.cgs_ops, ptr %794, i32 0, i32 3
  %795 = ptrtoint ptr %write_ind_register70.i.i to i32
  call void @__asan_load4_noabort(i32 %795)
  %796 = load ptr, ptr %write_ind_register70.i.i, align 4
  call void %796(ptr noundef %792, i32 noundef 1, i32 noundef -1069544132, i32 noundef 5) #15
  %797 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %797)
  %798 = load ptr, ptr %device.i500, align 4
  %799 = ptrtoint ptr %798 to i32
  call void @__asan_load4_noabort(i32 %799)
  %800 = load ptr, ptr %798, align 4
  %write_ind_register74.i.i = getelementptr inbounds %struct.cgs_ops, ptr %800, i32 0, i32 3
  %801 = ptrtoint ptr %write_ind_register74.i.i to i32
  call void @__asan_load4_noabort(i32 %801)
  %802 = load ptr, ptr %write_ind_register74.i.i, align 4
  call void %802(ptr noundef %798, i32 noundef 1, i32 noundef -1069544064, i32 noundef 1048581) #15
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %803 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %803(i32 noundef 2147480) #15
  %804 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %device.i500, align 4
  %806 = ptrtoint ptr %805 to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load ptr, ptr %805, align 4
  %write_ind_register78.i.i = getelementptr inbounds %struct.cgs_ops, ptr %807, i32 0, i32 3
  %808 = ptrtoint ptr %write_ind_register78.i.i to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load ptr, ptr %write_ind_register78.i.i, align 4
  call void %809(ptr noundef %805, i32 noundef 1, i32 noundef -1069544144, i32 noundef 4194309) #15
  %810 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %device.i500, align 4
  %812 = ptrtoint ptr %811 to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %811, align 4
  %write_ind_register82.i.i = getelementptr inbounds %struct.cgs_ops, ptr %813, i32 0, i32 3
  %814 = ptrtoint ptr %write_ind_register82.i.i to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load ptr, ptr %write_ind_register82.i.i, align 4
  call void %815(ptr noundef %811, i32 noundef 1, i32 noundef -1069544132, i32 noundef 4194309) #15
  %816 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load ptr, ptr %device.i500, align 4
  %818 = ptrtoint ptr %817 to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %817, align 4
  %write_ind_register86.i.i = getelementptr inbounds %struct.cgs_ops, ptr %819, i32 0, i32 3
  %820 = ptrtoint ptr %write_ind_register86.i.i to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load ptr, ptr %write_ind_register86.i.i, align 4
  call void %821(ptr noundef %817, i32 noundef 1, i32 noundef -1069544064, i32 noundef 5242885) #15
  br label %if.end43.i

if.else.i.i:                                      ; preds = %if.end61.i.i.if.else.i.i_crit_edge, %lor.lhs.false.i.i596.if.else.i.i_crit_edge
  %822 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load ptr, ptr %device.i500, align 4
  %824 = ptrtoint ptr %823 to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %823, align 4
  %write_ind_register90.i.i = getelementptr inbounds %struct.cgs_ops, ptr %825, i32 0, i32 3
  %826 = ptrtoint ptr %write_ind_register90.i.i to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load ptr, ptr %write_ind_register90.i.i, align 4
  call void %827(ptr noundef %823, i32 noundef 1, i32 noundef -1069547216, i32 noundef 5) #15
  %828 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load ptr, ptr %device.i500, align 4
  %830 = ptrtoint ptr %829 to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load ptr, ptr %829, align 4
  %write_ind_register94.i.i = getelementptr inbounds %struct.cgs_ops, ptr %831, i32 0, i32 3
  %832 = ptrtoint ptr %write_ind_register94.i.i to i32
  call void @__asan_load4_noabort(i32 %832)
  %833 = load ptr, ptr %write_ind_register94.i.i, align 4
  call void %833(ptr noundef %829, i32 noundef 1, i32 noundef -1069547204, i32 noundef 5) #15
  %834 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %834)
  %835 = load ptr, ptr %device.i500, align 4
  %836 = ptrtoint ptr %835 to i32
  call void @__asan_load4_noabort(i32 %836)
  %837 = load ptr, ptr %835, align 4
  %write_ind_register98.i.i = getelementptr inbounds %struct.cgs_ops, ptr %837, i32 0, i32 3
  %838 = ptrtoint ptr %write_ind_register98.i.i to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load ptr, ptr %write_ind_register98.i.i, align 4
  call void %839(ptr noundef %835, i32 noundef 1, i32 noundef -1069547168, i32 noundef 1048581) #15
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %840 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %840(i32 noundef 2147480) #15
  %841 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %841)
  %842 = load i32, ptr %chip_id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %842)
  %cmp101.i.i = icmp eq i32 %842, 18
  %843 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %843)
  %844 = load ptr, ptr %device.i500, align 4
  %845 = ptrtoint ptr %844 to i32
  call void @__asan_load4_noabort(i32 %845)
  %846 = load ptr, ptr %844, align 4
  %write_ind_register105.i.i = getelementptr inbounds %struct.cgs_ops, ptr %846, i32 0, i32 3
  %847 = ptrtoint ptr %write_ind_register105.i.i to i32
  call void @__asan_load4_noabort(i32 %847)
  %848 = load ptr, ptr %write_ind_register105.i.i, align 4
  br i1 %cmp101.i.i, label %if.then102.i.i, label %if.else111.i.i

if.then102.i.i:                                   ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  call void %848(ptr noundef %844, i32 noundef 1, i32 noundef -1069547216, i32 noundef 4194313) #15
  %849 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %849)
  %850 = load ptr, ptr %device.i500, align 4
  %851 = ptrtoint ptr %850 to i32
  call void @__asan_load4_noabort(i32 %851)
  %852 = load ptr, ptr %850, align 4
  %write_ind_register109.i.i = getelementptr inbounds %struct.cgs_ops, ptr %852, i32 0, i32 3
  %853 = ptrtoint ptr %write_ind_register109.i.i to i32
  call void @__asan_load4_noabort(i32 %853)
  %854 = load ptr, ptr %write_ind_register109.i.i, align 4
  call void %854(ptr noundef %850, i32 noundef 1, i32 noundef -1069547204, i32 noundef 4194313) #15
  br label %if.end120.i.i

if.else111.i.i:                                   ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  call void %848(ptr noundef %844, i32 noundef 1, i32 noundef -1069547216, i32 noundef 4194309) #15
  %855 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %855)
  %856 = load ptr, ptr %device.i500, align 4
  %857 = ptrtoint ptr %856 to i32
  call void @__asan_load4_noabort(i32 %857)
  %858 = load ptr, ptr %856, align 4
  %write_ind_register118.i.i = getelementptr inbounds %struct.cgs_ops, ptr %858, i32 0, i32 3
  %859 = ptrtoint ptr %write_ind_register118.i.i to i32
  call void @__asan_load4_noabort(i32 %859)
  %860 = load ptr, ptr %write_ind_register118.i.i, align 4
  call void %860(ptr noundef %856, i32 noundef 1, i32 noundef -1069547204, i32 noundef 4194309) #15
  br label %if.end120.i.i

if.end120.i.i:                                    ; preds = %if.else111.i.i, %if.then102.i.i
  %861 = ptrtoint ptr %device.i500 to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load ptr, ptr %device.i500, align 4
  %863 = ptrtoint ptr %862 to i32
  call void @__asan_load4_noabort(i32 %863)
  %864 = load ptr, ptr %862, align 4
  %write_ind_register123.i.i = getelementptr inbounds %struct.cgs_ops, ptr %864, i32 0, i32 3
  %865 = ptrtoint ptr %write_ind_register123.i.i to i32
  call void @__asan_load4_noabort(i32 %865)
  %866 = load ptr, ptr %write_ind_register123.i.i, align 4
  call void %866(ptr noundef %862, i32 noundef 1, i32 noundef -1069547168, i32 noundef 5242885) #15
  br label %if.end43.i

do.end.sink.split.i:                              ; preds = %if.then26.i.i595.do.end.sink.split.i_crit_edge, %if.then6.i.i.do.end.sink.split.i_crit_edge
  %.str.256.sink.i = phi ptr [ @.str.256, %if.then6.i.i.do.end.sink.split.i_crit_edge ], [ @.str.260, %if.then26.i.i595.do.end.sink.split.i_crit_edge ]
  %call11.i.i598 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.256.sink.i) #18
  br label %do.end.i599

do.end.i599:                                      ; preds = %do.end.sink.split.i, %if.then26.i.i595.do.end.i599_crit_edge, %if.then6.i.i.do.end.i599_crit_edge
  %call42.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.243) #18
  br label %if.then313

if.end43.i:                                       ; preds = %if.end120.i.i, %if.then64.i.i, %if.end16.i.i.if.end43.i_crit_edge
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %686, i32 0, i32 74
  %867 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %867)
  %868 = load i32, ptr %pcie_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %868)
  %cmp44.i = icmp eq i32 %868, 0
  br i1 %cmp44.i, label %do.body46.i, label %do.body62.i

do.body46.i:                                      ; preds = %if.end43.i
  %call47.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 310, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call47.i)
  %cmp48.i = icmp eq i32 %call47.i, 0
  br i1 %cmp48.i, label %do.body46.i.if.end78.i_crit_edge, label %if.then49.i

do.body46.i.if.end78.i_crit_edge:                 ; preds = %do.body46.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

if.then49.i:                                      ; preds = %do.body46.i
  %call50.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_start_dpm._rs, ptr noundef nonnull @.str.244) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call50.i)
  %tobool51.not.i = icmp eq i32 %call50.i, 0
  br i1 %tobool51.not.i, label %if.then49.i.if.then313_crit_edge, label %do.end55.i

if.then49.i.if.then313_crit_edge:                 ; preds = %if.then49.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then313

do.end55.i:                                       ; preds = %if.then49.i
  call void @__sanitizer_cov_trace_pc() #17
  %call57.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.247) #18
  br label %if.then313

do.body62.i:                                      ; preds = %if.end43.i
  %call63.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 317, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call63.i)
  %cmp64.i = icmp eq i32 %call63.i, 0
  br i1 %cmp64.i, label %do.body62.i.if.end78.i_crit_edge, label %if.then65.i

do.body62.i.if.end78.i_crit_edge:                 ; preds = %do.body62.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

if.then65.i:                                      ; preds = %do.body62.i
  %call66.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_start_dpm._rs.248, ptr noundef nonnull @.str.244) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call66.i)
  %tobool67.not.i = icmp eq i32 %call66.i, 0
  br i1 %tobool67.not.i, label %if.then65.i.if.then313_crit_edge, label %do.end71.i

if.then65.i.if.then313_crit_edge:                 ; preds = %if.then65.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then313

do.end71.i:                                       ; preds = %if.then65.i
  call void @__sanitizer_cov_trace_pc() #17
  %call73.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.251) #18
  br label %if.then313

if.end78.i:                                       ; preds = %do.body62.i.if.end78.i_crit_edge, %do.body46.i.if.end78.i_crit_edge
  %arrayidx.i.i600 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %869 = ptrtoint ptr %arrayidx.i.i600 to i32
  call void @__asan_load4_noabort(i32 %869)
  %870 = load i32, ptr %arrayidx.i.i600, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %870)
  %cmp.i.not.i601 = icmp sgt i32 %870, -1
  br i1 %cmp.i.not.i601, label %if.end78.i.do.end325_crit_edge, label %do.body81.i

if.end78.i.do.end325_crit_edge:                   ; preds = %if.end78.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325

do.body81.i:                                      ; preds = %if.end78.i
  %call82.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 329, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82.i)
  %cmp83.i = icmp eq i32 %call82.i, 0
  br i1 %cmp83.i, label %do.body81.i.do.end325_crit_edge, label %if.then84.i

do.body81.i.do.end325_crit_edge:                  ; preds = %do.body81.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325

if.then84.i:                                      ; preds = %do.body81.i
  %call85.i = call i32 @___ratelimit(ptr noundef nonnull @smu7_start_dpm._rs.252, ptr noundef nonnull @.str.244) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call85.i)
  %tobool86.not.i = icmp eq i32 %call85.i, 0
  br i1 %tobool86.not.i, label %if.then84.i.do.end325_crit_edge, label %if.then84.i.do.end325.sink.split_crit_edge

if.then84.i.do.end325.sink.split_crit_edge:       ; preds = %if.then84.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325.sink.split

if.then84.i.do.end325_crit_edge:                  ; preds = %if.then84.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325

if.then313:                                       ; preds = %do.end71.i, %if.then65.i.if.then313_crit_edge, %do.end55.i, %if.then49.i.if.then313_crit_edge, %do.end.i599
  %call314 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.137, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call314)
  %tobool315.not = icmp eq i32 %call314, 0
  br i1 %tobool315.not, label %if.then313.do.end325_crit_edge, label %if.then313.do.end325.sink.split_crit_edge

if.then313.do.end325.sink.split_crit_edge:        ; preds = %if.then313
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325.sink.split

if.then313.do.end325_crit_edge:                   ; preds = %if.then313
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end325

do.end325.sink.split:                             ; preds = %if.then313.do.end325.sink.split_crit_edge, %if.then84.i.do.end325.sink.split_crit_edge
  %.str.255.sink = phi ptr [ @.str.255, %if.then84.i.do.end325.sink.split_crit_edge ], [ @.str.140, %if.then313.do.end325.sink.split_crit_edge ]
  %call92.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.255.sink) #18
  br label %do.end325

do.end325:                                        ; preds = %do.end325.sink.split, %if.then313.do.end325_crit_edge, %if.then84.i.do.end325_crit_edge, %do.body81.i.do.end325_crit_edge, %if.end78.i.do.end325_crit_edge
  %call326 = call i32 @smu7_enable_smc_cac(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call326)
  %cmp328 = icmp eq i32 %call326, 0
  br i1 %cmp328, label %do.end325.do.end341_crit_edge, label %if.then329

do.end325.do.end341_crit_edge:                    ; preds = %do.end325
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end341

if.then329:                                       ; preds = %do.end325
  %call330 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.141, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call330)
  %tobool331.not = icmp eq i32 %call330, 0
  br i1 %tobool331.not, label %if.then329.do.end341_crit_edge, label %do.end335

if.then329.do.end341_crit_edge:                   ; preds = %if.then329
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end341

do.end335:                                        ; preds = %if.then329
  call void @__sanitizer_cov_trace_pc() #17
  %call337 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.144) #18
  br label %do.end341

do.end341:                                        ; preds = %do.end335, %if.then329.do.end341_crit_edge, %do.end325.do.end341_crit_edge
  %call342 = call i32 @smu7_enable_power_containment(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call342)
  %cmp344 = icmp eq i32 %call342, 0
  br i1 %cmp344, label %do.end341.do.end357_crit_edge, label %if.then345

do.end341.do.end357_crit_edge:                    ; preds = %do.end341
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end357

if.then345:                                       ; preds = %do.end341
  %call346 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.145, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call346)
  %tobool347.not = icmp eq i32 %call346, 0
  br i1 %tobool347.not, label %if.then345.do.end357_crit_edge, label %do.end351

if.then345.do.end357_crit_edge:                   ; preds = %if.then345
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end357

do.end351:                                        ; preds = %if.then345
  call void @__sanitizer_cov_trace_pc() #17
  %call353 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.148) #18
  br label %do.end357

do.end357:                                        ; preds = %do.end351, %if.then345.do.end357_crit_edge, %do.end341.do.end357_crit_edge
  %call358 = call i32 @smu7_power_control_set_level(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call358)
  %cmp360 = icmp eq i32 %call358, 0
  br i1 %cmp360, label %do.end357.do.end373_crit_edge, label %if.then361

do.end357.do.end373_crit_edge:                    ; preds = %do.end357
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end373

if.then361:                                       ; preds = %do.end357
  %call362 = call i32 @___ratelimit(ptr noundef nonnull @smu7_enable_dpm_tasks._rs.149, ptr noundef nonnull @__func__.smu7_enable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call362)
  %tobool363.not = icmp eq i32 %call362, 0
  br i1 %tobool363.not, label %if.then361.do.end373_crit_edge, label %do.end367

if.then361.do.end373_crit_edge:                   ; preds = %if.then361
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end373

do.end367:                                        ; preds = %if.then361
  call void @__sanitizer_cov_trace_pc() #17
  %call369 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.152) #18
  br label %do.end373

do.end373:                                        ; preds = %do.end367, %if.then361.do.end373_crit_edge, %do.end357.do.end373_crit_edge
  %871 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %871)
  %872 = load ptr, ptr %backend.i, align 4
  %active_auto_throttle_sources.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %872, i32 0, i32 10
  %873 = ptrtoint ptr %active_auto_throttle_sources.i.i to i32
  call void @__asan_load4_noabort(i32 %873)
  %874 = load i32, ptr %active_auto_throttle_sources.i.i, align 4
  %and.i.i603 = and i32 %874, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i603)
  %tobool.not.i.i604 = icmp eq i32 %and.i.i603, 0
  br i1 %tobool.not.i.i604, label %if.then.i.i606, label %do.end373.smu7_enable_thermal_auto_throttle.exit_crit_edge

do.end373.smu7_enable_thermal_auto_throttle.exit_crit_edge: ; preds = %do.end373
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_enable_thermal_auto_throttle.exit

if.then.i.i606:                                   ; preds = %do.end373
  call void @__sanitizer_cov_trace_pc() #17
  %or.i.i605 = or i32 %874, 1
  %875 = ptrtoint ptr %active_auto_throttle_sources.i.i to i32
  call void @__asan_store4_noabort(i32 %875)
  store i32 %or.i.i605, ptr %active_auto_throttle_sources.i.i, align 4
  call fastcc void @smu7_set_dpm_event_sources(ptr noundef %hwmgr, i32 noundef %or.i.i605) #15
  br label %smu7_enable_thermal_auto_throttle.exit

smu7_enable_thermal_auto_throttle.exit:           ; preds = %if.then.i.i606, %do.end373.smu7_enable_thermal_auto_throttle.exit_crit_edge
  %876 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %876)
  %877 = load ptr, ptr %backend.i, align 4
  %pcie_performance_request.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %877, i32 0, i32 32
  %878 = ptrtoint ptr %pcie_performance_request.i to i32
  call void @__asan_store1_noabort(i32 %878)
  store i8 1, ptr %pcie_performance_request.i, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_disable_dpm_tasks(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %0 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %platform_descriptor, align 4
  %and1.i = and i32 %1, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %2 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %device, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %write_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 3
  %6 = ptrtoint ptr %write_ind_register to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write_ind_register, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 2
  %8 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %read_ind_register, align 4
  %call5 = tail call i32 %9(ptr noundef %3, i32 noundef 1, i32 noundef -1071644672) #15
  %or = or i32 %call5, 4
  tail call void %7(ptr noundef %3, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or) #15
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %call6 = tail call i32 @smu7_disable_power_containment(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %cmp = icmp eq i32 %call6, 0
  br i1 %cmp, label %if.end.do.end15_crit_edge, label %if.then7

if.end.do.end15_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end15

if.then7:                                         ; preds = %if.end
  %call8 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool.not = icmp eq i32 %call8, 0
  br i1 %tobool.not, label %if.then7.do.end15_crit_edge, label %do.end

if.then7.do.end15_crit_edge:                      ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end15

do.end:                                           ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #17
  %call11 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.263) #18
  br label %do.end15

do.end15:                                         ; preds = %do.end, %if.then7.do.end15_crit_edge, %if.end.do.end15_crit_edge
  %call16 = tail call i32 @smu7_disable_smc_cac(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %cmp18 = icmp eq i32 %call16, 0
  br i1 %cmp18, label %do.end15.do.end31_crit_edge, label %if.then19

do.end15.do.end31_crit_edge:                      ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end31

if.then19:                                        ; preds = %do.end15
  %call20 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.264, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.then19.do.end31_crit_edge, label %do.end25

if.then19.do.end31_crit_edge:                     ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end31

do.end25:                                         ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #17
  %call27 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.267) #18
  br label %do.end31

do.end31:                                         ; preds = %do.end25, %if.then19.do.end31_crit_edge, %do.end15.do.end31_crit_edge
  %result.1 = phi i32 [ %call6, %do.end15.do.end31_crit_edge ], [ %call16, %do.end25 ], [ %call16, %if.then19.do.end31_crit_edge ]
  %call32 = tail call i32 @smu7_disable_didt_config(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call32)
  %cmp34 = icmp eq i32 %call32, 0
  br i1 %cmp34, label %do.end31.do.end47_crit_edge, label %if.then35

do.end31.do.end47_crit_edge:                      ; preds = %do.end31
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end47

if.then35:                                        ; preds = %do.end31
  %call36 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.268, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call36)
  %tobool37.not = icmp eq i32 %call36, 0
  br i1 %tobool37.not, label %if.then35.do.end47_crit_edge, label %do.end41

if.then35.do.end47_crit_edge:                     ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end47

do.end41:                                         ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #17
  %call43 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.271) #18
  br label %do.end47

do.end47:                                         ; preds = %do.end41, %if.then35.do.end47_crit_edge, %do.end31.do.end47_crit_edge
  %result.2 = phi i32 [ %result.1, %do.end31.do.end47_crit_edge ], [ %call32, %do.end41 ], [ %call32, %if.then35.do.end47_crit_edge ]
  %device48 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %10 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %device48, align 4
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 4
  %write_ind_register50 = getelementptr inbounds %struct.cgs_ops, ptr %13, i32 0, i32 3
  %14 = ptrtoint ptr %write_ind_register50 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %write_ind_register50, align 4
  %read_ind_register54 = getelementptr inbounds %struct.cgs_ops, ptr %13, i32 0, i32 2
  %16 = ptrtoint ptr %read_ind_register54 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %read_ind_register54, align 4
  %call56 = tail call i32 %17(ptr noundef %11, i32 noundef 1, i32 noundef -1068498588) #15
  %and57 = and i32 %call56, -2
  tail call void %15(ptr noundef %11, i32 noundef 1, i32 noundef -1068498588, i32 noundef %and57) #15
  %18 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %device48, align 4
  %20 = ptrtoint ptr %19 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %19, align 4
  %write_ind_register61 = getelementptr inbounds %struct.cgs_ops, ptr %21, i32 0, i32 3
  %22 = ptrtoint ptr %write_ind_register61 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %write_ind_register61, align 4
  %read_ind_register65 = getelementptr inbounds %struct.cgs_ops, ptr %21, i32 0, i32 2
  %24 = ptrtoint ptr %read_ind_register65 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %read_ind_register65, align 4
  %call67 = tail call i32 %25(ptr noundef %19, i32 noundef 1, i32 noundef -1071644672) #15
  %and68 = and i32 %call67, -8388609
  tail call void %23(ptr noundef %19, i32 noundef 1, i32 noundef -1071644672, i32 noundef %and68) #15
  %backend.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %26 = ptrtoint ptr %backend.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %backend.i.i, align 4
  %active_auto_throttle_sources.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %27, i32 0, i32 10
  %28 = ptrtoint ptr %active_auto_throttle_sources.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %active_auto_throttle_sources.i.i, align 4
  %and.i.i = and i32 %29, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %do.end47.smu7_disable_thermal_auto_throttle.exit_crit_edge, label %if.then.i.i

do.end47.smu7_disable_thermal_auto_throttle.exit_crit_edge: ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_disable_thermal_auto_throttle.exit

if.then.i.i:                                      ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #17
  %and3.i.i = and i32 %29, -2
  %30 = ptrtoint ptr %active_auto_throttle_sources.i.i to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %and3.i.i, ptr %active_auto_throttle_sources.i.i, align 4
  tail call fastcc void @smu7_set_dpm_event_sources(ptr noundef %hwmgr, i32 noundef %and3.i.i) #15
  br label %smu7_disable_thermal_auto_throttle.exit

smu7_disable_thermal_auto_throttle.exit:          ; preds = %if.then.i.i, %do.end47.smu7_disable_thermal_auto_throttle.exit_crit_edge
  %avfs_supported.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 47
  %31 = ptrtoint ptr %avfs_supported.i to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %avfs_supported.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %32)
  %tobool.not.i = icmp eq i8 %32, 0
  br i1 %tobool.not.i, label %smu7_disable_thermal_auto_throttle.exit.do.end101_crit_edge, label %if.end.i

smu7_disable_thermal_auto_throttle.exit.do.end101_crit_edge: ; preds = %smu7_disable_thermal_auto_throttle.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end101

if.end.i:                                         ; preds = %smu7_disable_thermal_auto_throttle.exit
  %33 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %device48, align 4
  %35 = ptrtoint ptr %34 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %34, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %36, i32 0, i32 2
  %37 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = tail call i32 %38(ptr noundef %34, i32 noundef 1, i32 noundef 258064) #15
  %39 = and i32 %call.i, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %tobool4.not.i = icmp eq i32 %39, 0
  br i1 %tobool4.not.i, label %if.end.i.do.end101_crit_edge, label %do.body27.i

if.end.i.do.end101_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end101

do.body27.i:                                      ; preds = %if.end.i
  %call28.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 619, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i)
  %tobool29.not.i = icmp eq i32 %call28.i, 0
  br i1 %tobool29.not.i, label %do.body27.i.do.end101_crit_edge, label %if.then30.i

do.body27.i.do.end101_crit_edge:                  ; preds = %do.body27.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end101

if.then30.i:                                      ; preds = %do.body27.i
  %call31.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs.428, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i)
  %tobool32.not.i = icmp eq i32 %call31.i, 0
  br i1 %tobool32.not.i, label %if.then30.i.if.then89_crit_edge, label %return.sink.split.i

if.then30.i.if.then89_crit_edge:                  ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then89

return.sink.split.i:                              ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #17
  %call37.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.279) #18
  br label %if.then89

if.then89:                                        ; preds = %return.sink.split.i, %if.then30.i.if.then89_crit_edge
  %call90 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.276, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call90)
  %tobool91.not = icmp eq i32 %call90, 0
  br i1 %tobool91.not, label %if.then89.do.end101_crit_edge, label %do.end95

if.then89.do.end101_crit_edge:                    ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end101

do.end95:                                         ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #17
  %call97 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.279) #18
  br label %do.end101

do.end101:                                        ; preds = %do.end95, %if.then89.do.end101_crit_edge, %do.body27.i.do.end101_crit_edge, %if.end.i.do.end101_crit_edge, %smu7_disable_thermal_auto_throttle.exit.do.end101_crit_edge
  %result.4 = phi i32 [ -22, %do.end95 ], [ -22, %if.then89.do.end101_crit_edge ], [ %result.2, %smu7_disable_thermal_auto_throttle.exit.do.end101_crit_edge ], [ %result.2, %if.end.i.do.end101_crit_edge ], [ %result.2, %do.body27.i.do.end101_crit_edge ]
  %40 = ptrtoint ptr %backend.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %backend.i.i, align 4
  %42 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %device48, align 4
  %44 = ptrtoint ptr %43 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %43, align 4
  %write_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %45, i32 0, i32 3
  %46 = ptrtoint ptr %write_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %write_ind_register.i, align 4
  %read_ind_register.i262 = getelementptr inbounds %struct.cgs_ops, ptr %45, i32 0, i32 2
  %48 = ptrtoint ptr %read_ind_register.i262 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %read_ind_register.i262, align 4
  %call.i263 = tail call i32 %49(ptr noundef %43, i32 noundef 1, i32 noundef -1071644672) #15
  %and.i = and i32 %call.i263, -2
  tail call void %47(ptr noundef %43, i32 noundef 1, i32 noundef -1071644672, i32 noundef %and.i) #15
  %50 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %device48, align 4
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %51, align 4
  %write_ind_register7.i = getelementptr inbounds %struct.cgs_ops, ptr %53, i32 0, i32 3
  %54 = ptrtoint ptr %write_ind_register7.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %write_ind_register7.i, align 4
  %read_ind_register11.i = getelementptr inbounds %struct.cgs_ops, ptr %53, i32 0, i32 2
  %56 = ptrtoint ptr %read_ind_register11.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %read_ind_register11.i, align 4
  %call13.i = tail call i32 %57(ptr noundef %51, i32 noundef 1, i32 noundef -1071644664) #15
  %and14.i = and i32 %call13.i, -2097153
  tail call void %55(ptr noundef %51, i32 noundef 1, i32 noundef -1071644664, i32 noundef %and14.i) #15
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %41, i32 0, i32 74
  %58 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %pcie_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %tobool.not.i264 = icmp eq i32 %59, 0
  br i1 %tobool.not.i264, label %do.body.i, label %do.end101.if.end26.i_crit_edge

do.end101.if.end26.i_crit_edge:                   ; preds = %do.end101
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26.i

do.body.i:                                        ; preds = %do.end101
  %call16.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 317, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.i)
  %cmp.i265 = icmp eq i32 %call16.i, 0
  br i1 %cmp.i265, label %do.body.i.if.end26.i_crit_edge, label %if.then17.i

do.body.i.if.end26.i_crit_edge:                   ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26.i

if.then17.i:                                      ; preds = %do.body.i
  %call18.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_stop_dpm._rs, ptr noundef nonnull @__func__.smu7_stop_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call18.i)
  %tobool19.not.i = icmp eq i32 %call18.i, 0
  br i1 %tobool19.not.i, label %if.then17.i.if.then105_crit_edge, label %do.end.i

if.then17.i.if.then105_crit_edge:                 ; preds = %if.then17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then105

do.end.i:                                         ; preds = %if.then17.i
  call void @__sanitizer_cov_trace_pc() #17
  %call22.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.308) #18
  br label %if.then105

if.end26.i:                                       ; preds = %do.body.i.if.end26.i_crit_edge, %do.end101.if.end26.i_crit_edge
  %60 = ptrtoint ptr %backend.i.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %backend.i.i, align 4
  %sclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %61, i32 0, i32 72
  %62 = ptrtoint ptr %sclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %sclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %63)
  %tobool.not.i.i266 = icmp eq i32 %63, 0
  br i1 %tobool.not.i.i266, label %do.body.i.i, label %if.end26.i.if.end12.i.i_crit_edge

if.end26.i.if.end12.i.i_crit_edge:                ; preds = %if.end26.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end12.i.i

do.body.i.i:                                      ; preds = %if.end26.i
  %call.i.i = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call.i.i, label %do.end10.i.i, label %if.then2.i.i

if.then2.i.i:                                     ; preds = %do.body.i.i
  %call3.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_sclk_mclk_dpm._rs, ptr noundef nonnull @__func__.smu7_disable_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i.i)
  %tobool4.not.i.i = icmp eq i32 %call3.i.i, 0
  br i1 %tobool4.not.i.i, label %if.then2.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge, label %do.end.i.i

if.then2.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge: ; preds = %if.then2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_disable_sclk_mclk_dpm.exit.i

do.end.i.i:                                       ; preds = %if.then2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call7.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.313) #18
  br label %smu7_disable_sclk_mclk_dpm.exit.i

do.end10.i.i:                                     ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call11.i.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 335, ptr noundef null) #15
  br label %if.end12.i.i

if.end12.i.i:                                     ; preds = %do.end10.i.i, %if.end26.i.if.end12.i.i_crit_edge
  %mclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %61, i32 0, i32 73
  %64 = ptrtoint ptr %mclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %mclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %65)
  %tobool13.not.i.i = icmp eq i32 %65, 0
  br i1 %tobool13.not.i.i, label %do.body15.i.i, label %if.end12.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge

if.end12.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge: ; preds = %if.end12.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_disable_sclk_mclk_dpm.exit.i

do.body15.i.i:                                    ; preds = %if.end12.i.i
  %call16.i.i = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call16.i.i, label %do.end32.i.i, label %if.then20.i.i

if.then20.i.i:                                    ; preds = %do.body15.i.i
  %call21.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_sclk_mclk_dpm._rs.314, ptr noundef nonnull @__func__.smu7_disable_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21.i.i)
  %tobool22.not.i.i = icmp eq i32 %call21.i.i, 0
  br i1 %tobool22.not.i.i, label %if.then20.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge, label %do.end26.i.i

if.then20.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge: ; preds = %if.then20.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_disable_sclk_mclk_dpm.exit.i

do.end26.i.i:                                     ; preds = %if.then20.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call28.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.317) #18
  br label %smu7_disable_sclk_mclk_dpm.exit.i

do.end32.i.i:                                     ; preds = %do.body15.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call33.i.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 337, ptr noundef null) #15
  br label %smu7_disable_sclk_mclk_dpm.exit.i

smu7_disable_sclk_mclk_dpm.exit.i:                ; preds = %do.end32.i.i, %do.end26.i.i, %if.then20.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge, %if.end12.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge, %do.end.i.i, %if.then2.i.i.smu7_disable_sclk_mclk_dpm.exit.i_crit_edge
  %call29.i = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call29.i, label %do.end44.i, label %if.then32.i

if.then32.i:                                      ; preds = %smu7_disable_sclk_mclk_dpm.exit.i
  %call33.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_stop_dpm._rs.309, ptr noundef nonnull @__func__.smu7_stop_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i)
  %tobool34.not.i = icmp eq i32 %call33.i, 0
  br i1 %tobool34.not.i, label %if.then32.i.do.end117_crit_edge, label %do.end38.i

if.then32.i.do.end117_crit_edge:                  ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end117

do.end38.i:                                       ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #17
  %call40.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.312) #18
  br label %do.end117

do.end44.i:                                       ; preds = %smu7_disable_sclk_mclk_dpm.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  %call45.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 309, ptr noundef null) #15
  br label %do.end117

if.then105:                                       ; preds = %do.end.i, %if.then17.i.if.then105_crit_edge
  %call106 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.280, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call106)
  %tobool107.not = icmp eq i32 %call106, 0
  br i1 %tobool107.not, label %if.then105.do.end117_crit_edge, label %do.end111

if.then105.do.end117_crit_edge:                   ; preds = %if.then105
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end117

do.end111:                                        ; preds = %if.then105
  call void @__sanitizer_cov_trace_pc() #17
  %call113 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.283) #18
  br label %do.end117

do.end117:                                        ; preds = %do.end111, %if.then105.do.end117_crit_edge, %do.end44.i, %do.end38.i, %if.then32.i.do.end117_crit_edge
  %result.5 = phi i32 [ -22, %do.end111 ], [ -22, %if.then105.do.end117_crit_edge ], [ %result.4, %do.end44.i ], [ %result.4, %do.end38.i ], [ %result.4, %if.then32.i.do.end117_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %66 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i.i = and i32 %67, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %cmp.i.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %cmp.i.not.i, label %do.end117.do.end133_crit_edge, label %if.then.i

do.end117.do.end133_crit_edge:                    ; preds = %do.end117
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end133

if.then.i:                                        ; preds = %do.end117
  %call1.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 400, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i268 = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i268, label %if.then.i.do.end133_crit_edge, label %do.body.i270

if.then.i.do.end133_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end133

do.body.i270:                                     ; preds = %if.then.i
  %call3.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_deep_sleep_master_switch._rs, ptr noundef nonnull @__func__.smu7_disable_deep_sleep_master_switch) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i)
  %tobool4.not.i269 = icmp eq i32 %call3.i, 0
  br i1 %tobool4.not.i269, label %do.body.i270.if.then121_crit_edge, label %do.end.i271

do.body.i270.if.then121_crit_edge:                ; preds = %do.body.i270
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then121

do.end.i271:                                      ; preds = %do.body.i270
  call void @__sanitizer_cov_trace_pc() #17
  %call7.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.242) #18
  br label %if.then121

if.then121:                                       ; preds = %do.end.i271, %do.body.i270.if.then121_crit_edge
  %call122 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.284, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call122)
  %tobool123.not = icmp eq i32 %call122, 0
  br i1 %tobool123.not, label %if.then121.do.end133_crit_edge, label %do.end127

if.then121.do.end133_crit_edge:                   ; preds = %if.then121
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end133

do.end127:                                        ; preds = %if.then121
  call void @__sanitizer_cov_trace_pc() #17
  %call129 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.287) #18
  br label %do.end133

do.end133:                                        ; preds = %do.end127, %if.then121.do.end133_crit_edge, %if.then.i.do.end133_crit_edge, %do.end117.do.end133_crit_edge
  %result.6 = phi i32 [ -22, %do.end127 ], [ -22, %if.then121.do.end133_crit_edge ], [ %result.5, %if.then.i.do.end133_crit_edge ], [ %result.5, %do.end117.do.end133_crit_edge ]
  %68 = ptrtoint ptr %backend.i.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %backend.i.i, align 4
  %ulv_supported.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %69, i32 0, i32 55
  %70 = ptrtoint ptr %ulv_supported.i to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %ulv_supported.i, align 2, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %71)
  %tobool.not.i274 = icmp eq i8 %71, 0
  br i1 %tobool.not.i274, label %do.end133.do.end149_crit_edge, label %smu7_disable_ulv.exit

do.end133.do.end149_crit_edge:                    ; preds = %do.end133
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end149

smu7_disable_ulv.exit:                            ; preds = %do.end133
  %call.i275 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 99, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i275)
  %cmp136 = icmp eq i32 %call.i275, 0
  br i1 %cmp136, label %smu7_disable_ulv.exit.do.end149_crit_edge, label %if.then137

smu7_disable_ulv.exit.do.end149_crit_edge:        ; preds = %smu7_disable_ulv.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end149

if.then137:                                       ; preds = %smu7_disable_ulv.exit
  %call138 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.288, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call138)
  %tobool139.not = icmp eq i32 %call138, 0
  br i1 %tobool139.not, label %if.then137.do.end149_crit_edge, label %do.end143

if.then137.do.end149_crit_edge:                   ; preds = %if.then137
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end149

do.end143:                                        ; preds = %if.then137
  call void @__sanitizer_cov_trace_pc() #17
  %call145 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.291) #18
  br label %do.end149

do.end149:                                        ; preds = %do.end143, %if.then137.do.end149_crit_edge, %smu7_disable_ulv.exit.do.end149_crit_edge, %do.end133.do.end149_crit_edge
  %result.7 = phi i32 [ %result.6, %smu7_disable_ulv.exit.do.end149_crit_edge ], [ %call.i275, %do.end143 ], [ %call.i275, %if.then137.do.end149_crit_edge ], [ %result.6, %do.end133.do.end149_crit_edge ]
  %72 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %device48, align 4
  %74 = ptrtoint ptr %73 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %73, align 4
  %write_ind_register.i279 = getelementptr inbounds %struct.cgs_ops, ptr %75, i32 0, i32 3
  %76 = ptrtoint ptr %write_ind_register.i279 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %write_ind_register.i279, align 4
  %read_ind_register.i280 = getelementptr inbounds %struct.cgs_ops, ptr %75, i32 0, i32 2
  %78 = ptrtoint ptr %read_ind_register.i280 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %read_ind_register.i280, align 4
  %call.i281 = tail call i32 %79(ptr noundef %73, i32 noundef 1, i32 noundef -1071644664) #15
  %or.i = or i32 %call.i281, 32
  tail call void %77(ptr noundef %73, i32 noundef 1, i32 noundef -1071644664, i32 noundef %or.i) #15
  %80 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %device48, align 4
  %82 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %81, align 4
  %write_ind_register7.i282 = getelementptr inbounds %struct.cgs_ops, ptr %83, i32 0, i32 3
  %84 = ptrtoint ptr %write_ind_register7.i282 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %write_ind_register7.i282, align 4
  %read_ind_register11.i283 = getelementptr inbounds %struct.cgs_ops, ptr %83, i32 0, i32 2
  %86 = ptrtoint ptr %read_ind_register11.i283 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %read_ind_register11.i283, align 4
  %call13.i284 = tail call i32 %87(ptr noundef %81, i32 noundef 1, i32 noundef -1071644664) #15
  %or15.i = or i32 %call13.i284, 16
  tail call void %85(ptr noundef %81, i32 noundef 1, i32 noundef -1071644664, i32 noundef %or15.i) #15
  %88 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %device48, align 4
  %90 = ptrtoint ptr %89 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %89, align 4
  %write_ind_register18.i = getelementptr inbounds %struct.cgs_ops, ptr %91, i32 0, i32 3
  %92 = ptrtoint ptr %write_ind_register18.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %write_ind_register18.i, align 4
  tail call void %93(ptr noundef %89, i32 noundef 1, i32 noundef -1071644248, i32 noundef 0) #15
  %94 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %device48, align 4
  %96 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %95, align 4
  %write_ind_register18.1.i = getelementptr inbounds %struct.cgs_ops, ptr %97, i32 0, i32 3
  %98 = ptrtoint ptr %write_ind_register18.1.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %write_ind_register18.1.i, align 4
  tail call void %99(ptr noundef %95, i32 noundef 1, i32 noundef -1071644244, i32 noundef 0) #15
  %100 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %device48, align 4
  %102 = ptrtoint ptr %101 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %101, align 4
  %write_ind_register18.2.i = getelementptr inbounds %struct.cgs_ops, ptr %103, i32 0, i32 3
  %104 = ptrtoint ptr %write_ind_register18.2.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %write_ind_register18.2.i, align 4
  tail call void %105(ptr noundef %101, i32 noundef 1, i32 noundef -1071644240, i32 noundef 0) #15
  %106 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %device48, align 4
  %108 = ptrtoint ptr %107 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %107, align 4
  %write_ind_register18.3.i = getelementptr inbounds %struct.cgs_ops, ptr %109, i32 0, i32 3
  %110 = ptrtoint ptr %write_ind_register18.3.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %write_ind_register18.3.i, align 4
  tail call void %111(ptr noundef %107, i32 noundef 1, i32 noundef -1071644236, i32 noundef 0) #15
  %112 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %device48, align 4
  %114 = ptrtoint ptr %113 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %113, align 4
  %write_ind_register18.4.i = getelementptr inbounds %struct.cgs_ops, ptr %115, i32 0, i32 3
  %116 = ptrtoint ptr %write_ind_register18.4.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %write_ind_register18.4.i, align 4
  tail call void %117(ptr noundef %113, i32 noundef 1, i32 noundef -1071644232, i32 noundef 0) #15
  %118 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %device48, align 4
  %120 = ptrtoint ptr %119 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %119, align 4
  %write_ind_register18.5.i = getelementptr inbounds %struct.cgs_ops, ptr %121, i32 0, i32 3
  %122 = ptrtoint ptr %write_ind_register18.5.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %write_ind_register18.5.i, align 4
  tail call void %123(ptr noundef %119, i32 noundef 1, i32 noundef -1071644228, i32 noundef 0) #15
  %124 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %device48, align 4
  %126 = ptrtoint ptr %125 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %125, align 4
  %write_ind_register18.6.i = getelementptr inbounds %struct.cgs_ops, ptr %127, i32 0, i32 3
  %128 = ptrtoint ptr %write_ind_register18.6.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %write_ind_register18.6.i, align 4
  tail call void %129(ptr noundef %125, i32 noundef 1, i32 noundef -1071644224, i32 noundef 0) #15
  %130 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %device48, align 4
  %132 = ptrtoint ptr %131 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %131, align 4
  %write_ind_register18.7.i = getelementptr inbounds %struct.cgs_ops, ptr %133, i32 0, i32 3
  %134 = ptrtoint ptr %write_ind_register18.7.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %write_ind_register18.7.i, align 4
  tail call void %135(ptr noundef %131, i32 noundef 1, i32 noundef -1071644220, i32 noundef 0) #15
  %call.i285 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 132, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i285)
  %cmp168 = icmp eq i32 %call.i285, 0
  br i1 %cmp168, label %do.end149.do.end181_crit_edge, label %if.then169

do.end149.do.end181_crit_edge:                    ; preds = %do.end149
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end181

if.then169:                                       ; preds = %do.end149
  %call170 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.296, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call170)
  %tobool171.not = icmp eq i32 %call170, 0
  br i1 %tobool171.not, label %if.then169.do.end181_crit_edge, label %do.end175

if.then169.do.end181_crit_edge:                   ; preds = %if.then169
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end181

do.end175:                                        ; preds = %if.then169
  call void @__sanitizer_cov_trace_pc() #17
  %call177 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.299) #18
  br label %do.end181

do.end181:                                        ; preds = %do.end175, %if.then169.do.end181_crit_edge, %do.end149.do.end181_crit_edge
  %result.9 = phi i32 [ %result.7, %do.end149.do.end181_crit_edge ], [ %call.i285, %do.end175 ], [ %call.i285, %if.then169.do.end181_crit_edge ]
  %call182 = tail call i32 @smum_stop_smc(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call182)
  %cmp184 = icmp eq i32 %call182, 0
  br i1 %cmp184, label %do.end181.do.end197_crit_edge, label %if.then185

do.end181.do.end197_crit_edge:                    ; preds = %do.end181
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end197

if.then185:                                       ; preds = %do.end181
  %call186 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.300, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call186)
  %tobool187.not = icmp eq i32 %call186, 0
  br i1 %tobool187.not, label %if.then185.do.end197_crit_edge, label %do.end191

if.then185.do.end197_crit_edge:                   ; preds = %if.then185
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end197

do.end191:                                        ; preds = %if.then185
  call void @__sanitizer_cov_trace_pc() #17
  %call193 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.303) #18
  br label %do.end197

do.end197:                                        ; preds = %do.end191, %if.then185.do.end197_crit_edge, %do.end181.do.end197_crit_edge
  %result.10 = phi i32 [ %result.9, %do.end181.do.end197_crit_edge ], [ %call182, %do.end191 ], [ %call182, %if.then185.do.end197_crit_edge ]
  %136 = ptrtoint ptr %device48 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %device48, align 4
  %138 = ptrtoint ptr %137 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %137, align 4
  %read_ind_register.i287 = getelementptr inbounds %struct.cgs_ops, ptr %139, i32 0, i32 2
  %140 = ptrtoint ptr %read_ind_register.i287 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %read_ind_register.i287, align 4
  %call.i288 = tail call i32 %141(ptr noundef %137, i32 noundef 1, i32 noundef -2147482588) #15
  %and.i289 = lshr i32 %call.i288, 8
  %shr.i = and i32 %and.i289, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %shr.i)
  %cmp.i290 = icmp eq i32 %shr.i, 10
  br i1 %cmp.i290, label %do.end197.do.end213_crit_edge, label %smu7_force_switch_to_arbf0.exit

do.end197.do.end213_crit_edge:                    ; preds = %do.end197
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end213

smu7_force_switch_to_arbf0.exit:                  ; preds = %do.end197
  %call2.i = tail call fastcc i32 @smu7_copy_and_switch_arb_sets(ptr noundef %hwmgr, i32 noundef %shr.i, i32 noundef 10) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %cmp200 = icmp eq i32 %call2.i, 0
  br i1 %cmp200, label %smu7_force_switch_to_arbf0.exit.do.end213_crit_edge, label %if.then201

smu7_force_switch_to_arbf0.exit.do.end213_crit_edge: ; preds = %smu7_force_switch_to_arbf0.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end213

if.then201:                                       ; preds = %smu7_force_switch_to_arbf0.exit
  %call202 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_disable_dpm_tasks._rs.304, ptr noundef nonnull @__func__.smu7_disable_dpm_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call202)
  %tobool203.not = icmp eq i32 %call202, 0
  br i1 %tobool203.not, label %if.then201.do.end213_crit_edge, label %do.end207

if.then201.do.end213_crit_edge:                   ; preds = %if.then201
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end213

do.end207:                                        ; preds = %if.then201
  call void @__sanitizer_cov_trace_pc() #17
  %call209 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.307) #18
  br label %do.end213

do.end213:                                        ; preds = %do.end207, %if.then201.do.end213_crit_edge, %smu7_force_switch_to_arbf0.exit.do.end213_crit_edge, %do.end197.do.end213_crit_edge
  %result.11 = phi i32 [ %result.10, %smu7_force_switch_to_arbf0.exit.do.end213_crit_edge ], [ %call2.i, %do.end207 ], [ %call2.i, %if.then201.do.end213_crit_edge ], [ %result.10, %do.end197.do.end213_crit_edge ]
  ret i32 %result.11
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_dpm_patch_boot_state(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef writeonly %hw_ps) #0 align 64 {
entry:
  %size = alloca i16, align 2
  %frev = alloca i8, align 1
  %crev = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %size) #15
  %2 = ptrtoint ptr %size to i32
  call void @__asan_store2_noabort(i32 %2)
  store i16 -1, ptr %size, align 2, !annotation !822
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %frev) #15
  %3 = ptrtoint ptr %frev to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 -1, ptr %frev, align 1, !annotation !822
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %crev) #15
  %4 = ptrtoint ptr %crev to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 -1, ptr %crev, align 1, !annotation !822
  %5 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %hwmgr, align 4
  %call = call ptr @smu_atom_get_data_table(ptr noundef %6, i32 noundef 4, ptr noundef nonnull %size, ptr noundef nonnull %frev, ptr noundef nonnull %crev) #15
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %ulDefaultEngineClock = getelementptr inbounds %struct._ATOM_FIRMWARE_INFO_V2_2, ptr %call, i32 0, i32 2
  %7 = ptrtoint ptr %ulDefaultEngineClock to i32
  call void @__asan_loadN_noabort(i32 %7, i32 4)
  %8 = load i32, ptr %ulDefaultEngineClock, align 1
  %9 = call i32 @llvm.bswap.i32(i32 %8)
  %vbios_boot_state = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31
  %sclk_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 4
  %10 = ptrtoint ptr %sclk_bootup_value to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %sclk_bootup_value, align 4
  %ulDefaultMemoryClock = getelementptr inbounds %struct._ATOM_FIRMWARE_INFO_V2_2, ptr %call, i32 0, i32 3
  %11 = ptrtoint ptr %ulDefaultMemoryClock to i32
  call void @__asan_loadN_noabort(i32 %11, i32 4)
  %12 = load i32, ptr %ulDefaultMemoryClock, align 1
  %13 = call i32 @llvm.bswap.i32(i32 %12)
  %mclk_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 5
  %14 = ptrtoint ptr %mclk_bootup_value to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %mclk_bootup_value, align 4
  %usBootUpMVDDCVoltage = getelementptr inbounds %struct._ATOM_FIRMWARE_INFO_V2_2, ptr %call, i32 0, i32 34
  %15 = ptrtoint ptr %usBootUpMVDDCVoltage to i32
  call void @__asan_loadN_noabort(i32 %15, i32 2)
  %16 = load i16, ptr %usBootUpMVDDCVoltage, align 1
  %17 = call i16 @llvm.bswap.i16(i16 %16)
  %18 = ptrtoint ptr %vbios_boot_state to i32
  call void @__asan_store2_noabort(i32 %18)
  store i16 %17, ptr %vbios_boot_state, align 4
  %usBootUpVDDCVoltage = getelementptr inbounds %struct._ATOM_FIRMWARE_INFO_V2_2, ptr %call, i32 0, i32 13
  %19 = ptrtoint ptr %usBootUpVDDCVoltage to i32
  call void @__asan_loadN_noabort(i32 %19, i32 2)
  %20 = load i16, ptr %usBootUpVDDCVoltage, align 1
  %21 = call i16 @llvm.bswap.i16(i16 %20)
  %vddc_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 1
  %22 = ptrtoint ptr %vddc_bootup_value to i32
  call void @__asan_store2_noabort(i32 %22)
  store i16 %21, ptr %vddc_bootup_value, align 2
  %usBootUpVDDCIVoltage = getelementptr inbounds %struct._ATOM_FIRMWARE_INFO_V2_2, ptr %call, i32 0, i32 25
  %23 = ptrtoint ptr %usBootUpVDDCIVoltage to i32
  call void @__asan_loadN_noabort(i32 %23, i32 2)
  %24 = load i16, ptr %usBootUpVDDCIVoltage, align 1
  %25 = call i16 @llvm.bswap.i16(i16 %24)
  %vddci_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 2
  %26 = ptrtoint ptr %vddci_bootup_value to i32
  call void @__asan_store2_noabort(i32 %26)
  store i16 %25, ptr %vddci_bootup_value, align 4
  %device.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %27 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %device.i, align 4
  %29 = ptrtoint ptr %28 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %28, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %30, i32 0, i32 2
  %31 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = call i32 %32(ptr noundef %28, i32 noundef 0, i32 noundef 268501156) #15
  %33 = trunc i32 %call.i to i16
  %34 = lshr i16 %33, 13
  %conv.i = and i16 %34, 3
  %pcie_gen_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 6
  %35 = ptrtoint ptr %pcie_gen_bootup_value to i32
  call void @__asan_store2_noabort(i32 %35)
  store i16 %conv.i, ptr %pcie_gen_bootup_value, align 4
  %36 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %device.i, align 4
  %38 = ptrtoint ptr %37 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %37, align 4
  %read_ind_register.i51 = getelementptr inbounds %struct.cgs_ops, ptr %39, i32 0, i32 2
  %40 = ptrtoint ptr %read_ind_register.i51 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %read_ind_register.i51, align 4
  %call.i52 = call i32 %41(ptr noundef %37, i32 noundef 0, i32 noundef 268501154) #15
  %and.i = lshr i32 %call.i52, 4
  %shr.i = and i32 %and.i, 7
  %call9.i = call zeroext i8 @decode_pcie_lane_width(i32 noundef %shr.i) #15
  %conv = zext i8 %call9.i to i16
  %pcie_lane_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 7
  %42 = ptrtoint ptr %pcie_lane_bootup_value to i32
  call void @__asan_store2_noabort(i32 %42)
  store i16 %conv, ptr %pcie_lane_bootup_value, align 2
  %43 = ptrtoint ptr %mclk_bootup_value to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %mclk_bootup_value, align 4
  %performance_levels = getelementptr inbounds %struct.smu7_power_state, ptr %hw_ps, i32 0, i32 7
  %45 = ptrtoint ptr %performance_levels to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %performance_levels, align 4
  %46 = ptrtoint ptr %sclk_bootup_value to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %sclk_bootup_value, align 4
  %engine_clock = getelementptr inbounds %struct.smu7_power_state, ptr %hw_ps, i32 0, i32 7, i32 0, i32 1
  %48 = ptrtoint ptr %engine_clock to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %47, ptr %engine_clock, align 4
  %49 = ptrtoint ptr %pcie_gen_bootup_value to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %pcie_gen_bootup_value, align 4
  %pcie_gen = getelementptr inbounds %struct.smu7_power_state, ptr %hw_ps, i32 0, i32 7, i32 0, i32 2
  %51 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_store2_noabort(i32 %51)
  store i16 %50, ptr %pcie_gen, align 4
  %52 = load i16, ptr %pcie_lane_bootup_value, align 2
  %pcie_lane = getelementptr inbounds %struct.smu7_power_state, ptr %hw_ps, i32 0, i32 7, i32 0, i32 3
  %53 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_store2_noabort(i32 %53)
  store i16 %52, ptr %pcie_lane, align 2
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %crev) #15
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %frev) #15
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %size) #15
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_pp_table_entry(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %pp_table_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %0 = ptrtoint ptr %pp_table_version to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pp_table_version, align 4
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.501)
  switch i32 %1, label %entry.return_crit_edge [
    i32 0, label %if.then
    i32 1, label %if.then3
  ]

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @smu7_get_pp_table_entry_v0(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state)
  br label %return

if.then3:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @smu7_get_pp_table_entry_v1(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state)
  br label %return

return:                                           ; preds = %if.then3, %if.then, %entry.return_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_number_of_powerplay_table_entries(ptr noundef %hwmgr) #0 align 64 {
entry:
  %ret = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ret) #15
  %0 = ptrtoint ptr %ret to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %ret, align 4
  %pp_table_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %1 = ptrtoint ptr %pp_table_version to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %pp_table_version, align 4
  %3 = zext i32 %2 to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values.502)
  switch i32 %2, label %entry.cleanup_crit_edge [
    i32 0, label %if.then
    i32 1, label %if.then3
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then:                                          ; preds = %entry
  %call = call i32 @pp_tables_get_num_of_entries(ptr noundef %hwmgr, ptr noundef nonnull %ret) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %cond.false, label %if.then.cleanup_crit_edge

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

cond.false:                                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %4 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %ret, align 4
  br label %cleanup

if.then3:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call4 = tail call i32 @get_number_of_powerplay_table_entries_v1_0(ptr noundef %hwmgr) #15
  br label %cleanup

cleanup:                                          ; preds = %if.then3, %cond.false, %if.then.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4, %if.then3 ], [ %5, %cond.false ], [ 0, %if.then.cleanup_crit_edge ], [ 0, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ret) #15
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_powerdown_uvd(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @smu7_powergate_vce(ptr noundef, i1 noundef zeroext) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @smu7_powergate_uvd(ptr noundef, i1 noundef zeroext) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_dpm_get_mclk(ptr noundef readonly %hwmgr, i1 noundef zeroext %low) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %hwmgr, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %if.end.cleanup_crit_edge, label %if.end3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end3:                                          ; preds = %if.end
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %if.end3.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_smu7_power_state.exit_crit_edge ]
  br i1 %low, label %if.then4, label %if.else

if.then4:                                         ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  %performance_levels = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7
  br label %cleanup.sink.split

if.else:                                          ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %4 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %5 to i32
  %sub = add nsw i32 %conv, -1
  %arrayidx6 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %sub
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %if.else, %if.then4
  %arrayidx6.sink = phi ptr [ %arrayidx6, %if.else ], [ %performance_levels, %if.then4 ]
  %6 = ptrtoint ptr %arrayidx6.sink to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx6.sink, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %7, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_dpm_get_sclk(ptr noundef readonly %hwmgr, i1 noundef zeroext %low) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %hwmgr, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %if.end.cleanup_crit_edge, label %if.end3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end3:                                          ; preds = %if.end
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %if.end3.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_smu7_power_state.exit_crit_edge ]
  br i1 %low, label %cast_phw_smu7_power_state.exit.cleanup.sink.split_crit_edge, label %if.else

cast_phw_smu7_power_state.exit.cleanup.sink.split_crit_edge: ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

if.else:                                          ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %4 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %5 to i32
  %sub = add nsw i32 %conv, -1
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %if.else, %cast_phw_smu7_power_state.exit.cleanup.sink.split_crit_edge
  %sub.sink = phi i32 [ %sub, %if.else ], [ 0, %cast_phw_smu7_power_state.exit.cleanup.sink.split_crit_edge ]
  %engine_clock7 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %sub.sink, i32 1
  %6 = ptrtoint ptr %engine_clock7 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %engine_clock7, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %7, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_power_state_tasks(ptr noundef %hwmgr, ptr nocapture noundef readonly %input) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pnew_state.i = getelementptr inbounds %struct.phm_set_power_state_input, ptr %input, i32 0, i32 1
  %2 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pnew_state.i, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i.i = icmp eq i32 %5, 538116871
  br i1 %cmp.i.i, label %entry.cast_const_phw_smu7_power_state.exit.i_crit_edge, label %if.then.i.i

entry.cast_const_phw_smu7_power_state.exit.i_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i

if.then.i.i:                                      ; preds = %entry
  %call.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i.cast_const_phw_smu7_power_state.exit.i_crit_edge, label %do.end.i.i

if.then.i.i.cast_const_phw_smu7_power_state.exit.i_crit_edge: ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i

do.end.i.i:                                       ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit.i

cast_const_phw_smu7_power_state.exit.i:           ; preds = %do.end.i.i, %if.then.i.i.cast_const_phw_smu7_power_state.exit.i_crit_edge, %entry.cast_const_phw_smu7_power_state.exit.i_crit_edge
  %retval.0.i.i = phi ptr [ null, %do.end.i.i ], [ null, %if.then.i.i.cast_const_phw_smu7_power_state.exit.i_crit_edge ], [ %3, %entry.cast_const_phw_smu7_power_state.exit.i_crit_edge ]
  %6 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %backend, align 4
  %performance_level_count.i = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i, i32 0, i32 4
  %8 = ptrtoint ptr %performance_level_count.i to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %performance_level_count.i, align 4
  %conv.i = zext i16 %9 to i32
  %sub.i = add nsw i32 %conv.i, -1
  %arrayidx.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i, i32 0, i32 7, i32 %sub.i
  %engine_clock.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i, i32 0, i32 7, i32 %sub.i, i32 1
  %10 = ptrtoint ptr %engine_clock.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %engine_clock.i, align 4
  %mclk_table3.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %7, i32 0, i32 1
  %12 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx.i, align 4
  %14 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %7, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp3.not.i = icmp eq i32 %15, 0
  br i1 %cmp3.not.i, label %cast_const_phw_smu7_power_state.exit.i.if.then16.i_crit_edge, label %cast_const_phw_smu7_power_state.exit.i.for.body.i_crit_edge

cast_const_phw_smu7_power_state.exit.i.for.body.i_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit.i
  br label %for.body.i

cast_const_phw_smu7_power_state.exit.i.if.then16.i_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then16.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %cast_const_phw_smu7_power_state.exit.i.for.body.i_crit_edge
  %i.04.i = phi i32 [ %inc.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %cast_const_phw_smu7_power_state.exit.i.for.body.i_crit_edge ]
  %value.i = getelementptr %struct.smu7_single_dpm_table, ptr %7, i32 0, i32 1, i32 %i.04.i, i32 1
  %16 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %value.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %17)
  %cmp11.i = icmp eq i32 %11, %17
  br i1 %cmp11.i, label %if.else.i, label %for.inc.i

for.inc.i:                                        ; preds = %for.body.i
  %inc.i = add nuw i32 %i.04.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %15
  br i1 %exitcond.not.i, label %if.then16.loopexit.i, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

if.then16.loopexit.i:                             ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  %phi.bo.i = add i32 %15, -1
  br label %if.then16.i

if.then16.i:                                      ; preds = %if.then16.loopexit.i, %cast_const_phw_smu7_power_state.exit.i.if.then16.i_crit_edge
  %i.0.lcssa.i = phi i32 [ -1, %cast_const_phw_smu7_power_state.exit.i.if.then16.i_crit_edge ], [ %phi.bo.i, %if.then16.loopexit.i ]
  %value20.i = getelementptr %struct.smu7_single_dpm_table, ptr %7, i32 0, i32 1, i32 %i.0.lcssa.i, i32 1
  %18 = ptrtoint ptr %value20.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %value20.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %19)
  %cmp21.i = icmp ugt i32 %11, %19
  br i1 %cmp21.i, label %if.then23.i, label %if.then16.i.if.end42.i_crit_edge

if.then16.i.if.end42.i_crit_edge:                 ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then23.i:                                      ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 71
  %20 = ptrtoint ptr %need_update_smu7_dpm_table.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %need_update_smu7_dpm_table.i, align 4
  %or.i = or i32 %21, 1
  store i32 %or.i, ptr %need_update_smu7_dpm_table.i, align 4
  %22 = ptrtoint ptr %value20.i to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %11, ptr %value20.i, align 4
  br label %if.end42.i

if.else.i:                                        ; preds = %for.body.i
  %display_timing.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 68
  %23 = ptrtoint ptr %display_timing.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %display_timing.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2499, i32 %24)
  %cmp36.i = icmp ugt i32 %24, 2499
  br i1 %cmp36.i, label %if.then38.i, label %if.else.i.if.end42.i_crit_edge

if.else.i.if.end42.i_crit_edge:                   ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42.i

if.then38.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table39.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 71
  %25 = ptrtoint ptr %need_update_smu7_dpm_table39.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %need_update_smu7_dpm_table39.i, align 4
  %or40.i = or i32 %26, 4
  store i32 %or40.i, ptr %need_update_smu7_dpm_table39.i, align 4
  br label %if.end42.i

if.end42.i:                                       ; preds = %if.then38.i, %if.else.i.if.end42.i_crit_edge, %if.then23.i, %if.then16.i.if.end42.i_crit_edge
  %27 = ptrtoint ptr %mclk_table3.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %mclk_table3.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %28)
  %cmp455.not.i = icmp eq i32 %28, 0
  br i1 %cmp455.not.i, label %if.end42.i.if.then61.i_crit_edge, label %if.end42.i.for.body47.i_crit_edge

if.end42.i.for.body47.i_crit_edge:                ; preds = %if.end42.i
  br label %for.body47.i

if.end42.i.if.then61.i_crit_edge:                 ; preds = %if.end42.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then61.i

for.body47.i:                                     ; preds = %for.inc55.i.for.body47.i_crit_edge, %if.end42.i.for.body47.i_crit_edge
  %i.16.i = phi i32 [ %inc56.i, %for.inc55.i.for.body47.i_crit_edge ], [ 0, %if.end42.i.for.body47.i_crit_edge ]
  %value50.i = getelementptr %struct.smu7_dpm_table, ptr %7, i32 0, i32 1, i32 1, i32 %i.16.i, i32 1
  %29 = ptrtoint ptr %value50.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %value50.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %13, i32 %30)
  %cmp51.i = icmp eq i32 %13, %30
  br i1 %cmp51.i, label %for.body47.i.if.end76.i_crit_edge, label %for.inc55.i

for.body47.i.if.end76.i_crit_edge:                ; preds = %for.body47.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end76.i

for.inc55.i:                                      ; preds = %for.body47.i
  %inc56.i = add nuw i32 %i.16.i, 1
  %exitcond8.not.i = icmp eq i32 %inc56.i, %28
  br i1 %exitcond8.not.i, label %if.then61.loopexit.i, label %for.inc55.i.for.body47.i_crit_edge

for.inc55.i.for.body47.i_crit_edge:               ; preds = %for.inc55.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body47.i

if.then61.loopexit.i:                             ; preds = %for.inc55.i
  call void @__sanitizer_cov_trace_pc() #17
  %phi.bo9.i = add i32 %28, -1
  br label %if.then61.i

if.then61.i:                                      ; preds = %if.then61.loopexit.i, %if.end42.i.if.then61.i_crit_edge
  %i.1.lcssa.i = phi i32 [ -1, %if.end42.i.if.then61.i_crit_edge ], [ %phi.bo9.i, %if.then61.loopexit.i ]
  %value65.i = getelementptr %struct.smu7_dpm_table, ptr %7, i32 0, i32 1, i32 1, i32 %i.1.lcssa.i, i32 1
  %31 = ptrtoint ptr %value65.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %value65.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %13, i32 %32)
  %cmp66.i = icmp ugt i32 %13, %32
  br i1 %cmp66.i, label %if.then68.i, label %if.then61.i.if.end76.i_crit_edge

if.then61.i.if.end76.i_crit_edge:                 ; preds = %if.then61.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end76.i

if.then68.i:                                      ; preds = %if.then61.i
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table69.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 71
  %33 = ptrtoint ptr %need_update_smu7_dpm_table69.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %need_update_smu7_dpm_table69.i, align 4
  %or70.i = or i32 %34, 2
  store i32 %or70.i, ptr %need_update_smu7_dpm_table69.i, align 4
  %35 = ptrtoint ptr %value65.i to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %13, ptr %value65.i, align 4
  br label %if.end76.i

if.end76.i:                                       ; preds = %if.then68.i, %if.then61.i.if.end76.i_crit_edge, %for.body47.i.if.end76.i_crit_edge
  %num_existing_displays.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 68, i32 1
  %36 = ptrtoint ptr %num_existing_displays.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %num_existing_displays.i, align 4
  %display_config.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %38 = ptrtoint ptr %display_config.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %display_config.i, align 4
  %num_display.i = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %39, i32 0, i32 4
  %40 = ptrtoint ptr %num_display.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %num_display.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %37, i32 %41)
  %cmp78.not.i = icmp eq i32 %37, %41
  br i1 %cmp78.not.i, label %if.end76.i.smu7_find_dpm_states_clocks_in_dpm_table.exit_crit_edge, label %if.then80.i

if.end76.i.smu7_find_dpm_states_clocks_in_dpm_table.exit_crit_edge: ; preds = %if.end76.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_find_dpm_states_clocks_in_dpm_table.exit

if.then80.i:                                      ; preds = %if.end76.i
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table81.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %7, i32 0, i32 71
  %42 = ptrtoint ptr %need_update_smu7_dpm_table81.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %need_update_smu7_dpm_table81.i, align 4
  %or82.i = or i32 %43, 8
  store i32 %or82.i, ptr %need_update_smu7_dpm_table81.i, align 4
  br label %smu7_find_dpm_states_clocks_in_dpm_table.exit

smu7_find_dpm_states_clocks_in_dpm_table.exit:    ; preds = %if.then80.i, %if.end76.i.smu7_find_dpm_states_clocks_in_dpm_table.exit_crit_edge
  %arrayidx.i220 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %44 = ptrtoint ptr %arrayidx.i220 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx.i220, align 4
  %and1.i = and i32 %45, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %smu7_find_dpm_states_clocks_in_dpm_table.exit.if.end26_crit_edge, label %if.then9

smu7_find_dpm_states_clocks_in_dpm_table.exit.if.end26_crit_edge: ; preds = %smu7_find_dpm_states_clocks_in_dpm_table.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26

if.then9:                                         ; preds = %smu7_find_dpm_states_clocks_in_dpm_table.exit
  %46 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %backend, align 4
  %48 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %pnew_state.i, align 4
  %50 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %49, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %51)
  %cmp.i.i223 = icmp eq i32 %51, 538116871
  br i1 %cmp.i.i223, label %if.then9.cast_const_phw_smu7_power_state.exit.i230_crit_edge, label %if.then.i.i226

if.then9.cast_const_phw_smu7_power_state.exit.i230_crit_edge: ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i230

if.then.i.i226:                                   ; preds = %if.then9
  %call.i.i224 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i224)
  %tobool.not.i.i225 = icmp eq i32 %call.i.i224, 0
  br i1 %tobool.not.i.i225, label %if.then.i.i226.cast_const_phw_smu7_power_state.exit.i230_crit_edge, label %do.end.i.i228

if.then.i.i226.cast_const_phw_smu7_power_state.exit.i230_crit_edge: ; preds = %if.then.i.i226
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i230

do.end.i.i228:                                    ; preds = %if.then.i.i226
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i.i227 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit.i230

cast_const_phw_smu7_power_state.exit.i230:        ; preds = %do.end.i.i228, %if.then.i.i226.cast_const_phw_smu7_power_state.exit.i230_crit_edge, %if.then9.cast_const_phw_smu7_power_state.exit.i230_crit_edge
  %retval.0.i.i229 = phi ptr [ null, %do.end.i.i228 ], [ null, %if.then.i.i226.cast_const_phw_smu7_power_state.exit.i230_crit_edge ], [ %49, %if.then9.cast_const_phw_smu7_power_state.exit.i230_crit_edge ]
  %52 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %input, align 4
  %54 = ptrtoint ptr %53 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %53, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %55)
  %cmp.i1.i = icmp eq i32 %55, 538116871
  br i1 %cmp.i1.i, label %cast_const_phw_smu7_power_state.exit.i230.cast_const_phw_smu7_power_state.exit8.i_crit_edge, label %if.then.i4.i

cast_const_phw_smu7_power_state.exit.i230.cast_const_phw_smu7_power_state.exit8.i_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit.i230
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit8.i

if.then.i4.i:                                     ; preds = %cast_const_phw_smu7_power_state.exit.i230
  %call.i2.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i2.i)
  %tobool.not.i3.i = icmp eq i32 %call.i2.i, 0
  br i1 %tobool.not.i3.i, label %if.then.i4.i.cast_const_phw_smu7_power_state.exit8.i_crit_edge, label %do.end.i6.i

if.then.i4.i.cast_const_phw_smu7_power_state.exit8.i_crit_edge: ; preds = %if.then.i4.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit8.i

do.end.i6.i:                                      ; preds = %if.then.i4.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i5.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit8.i

cast_const_phw_smu7_power_state.exit8.i:          ; preds = %do.end.i6.i, %if.then.i4.i.cast_const_phw_smu7_power_state.exit8.i_crit_edge, %cast_const_phw_smu7_power_state.exit.i230.cast_const_phw_smu7_power_state.exit8.i_crit_edge
  %retval.0.i7.i = phi ptr [ null, %do.end.i6.i ], [ null, %if.then.i4.i.cast_const_phw_smu7_power_state.exit8.i_crit_edge ], [ %53, %cast_const_phw_smu7_power_state.exit.i230.cast_const_phw_smu7_power_state.exit8.i_crit_edge ]
  %56 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %backend, align 4
  %performance_level_count.i.i = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i229, i32 0, i32 4
  %58 = ptrtoint ptr %performance_level_count.i.i to i32
  call void @__asan_load2_noabort(i32 %58)
  %59 = load i16, ptr %performance_level_count.i.i, align 4
  %conv.i.i = zext i16 %59 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %59)
  %cmp53.not.i.i = icmp eq i16 %59, 0
  br i1 %cmp53.not.i.i, label %cast_const_phw_smu7_power_state.exit8.i.for.cond5.preheader.i.i_crit_edge, label %cast_const_phw_smu7_power_state.exit8.i.for.body.i.i_crit_edge

cast_const_phw_smu7_power_state.exit8.i.for.body.i.i_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit8.i
  br label %for.body.i.i

cast_const_phw_smu7_power_state.exit8.i.for.cond5.preheader.i.i_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit8.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i.i

for.cond5.preheader.i.i:                          ; preds = %for.body.i.i.for.cond5.preheader.i.i_crit_edge, %cast_const_phw_smu7_power_state.exit8.i.for.cond5.preheader.i.i_crit_edge
  %max_sclk.0.lcssa.i.i = phi i32 [ 0, %cast_const_phw_smu7_power_state.exit8.i.for.cond5.preheader.i.i_crit_edge ], [ %64, %for.body.i.i.for.cond5.preheader.i.i_crit_edge ]
  %60 = ptrtoint ptr %57 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %57, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %cmp656.not.i.i = icmp eq i32 %61, 0
  br i1 %cmp656.not.i.i, label %for.cond5.preheader.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge, label %for.cond5.preheader.i.i.for.body8.i.i_crit_edge

for.cond5.preheader.i.i.for.body8.i.i_crit_edge:  ; preds = %for.cond5.preheader.i.i
  br label %for.body8.i.i

for.cond5.preheader.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge: ; preds = %for.cond5.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_maximum_link_speed.exit.i

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %cast_const_phw_smu7_power_state.exit8.i.for.body.i.i_crit_edge
  %max_sclk.055.i.i = phi i32 [ %64, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %cast_const_phw_smu7_power_state.exit8.i.for.body.i.i_crit_edge ]
  %i.054.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %cast_const_phw_smu7_power_state.exit8.i.for.body.i.i_crit_edge ]
  %engine_clock.i.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i229, i32 0, i32 7, i32 %i.054.i.i, i32 1
  %62 = ptrtoint ptr %engine_clock.i.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %engine_clock.i.i, align 4
  %64 = tail call i32 @llvm.umax.i32(i32 %max_sclk.055.i.i, i32 %63) #15
  %inc.i.i = add nuw nsw i32 %i.054.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %conv.i.i
  br i1 %exitcond.not.i.i, label %for.body.i.i.for.cond5.preheader.i.i_crit_edge, label %for.body.i.i.for.body.i.i_crit_edge

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i

for.body.i.i.for.cond5.preheader.i.i_crit_edge:   ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i.i

for.body8.i.i:                                    ; preds = %for.inc29.i.i.for.body8.i.i_crit_edge, %for.cond5.preheader.i.i.for.body8.i.i_crit_edge
  %i.157.i.i = phi i32 [ %inc30.i.i, %for.inc29.i.i.for.body8.i.i_crit_edge ], [ 0, %for.cond5.preheader.i.i.for.body8.i.i_crit_edge ]
  %value.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %57, i32 0, i32 1, i32 %i.157.i.i, i32 1
  %65 = ptrtoint ptr %value.i.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %value.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %66, i32 %max_sclk.0.lcssa.i.i)
  %cmp11.i.i = icmp eq i32 %66, %max_sclk.0.lcssa.i.i
  br i1 %cmp11.i.i, label %if.then13.i.i, label %for.inc29.i.i

if.then13.i.i:                                    ; preds = %for.body8.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_speed_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %57, i32 0, i32 2
  %67 = ptrtoint ptr %pcie_speed_table.i.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %pcie_speed_table.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.157.i.i, i32 %68)
  %cmp15.not.i.i = icmp ult i32 %i.157.i.i, %68
  %sub.i.i = add i32 %68, -1
  %sub.pn.i.i = select i1 %cmp15.not.i.i, i32 %i.157.i.i, i32 %sub.i.i
  %cond.in.i.i = getelementptr %struct.smu7_dpm_table, ptr %57, i32 0, i32 2, i32 1, i32 %sub.pn.i.i, i32 1
  %69 = ptrtoint ptr %cond.in.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %cond.i.i = load i32, ptr %cond.in.i.i, align 4
  %conv27.i.i = trunc i32 %cond.i.i to i16
  br label %smu7_get_maximum_link_speed.exit.i

for.inc29.i.i:                                    ; preds = %for.body8.i.i
  %inc30.i.i = add nuw i32 %i.157.i.i, 1
  %exitcond59.not.i.i = icmp eq i32 %inc30.i.i, %61
  br i1 %exitcond59.not.i.i, label %for.inc29.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge, label %for.inc29.i.i.for.body8.i.i_crit_edge

for.inc29.i.i.for.body8.i.i_crit_edge:            ; preds = %for.inc29.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body8.i.i

for.inc29.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge: ; preds = %for.inc29.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_maximum_link_speed.exit.i

smu7_get_maximum_link_speed.exit.i:               ; preds = %for.inc29.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge, %if.then13.i.i, %for.cond5.preheader.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge
  %retval.0.i9.i = phi i16 [ %conv27.i.i, %if.then13.i.i ], [ 0, %for.cond5.preheader.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge ], [ 0, %for.inc29.i.i.smu7_get_maximum_link_speed.exit.i_crit_edge ]
  %force_pcie_gen.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %47, i32 0, i32 15
  %70 = ptrtoint ptr %force_pcie_gen.i to i32
  call void @__asan_load2_noabort(i32 %70)
  %71 = load i16, ptr %force_pcie_gen.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1, i16 %71)
  %cmp.i231 = icmp eq i16 %71, -1
  br i1 %cmp.i231, label %if.then.i, label %smu7_get_maximum_link_speed.exit.i.if.end.i_crit_edge

smu7_get_maximum_link_speed.exit.i.if.end.i_crit_edge: ; preds = %smu7_get_maximum_link_speed.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

if.then.i:                                        ; preds = %smu7_get_maximum_link_speed.exit.i
  %performance_level_count.i11.i = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i7.i, i32 0, i32 4
  %72 = ptrtoint ptr %performance_level_count.i11.i to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %performance_level_count.i11.i, align 4
  %conv.i12.i = zext i16 %73 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %73)
  %cmp53.not.i13.i = icmp eq i16 %73, 0
  br i1 %cmp53.not.i13.i, label %if.then.i.for.cond5.preheader.i16.i_crit_edge, label %if.then.i.for.body.i22.i_crit_edge

if.then.i.for.body.i22.i_crit_edge:               ; preds = %if.then.i
  br label %for.body.i22.i

if.then.i.for.cond5.preheader.i16.i_crit_edge:    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i16.i

for.cond5.preheader.i16.i:                        ; preds = %for.body.i22.i.for.cond5.preheader.i16.i_crit_edge, %if.then.i.for.cond5.preheader.i16.i_crit_edge
  %max_sclk.0.lcssa.i14.i = phi i32 [ 0, %if.then.i.for.cond5.preheader.i16.i_crit_edge ], [ %76, %for.body.i22.i.for.cond5.preheader.i16.i_crit_edge ]
  br i1 %cmp656.not.i.i, label %for.cond5.preheader.i16.i.if.end.i_crit_edge, label %for.cond5.preheader.i16.i.for.body8.i26.i_crit_edge

for.cond5.preheader.i16.i.for.body8.i26.i_crit_edge: ; preds = %for.cond5.preheader.i16.i
  br label %for.body8.i26.i

for.cond5.preheader.i16.i.if.end.i_crit_edge:     ; preds = %for.cond5.preheader.i16.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

for.body.i22.i:                                   ; preds = %for.body.i22.i.for.body.i22.i_crit_edge, %if.then.i.for.body.i22.i_crit_edge
  %max_sclk.055.i17.i = phi i32 [ %76, %for.body.i22.i.for.body.i22.i_crit_edge ], [ 0, %if.then.i.for.body.i22.i_crit_edge ]
  %i.054.i18.i = phi i32 [ %inc.i20.i, %for.body.i22.i.for.body.i22.i_crit_edge ], [ 0, %if.then.i.for.body.i22.i_crit_edge ]
  %engine_clock.i19.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i7.i, i32 0, i32 7, i32 %i.054.i18.i, i32 1
  %74 = ptrtoint ptr %engine_clock.i19.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %engine_clock.i19.i, align 4
  %76 = tail call i32 @llvm.umax.i32(i32 %max_sclk.055.i17.i, i32 %75) #15
  %inc.i20.i = add nuw nsw i32 %i.054.i18.i, 1
  %exitcond.not.i21.i = icmp eq i32 %inc.i20.i, %conv.i12.i
  br i1 %exitcond.not.i21.i, label %for.body.i22.i.for.cond5.preheader.i16.i_crit_edge, label %for.body.i22.i.for.body.i22.i_crit_edge

for.body.i22.i.for.body.i22.i_crit_edge:          ; preds = %for.body.i22.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i22.i

for.body.i22.i.for.cond5.preheader.i16.i_crit_edge: ; preds = %for.body.i22.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i16.i

for.body8.i26.i:                                  ; preds = %for.inc29.i37.i.for.body8.i26.i_crit_edge, %for.cond5.preheader.i16.i.for.body8.i26.i_crit_edge
  %i.157.i23.i = phi i32 [ %inc30.i35.i, %for.inc29.i37.i.for.body8.i26.i_crit_edge ], [ 0, %for.cond5.preheader.i16.i.for.body8.i26.i_crit_edge ]
  %value.i24.i = getelementptr %struct.smu7_single_dpm_table, ptr %57, i32 0, i32 1, i32 %i.157.i23.i, i32 1
  %77 = ptrtoint ptr %value.i24.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %value.i24.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %78, i32 %max_sclk.0.lcssa.i14.i)
  %cmp11.i25.i = icmp eq i32 %78, %max_sclk.0.lcssa.i14.i
  br i1 %cmp11.i25.i, label %if.then13.i34.i, label %for.inc29.i37.i

if.then13.i34.i:                                  ; preds = %for.body8.i26.i
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_speed_table.i27.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %57, i32 0, i32 2
  %79 = ptrtoint ptr %pcie_speed_table.i27.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %pcie_speed_table.i27.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.157.i23.i, i32 %80)
  %cmp15.not.i28.i = icmp ult i32 %i.157.i23.i, %80
  %sub.i29.i = add i32 %80, -1
  %sub.pn.i30.i = select i1 %cmp15.not.i28.i, i32 %i.157.i23.i, i32 %sub.i29.i
  %cond.in.i31.i = getelementptr %struct.smu7_dpm_table, ptr %57, i32 0, i32 2, i32 1, i32 %sub.pn.i30.i, i32 1
  %81 = ptrtoint ptr %cond.in.i31.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %cond.i32.i = load i32, ptr %cond.in.i31.i, align 4
  %conv27.i33.i = trunc i32 %cond.i32.i to i16
  br label %if.end.i

for.inc29.i37.i:                                  ; preds = %for.body8.i26.i
  %inc30.i35.i = add nuw i32 %i.157.i23.i, 1
  %exitcond59.not.i36.i = icmp eq i32 %inc30.i35.i, %61
  br i1 %exitcond59.not.i36.i, label %for.inc29.i37.i.if.end.i_crit_edge, label %for.inc29.i37.i.for.body8.i26.i_crit_edge

for.inc29.i37.i.for.body8.i26.i_crit_edge:        ; preds = %for.inc29.i37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body8.i26.i

for.inc29.i37.i.if.end.i_crit_edge:               ; preds = %for.inc29.i37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

if.end.i:                                         ; preds = %for.inc29.i37.i.if.end.i_crit_edge, %if.then13.i34.i, %for.cond5.preheader.i16.i.if.end.i_crit_edge, %smu7_get_maximum_link_speed.exit.i.if.end.i_crit_edge
  %current_link_speed.0.i = phi i16 [ %71, %smu7_get_maximum_link_speed.exit.i.if.end.i_crit_edge ], [ %conv27.i33.i, %if.then13.i34.i ], [ 0, %for.cond5.preheader.i16.i.if.end.i_crit_edge ], [ 0, %for.inc29.i37.i.if.end.i_crit_edge ]
  %82 = ptrtoint ptr %force_pcie_gen.i to i32
  call void @__asan_store2_noabort(i32 %82)
  store i16 -1, ptr %force_pcie_gen.i, align 2
  %pspp_notify_required.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %47, i32 0, i32 14
  %83 = ptrtoint ptr %pspp_notify_required.i to i32
  call void @__asan_store1_noabort(i32 %83)
  store i8 0, ptr %pspp_notify_required.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %retval.0.i9.i, i16 %current_link_speed.0.i)
  %cmp9.i = icmp ugt i16 %retval.0.i9.i, %current_link_speed.0.i
  br i1 %cmp9.i, label %sw.default.i, label %if.else15.i

sw.default.i:                                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  %device.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %84 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %device.i.i, align 4
  %86 = ptrtoint ptr %85 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %85, align 4
  %read_ind_register.i.i = getelementptr inbounds %struct.cgs_ops, ptr %87, i32 0, i32 2
  %88 = ptrtoint ptr %read_ind_register.i.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %read_ind_register.i.i, align 4
  %call.i40.i = tail call i32 %89(ptr noundef %85, i32 noundef 0, i32 noundef 268501156) #15
  %90 = trunc i32 %call.i40.i to i16
  %91 = lshr i16 %90, 13
  %conv.i41.i = and i16 %91, 3
  %92 = ptrtoint ptr %force_pcie_gen.i to i32
  call void @__asan_store2_noabort(i32 %92)
  store i16 %conv.i41.i, ptr %force_pcie_gen.i, align 2
  br label %if.end26

if.else15.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_cmp2(i16 %retval.0.i9.i, i16 %current_link_speed.0.i)
  %cmp18.i = icmp ult i16 %retval.0.i9.i, %current_link_speed.0.i
  br i1 %cmp18.i, label %if.then20.i, label %if.else15.i.if.end26_crit_edge

if.else15.i.if.end26_crit_edge:                   ; preds = %if.else15.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end26

if.then20.i:                                      ; preds = %if.else15.i
  call void @__sanitizer_cov_trace_pc() #17
  %93 = ptrtoint ptr %pspp_notify_required.i to i32
  call void @__asan_store1_noabort(i32 %93)
  store i8 1, ptr %pspp_notify_required.i, align 4
  br label %if.end26

if.end26:                                         ; preds = %if.then20.i, %if.else15.i.if.end26_crit_edge, %sw.default.i, %smu7_find_dpm_states_clocks_in_dpm_table.exit.if.end26_crit_edge
  %94 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %backend, align 4
  %need_update_smu7_dpm_table.i233 = getelementptr inbounds %struct.smu7_hwmgr, ptr %95, i32 0, i32 71
  %96 = ptrtoint ptr %need_update_smu7_dpm_table.i233 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %need_update_smu7_dpm_table.i233, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %97)
  %cmp.i234 = icmp eq i32 %97, 0
  br i1 %cmp.i234, label %if.end26.do.end42_crit_edge, label %if.end.i235

if.end26.do.end42_crit_edge:                      ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

if.end.i235:                                      ; preds = %if.end26
  %sclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %95, i32 0, i32 72
  %98 = ptrtoint ptr %sclk_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %sclk_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %99)
  %cmp1.i = icmp ne i32 %99, 0
  %and.i = and i32 %97, 5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  %or.cond.i = select i1 %cmp1.i, i1 true, i1 %tobool.not.i
  br i1 %or.cond.i, label %if.end.i235.if.end33.i_crit_edge, label %do.body.i

if.end.i235.if.end33.i_crit_edge:                 ; preds = %if.end.i235
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33.i

do.body.i:                                        ; preds = %if.end.i235
  %call.i = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call.i, label %do.body.i.do.body16.i_crit_edge, label %if.then6.i

do.body.i.do.body16.i_crit_edge:                  ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body16.i

if.then6.i:                                       ; preds = %do.body.i
  %call7.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_freeze_sclk_mclk_dpm._rs, ptr noundef nonnull @__func__.smu7_freeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7.i)
  %tobool8.not.i = icmp eq i32 %call7.i, 0
  br i1 %tobool8.not.i, label %if.then6.i.do.body16.i_crit_edge, label %do.end.i

if.then6.i.do.body16.i_crit_edge:                 ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body16.i

do.end.i:                                         ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #17
  %call11.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.375) #18
  br label %do.body16.i

do.body16.i:                                      ; preds = %do.end.i, %if.then6.i.do.body16.i_crit_edge, %do.body.i.do.body16.i_crit_edge
  %call17.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 393, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i)
  %cmp18.i236 = icmp eq i32 %call17.i, 0
  br i1 %cmp18.i236, label %do.body16.i.if.end33.i_crit_edge, label %if.then20.i237

do.body16.i.if.end33.i_crit_edge:                 ; preds = %do.body16.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33.i

if.then20.i237:                                   ; preds = %do.body16.i
  %call21.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_freeze_sclk_mclk_dpm._rs.376, ptr noundef nonnull @__func__.smu7_freeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21.i)
  %tobool22.not.i = icmp eq i32 %call21.i, 0
  br i1 %tobool22.not.i, label %if.then20.i237.if.then30_crit_edge, label %if.then20.i237.cleanup.sink.split.i_crit_edge

if.then20.i237.cleanup.sink.split.i_crit_edge:    ; preds = %if.then20.i237
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i

if.then20.i237.if.then30_crit_edge:               ; preds = %if.then20.i237
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then30

if.end33.i:                                       ; preds = %do.body16.i.if.end33.i_crit_edge, %if.end.i235.if.end33.i_crit_edge
  %mclk_dpm_key_disabled.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %95, i32 0, i32 73
  %100 = ptrtoint ptr %mclk_dpm_key_disabled.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %mclk_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %101)
  %cmp34.i = icmp eq i32 %101, 0
  br i1 %cmp34.i, label %land.lhs.true36.i, label %if.end33.i.do.end42_crit_edge

if.end33.i.do.end42_crit_edge:                    ; preds = %if.end33.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

land.lhs.true36.i:                                ; preds = %if.end33.i
  %mclk_ignore_signal.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %95, i32 0, i32 34
  %102 = ptrtoint ptr %mclk_ignore_signal.i to i32
  call void @__asan_load1_noabort(i32 %102)
  %103 = load i8, ptr %mclk_ignore_signal.i, align 2, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %103)
  %tobool37.not.i = icmp eq i8 %103, 0
  br i1 %tobool37.not.i, label %land.lhs.true38.i, label %land.lhs.true36.i.do.end42_crit_edge

land.lhs.true36.i.do.end42_crit_edge:             ; preds = %land.lhs.true36.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

land.lhs.true38.i:                                ; preds = %land.lhs.true36.i
  %104 = ptrtoint ptr %need_update_smu7_dpm_table.i233 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %need_update_smu7_dpm_table.i233, align 4
  %and40.i = and i32 %105, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and40.i)
  %tobool41.not.i = icmp eq i32 %and40.i, 0
  br i1 %tobool41.not.i, label %land.lhs.true38.i.do.end42_crit_edge, label %do.body43.i

land.lhs.true38.i.do.end42_crit_edge:             ; preds = %land.lhs.true38.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

do.body43.i:                                      ; preds = %land.lhs.true38.i
  %call44.i = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call44.i, label %do.body43.i.do.body61.i_crit_edge, label %if.then48.i

do.body43.i.do.body61.i_crit_edge:                ; preds = %do.body43.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body61.i

if.then48.i:                                      ; preds = %do.body43.i
  %call49.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_freeze_sclk_mclk_dpm._rs.380, ptr noundef nonnull @__func__.smu7_freeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i)
  %tobool50.not.i = icmp eq i32 %call49.i, 0
  br i1 %tobool50.not.i, label %if.then48.i.do.body61.i_crit_edge, label %do.end54.i

if.then48.i.do.body61.i_crit_edge:                ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body61.i

do.end54.i:                                       ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #17
  %call56.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.383) #18
  br label %do.body61.i

do.body61.i:                                      ; preds = %do.end54.i, %if.then48.i.do.body61.i_crit_edge, %do.body43.i.do.body61.i_crit_edge
  %call62.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 395, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62.i)
  %cmp63.i = icmp eq i32 %call62.i, 0
  br i1 %cmp63.i, label %do.body61.i.do.end42_crit_edge, label %if.then65.i

do.body61.i.do.end42_crit_edge:                   ; preds = %do.body61.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

if.then65.i:                                      ; preds = %do.body61.i
  %call66.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_freeze_sclk_mclk_dpm._rs.384, ptr noundef nonnull @__func__.smu7_freeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call66.i)
  %tobool67.not.i = icmp eq i32 %call66.i, 0
  br i1 %tobool67.not.i, label %if.then65.i.if.then30_crit_edge, label %if.then65.i.cleanup.sink.split.i_crit_edge

if.then65.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then65.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i

if.then65.i.if.then30_crit_edge:                  ; preds = %if.then65.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then30

cleanup.sink.split.i:                             ; preds = %if.then65.i.cleanup.sink.split.i_crit_edge, %if.then20.i237.cleanup.sink.split.i_crit_edge
  %.str.387.sink.i = phi ptr [ @.str.379, %if.then20.i237.cleanup.sink.split.i_crit_edge ], [ @.str.387, %if.then65.i.cleanup.sink.split.i_crit_edge ]
  %call73.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.387.sink.i) #18
  br label %if.then30

if.then30:                                        ; preds = %cleanup.sink.split.i, %if.then65.i.if.then30_crit_edge, %if.then20.i237.if.then30_crit_edge
  %call31 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.339, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %if.then30.do.end42_crit_edge, label %do.end36

if.then30.do.end42_crit_edge:                     ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42

do.end36:                                         ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #17
  %call38 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.342) #18
  br label %do.end42

do.end42:                                         ; preds = %do.end36, %if.then30.do.end42_crit_edge, %do.body61.i.do.end42_crit_edge, %land.lhs.true38.i.do.end42_crit_edge, %land.lhs.true36.i.do.end42_crit_edge, %if.end33.i.do.end42_crit_edge, %if.end26.do.end42_crit_edge
  %result.2 = phi i32 [ -22, %do.end36 ], [ -22, %if.then30.do.end42_crit_edge ], [ 0, %if.end26.do.end42_crit_edge ], [ 0, %do.body61.i.do.end42_crit_edge ], [ 0, %land.lhs.true38.i.do.end42_crit_edge ], [ 0, %land.lhs.true36.i.do.end42_crit_edge ], [ 0, %if.end33.i.do.end42_crit_edge ]
  %106 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %backend, align 4
  %need_update_smu7_dpm_table.i239 = getelementptr inbounds %struct.smu7_hwmgr, ptr %107, i32 0, i32 71
  %108 = ptrtoint ptr %need_update_smu7_dpm_table.i239 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %need_update_smu7_dpm_table.i239, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %109)
  %cmp.i240 = icmp eq i32 %109, 0
  br i1 %cmp.i240, label %do.end42.do.end58_crit_edge, label %if.end.i244

do.end42.do.end58_crit_edge:                      ; preds = %do.end42
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end58

if.end.i244:                                      ; preds = %do.end42
  %od_enabled.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %110 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %110)
  %111 = load i8, ptr %od_enabled.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %111)
  %tobool.not.i241 = icmp eq i8 %111, 0
  %and.i242 = and i32 %109, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i242)
  %tobool3.not.i = icmp eq i32 %and.i242, 0
  %or.cond.i243 = select i1 %tobool.not.i241, i1 true, i1 %tobool3.not.i
  br i1 %or.cond.i243, label %if.end.i244.if.end16.i_crit_edge, label %for.cond.preheader.i

if.end.i244.if.end16.i_crit_edge:                 ; preds = %if.end.i244
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end16.i

for.cond.preheader.i:                             ; preds = %if.end.i244
  %112 = ptrtoint ptr %107 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %107, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %113)
  %cmp61.not.i = icmp eq i32 %113, 0
  br i1 %cmp61.not.i, label %for.cond.preheader.i.if.end16thread-pre-split.i_crit_edge, label %for.cond.preheader.i.for.body.i248_crit_edge

for.cond.preheader.i.for.body.i248_crit_edge:     ; preds = %for.cond.preheader.i
  br label %for.body.i248

for.cond.preheader.i.if.end16thread-pre-split.i_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end16thread-pre-split.i

for.body.i248:                                    ; preds = %for.body.i248.for.body.i248_crit_edge, %for.cond.preheader.i.for.body.i248_crit_edge
  %count.02.i = phi i32 [ %inc.i247, %for.body.i248.for.body.i248_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i248_crit_edge ]
  %arrayidx.i245 = getelementptr %struct.smu7_hwmgr, ptr %107, i32 0, i32 2, i32 0, i32 4, i32 %count.02.i
  %enabled.i = getelementptr %struct.smu7_hwmgr, ptr %107, i32 0, i32 2, i32 0, i32 4, i32 %count.02.i, i32 2
  %114 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %114)
  %115 = load i8, ptr %enabled.i, align 4, !range !823
  %arrayidx9.i = getelementptr %struct.smu7_single_dpm_table, ptr %107, i32 0, i32 1, i32 %count.02.i
  %116 = ptrtoint ptr %arrayidx9.i to i32
  call void @__asan_store1_noabort(i32 %116)
  store i8 %115, ptr %arrayidx9.i, align 4
  %117 = ptrtoint ptr %arrayidx.i245 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %arrayidx.i245, align 4
  %value.i246 = getelementptr %struct.smu7_single_dpm_table, ptr %107, i32 0, i32 1, i32 %count.02.i, i32 1
  %119 = ptrtoint ptr %value.i246 to i32
  call void @__asan_store4_noabort(i32 %119)
  store i32 %118, ptr %value.i246, align 4
  %inc.i247 = add nuw i32 %count.02.i, 1
  %120 = ptrtoint ptr %107 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %107, align 4
  %cmp6.i = icmp ult i32 %inc.i247, %121
  br i1 %cmp6.i, label %for.body.i248.for.body.i248_crit_edge, label %for.body.i248.if.end16thread-pre-split.i_crit_edge

for.body.i248.if.end16thread-pre-split.i_crit_edge: ; preds = %for.body.i248
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end16thread-pre-split.i

for.body.i248.for.body.i248_crit_edge:            ; preds = %for.body.i248
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i248

if.end16thread-pre-split.i:                       ; preds = %for.body.i248.if.end16thread-pre-split.i_crit_edge, %for.cond.preheader.i.if.end16thread-pre-split.i_crit_edge
  %122 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %122)
  %.pr.i = load i8, ptr %od_enabled.i, align 4
  br label %if.end16.i

if.end16.i:                                       ; preds = %if.end16thread-pre-split.i, %if.end.i244.if.end16.i_crit_edge
  %123 = phi i8 [ %.pr.i, %if.end16thread-pre-split.i ], [ %111, %if.end.i244.if.end16.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %123)
  %tobool18.not.i = icmp eq i8 %123, 0
  br i1 %tobool18.not.i, label %if.end16.i.if.end47.i_crit_edge, label %land.lhs.true19.i

if.end16.i.if.end47.i_crit_edge:                  ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end47.i

land.lhs.true19.i:                                ; preds = %if.end16.i
  %124 = ptrtoint ptr %need_update_smu7_dpm_table.i239 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %need_update_smu7_dpm_table.i239, align 4
  %and21.i = and i32 %125, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and21.i)
  %tobool22.not.i249 = icmp eq i32 %and21.i, 0
  br i1 %tobool22.not.i249, label %land.lhs.true19.i.if.end47.i_crit_edge, label %for.cond24.preheader.i

land.lhs.true19.i.if.end47.i_crit_edge:           ; preds = %land.lhs.true19.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end47.i

for.cond24.preheader.i:                           ; preds = %land.lhs.true19.i
  %mclk_table.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %107, i32 0, i32 1
  %126 = ptrtoint ptr %mclk_table.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %mclk_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %127)
  %cmp263.not.i = icmp eq i32 %127, 0
  br i1 %cmp263.not.i, label %for.cond24.preheader.i.if.end47.i_crit_edge, label %for.cond24.preheader.i.for.body27.i_crit_edge

for.cond24.preheader.i.for.body27.i_crit_edge:    ; preds = %for.cond24.preheader.i
  br label %for.body27.i

for.cond24.preheader.i.if.end47.i_crit_edge:      ; preds = %for.cond24.preheader.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end47.i

for.body27.i:                                     ; preds = %for.body27.i.for.body27.i_crit_edge, %for.cond24.preheader.i.for.body27.i_crit_edge
  %count.14.i = phi i32 [ %inc45.i, %for.body27.i.for.body27.i_crit_edge ], [ 0, %for.cond24.preheader.i.for.body27.i_crit_edge ]
  %arrayidx29.i = getelementptr %struct.smu7_hwmgr, ptr %107, i32 0, i32 2, i32 1, i32 4, i32 %count.14.i
  %enabled30.i = getelementptr %struct.smu7_hwmgr, ptr %107, i32 0, i32 2, i32 1, i32 4, i32 %count.14.i, i32 2
  %128 = ptrtoint ptr %enabled30.i to i32
  call void @__asan_load1_noabort(i32 %128)
  %129 = load i8, ptr %enabled30.i, align 4, !range !823
  %arrayidx34.i = getelementptr %struct.smu7_dpm_table, ptr %107, i32 0, i32 1, i32 1, i32 %count.14.i
  %130 = ptrtoint ptr %arrayidx34.i to i32
  call void @__asan_store1_noabort(i32 %130)
  store i8 %129, ptr %arrayidx34.i, align 4
  %131 = ptrtoint ptr %arrayidx29.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %arrayidx29.i, align 4
  %value43.i = getelementptr %struct.smu7_dpm_table, ptr %107, i32 0, i32 1, i32 1, i32 %count.14.i, i32 1
  %133 = ptrtoint ptr %value43.i to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 %132, ptr %value43.i, align 4
  %inc45.i = add nuw i32 %count.14.i, 1
  %134 = ptrtoint ptr %mclk_table.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %mclk_table.i, align 4
  %cmp26.i = icmp ult i32 %inc45.i, %135
  br i1 %cmp26.i, label %for.body27.i.for.body27.i_crit_edge, label %for.body27.i.if.end47.i_crit_edge

for.body27.i.if.end47.i_crit_edge:                ; preds = %for.body27.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end47.i

for.body27.i.for.body27.i_crit_edge:              ; preds = %for.body27.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body27.i

if.end47.i:                                       ; preds = %for.body27.i.if.end47.i_crit_edge, %for.cond24.preheader.i.if.end47.i_crit_edge, %land.lhs.true19.i.if.end47.i_crit_edge, %if.end16.i.if.end47.i_crit_edge
  %136 = ptrtoint ptr %need_update_smu7_dpm_table.i239 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %need_update_smu7_dpm_table.i239, align 4
  %and49.i = and i32 %137, 5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and49.i)
  %tobool50.not.i250 = icmp eq i32 %and49.i, 0
  br i1 %tobool50.not.i250, label %if.end47.i.if.end63.i_crit_edge, label %if.then51.i

if.end47.i.if.end63.i_crit_edge:                  ; preds = %if.end47.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end63.i

if.then51.i:                                      ; preds = %if.end47.i
  %call.i251 = tail call i32 @smum_populate_all_graphic_levels(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i251)
  %cmp52.i = icmp eq i32 %call.i251, 0
  br i1 %cmp52.i, label %if.then51.i.if.end63.i_crit_edge, label %if.then53.i

if.then51.i.if.end63.i_crit_edge:                 ; preds = %if.then51.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end63.i

if.then53.i:                                      ; preds = %if.then51.i
  %call54.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs, ptr noundef nonnull @__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call54.i)
  %tobool55.not.i = icmp eq i32 %call54.i, 0
  br i1 %tobool55.not.i, label %if.then53.i.if.then46_crit_edge, label %if.then53.i.cleanup.sink.split.i252_crit_edge

if.then53.i.cleanup.sink.split.i252_crit_edge:    ; preds = %if.then53.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i252

if.then53.i.if.then46_crit_edge:                  ; preds = %if.then53.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then46

if.end63.i:                                       ; preds = %if.then51.i.if.end63.i_crit_edge, %if.end47.i.if.end63.i_crit_edge
  %138 = ptrtoint ptr %need_update_smu7_dpm_table.i239 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %need_update_smu7_dpm_table.i239, align 4
  %and65.i = and i32 %139, 10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and65.i)
  %tobool66.not.i = icmp eq i32 %and65.i, 0
  br i1 %tobool66.not.i, label %if.end63.i.do.end58_crit_edge, label %if.then67.i

if.end63.i.do.end58_crit_edge:                    ; preds = %if.end63.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end58

if.then67.i:                                      ; preds = %if.end63.i
  %call68.i = tail call i32 @smum_populate_all_memory_levels(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call68.i)
  %cmp70.i = icmp eq i32 %call68.i, 0
  br i1 %cmp70.i, label %if.then67.i.do.end58_crit_edge, label %if.then71.i

if.then67.i.do.end58_crit_edge:                   ; preds = %if.then67.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end58

if.then71.i:                                      ; preds = %if.then67.i
  %call72.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs.389, ptr noundef nonnull @__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call72.i)
  %tobool73.not.i = icmp eq i32 %call72.i, 0
  br i1 %tobool73.not.i, label %if.then71.i.if.then46_crit_edge, label %if.then71.i.cleanup.sink.split.i252_crit_edge

if.then71.i.cleanup.sink.split.i252_crit_edge:    ; preds = %if.then71.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i252

if.then71.i.if.then46_crit_edge:                  ; preds = %if.then71.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then46

cleanup.sink.split.i252:                          ; preds = %if.then71.i.cleanup.sink.split.i252_crit_edge, %if.then53.i.cleanup.sink.split.i252_crit_edge
  %.str.392.sink.i = phi ptr [ @.str.388, %if.then53.i.cleanup.sink.split.i252_crit_edge ], [ @.str.392, %if.then71.i.cleanup.sink.split.i252_crit_edge ]
  %retval.0.ph.i = phi i32 [ %call.i251, %if.then53.i.cleanup.sink.split.i252_crit_edge ], [ %call68.i, %if.then71.i.cleanup.sink.split.i252_crit_edge ]
  %call79.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.392.sink.i) #18
  br label %if.then46

if.then46:                                        ; preds = %cleanup.sink.split.i252, %if.then71.i.if.then46_crit_edge, %if.then53.i.if.then46_crit_edge
  %retval.0.i253 = phi i32 [ %call.i251, %if.then53.i.if.then46_crit_edge ], [ %call68.i, %if.then71.i.if.then46_crit_edge ], [ %retval.0.ph.i, %cleanup.sink.split.i252 ]
  %call47 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.343, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call47)
  %tobool48.not = icmp eq i32 %call47, 0
  br i1 %tobool48.not, label %if.then46.do.end58_crit_edge, label %do.end52

if.then46.do.end58_crit_edge:                     ; preds = %if.then46
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end58

do.end52:                                         ; preds = %if.then46
  call void @__sanitizer_cov_trace_pc() #17
  %call54 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.346) #18
  br label %do.end58

do.end58:                                         ; preds = %do.end52, %if.then46.do.end58_crit_edge, %if.then67.i.do.end58_crit_edge, %if.end63.i.do.end58_crit_edge, %do.end42.do.end58_crit_edge
  %result.3 = phi i32 [ %retval.0.i253, %do.end52 ], [ %retval.0.i253, %if.then46.do.end58_crit_edge ], [ %result.2, %do.end42.do.end58_crit_edge ], [ %result.2, %if.then67.i.do.end58_crit_edge ], [ %result.2, %if.end63.i.do.end58_crit_edge ]
  %hardcode_pp_table = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 14
  %140 = ptrtoint ptr %hardcode_pp_table to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %hardcode_pp_table, align 4
  %cmp59.not = icmp eq ptr %141, null
  br i1 %cmp59.not, label %do.end58.if.end61_crit_edge, label %if.then60

do.end58.if.end61_crit_edge:                      ; preds = %do.end58
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61

if.then60:                                        ; preds = %do.end58
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %142 = ptrtoint ptr %need_update_smu7_dpm_table to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %need_update_smu7_dpm_table, align 4
  %or = or i32 %143, 16
  store i32 %or, ptr %need_update_smu7_dpm_table, align 4
  br label %if.end61

if.end61:                                         ; preds = %if.then60, %do.end58.if.end61_crit_edge
  %avfs_supported.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 47
  %144 = ptrtoint ptr %avfs_supported.i to i32
  call void @__asan_load1_noabort(i32 %144)
  %145 = load i8, ptr %avfs_supported.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %145)
  %tobool.not.i254 = icmp eq i8 %145, 0
  br i1 %tobool.not.i254, label %if.end61.smu7_update_avfs.exit_crit_edge, label %if.end.i258

if.end61.smu7_update_avfs.exit_crit_edge:         ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.end.i258:                                      ; preds = %if.end61
  %146 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %backend, align 4
  %need_update_smu7_dpm_table.i256 = getelementptr inbounds %struct.smu7_hwmgr, ptr %147, i32 0, i32 71
  %148 = ptrtoint ptr %need_update_smu7_dpm_table.i256 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %need_update_smu7_dpm_table.i256, align 4
  %and.i257 = and i32 %149, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i257)
  %tobool1.not.i = icmp eq i32 %and.i257, 0
  br i1 %tobool1.not.i, label %if.else.i262, label %if.end.i.i

if.end.i.i:                                       ; preds = %if.end.i258
  %device.i.i259 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %150 = ptrtoint ptr %device.i.i259 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %device.i.i259, align 4
  %152 = ptrtoint ptr %151 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %151, align 4
  %read_ind_register.i.i260 = getelementptr inbounds %struct.cgs_ops, ptr %153, i32 0, i32 2
  %154 = ptrtoint ptr %read_ind_register.i.i260 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %read_ind_register.i.i260, align 4
  %call.i.i261 = tail call i32 %155(ptr noundef %151, i32 noundef 1, i32 noundef 258064) #15
  %156 = and i32 %call.i.i261, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %156)
  %tobool4.not.i.i = icmp eq i32 %156, 0
  br i1 %tobool4.not.i.i, label %if.end.i.i.smu7_update_avfs.exit_crit_edge, label %do.body27.i.i

if.end.i.i.smu7_update_avfs.exit_crit_edge:       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

do.body27.i.i:                                    ; preds = %if.end.i.i
  %call28.i.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 619, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i.i)
  %tobool29.not.i.i = icmp eq i32 %call28.i.i, 0
  br i1 %tobool29.not.i.i, label %do.body27.i.i.smu7_update_avfs.exit_crit_edge, label %if.then30.i.i

do.body27.i.i.smu7_update_avfs.exit_crit_edge:    ; preds = %do.body27.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.then30.i.i:                                    ; preds = %do.body27.i.i
  %call31.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs.428, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i.i)
  %tobool32.not.i.i = icmp eq i32 %call31.i.i, 0
  br i1 %tobool32.not.i.i, label %if.then30.i.i.smu7_update_avfs.exit_crit_edge, label %if.then30.i.i.cleanup.sink.split.i263_crit_edge

if.then30.i.i.cleanup.sink.split.i263_crit_edge:  ; preds = %if.then30.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i263

if.then30.i.i.smu7_update_avfs.exit_crit_edge:    ; preds = %if.then30.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.else.i262:                                     ; preds = %if.end.i258
  %and4.i = and i32 %149, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  %device.i31.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %157 = ptrtoint ptr %device.i31.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %device.i31.i, align 4
  %159 = ptrtoint ptr %158 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %158, align 4
  %read_ind_register.i32.i = getelementptr inbounds %struct.cgs_ops, ptr %160, i32 0, i32 2
  %161 = ptrtoint ptr %read_ind_register.i32.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %read_ind_register.i32.i, align 4
  %call.i33.i = tail call i32 %162(ptr noundef %158, i32 noundef 1, i32 noundef 258064) #15
  %163 = and i32 %call.i33.i, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %163)
  %tobool4.not.i34.i = icmp eq i32 %163, 0
  br i1 %tobool5.not.i, label %if.end.i35.i, label %if.end.i7.i

if.end.i7.i:                                      ; preds = %if.else.i262
  br i1 %tobool4.not.i34.i, label %if.end.i7.i.smu7_avfs_control.exit17.i_crit_edge, label %do.body27.i10.i

if.end.i7.i.smu7_avfs_control.exit17.i_crit_edge: ; preds = %if.end.i7.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_avfs_control.exit17.i

do.body27.i10.i:                                  ; preds = %if.end.i7.i
  %call28.i8.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 619, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i8.i)
  %tobool29.not.i9.i = icmp eq i32 %call28.i8.i, 0
  br i1 %tobool29.not.i9.i, label %do.body27.i10.i.smu7_avfs_control.exit17.i_crit_edge, label %if.then30.i13.i

do.body27.i10.i.smu7_avfs_control.exit17.i_crit_edge: ; preds = %do.body27.i10.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_avfs_control.exit17.i

if.then30.i13.i:                                  ; preds = %do.body27.i10.i
  %call31.i11.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs.428, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i11.i)
  %tobool32.not.i12.i = icmp eq i32 %call31.i11.i, 0
  br i1 %tobool32.not.i12.i, label %if.then30.i13.i.smu7_avfs_control.exit17.i_crit_edge, label %return.sink.split.i15.i

if.then30.i13.i.smu7_avfs_control.exit17.i_crit_edge: ; preds = %if.then30.i13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_avfs_control.exit17.i

return.sink.split.i15.i:                          ; preds = %if.then30.i13.i
  call void @__sanitizer_cov_trace_pc() #17
  %call37.i14.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.279) #18
  br label %smu7_avfs_control.exit17.i

smu7_avfs_control.exit17.i:                       ; preds = %return.sink.split.i15.i, %if.then30.i13.i.smu7_avfs_control.exit17.i_crit_edge, %do.body27.i10.i.smu7_avfs_control.exit17.i_crit_edge, %if.end.i7.i.smu7_avfs_control.exit17.i_crit_edge
  %164 = ptrtoint ptr %avfs_supported.i to i32
  call void @__asan_load1_noabort(i32 %164)
  %165 = load i8, ptr %avfs_supported.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %165)
  %tobool.not.i19.i = icmp eq i8 %165, 0
  br i1 %tobool.not.i19.i, label %smu7_avfs_control.exit17.i.smu7_update_avfs.exit_crit_edge, label %if.end.i24.i

smu7_avfs_control.exit17.i.smu7_update_avfs.exit_crit_edge: ; preds = %smu7_avfs_control.exit17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.end.i24.i:                                     ; preds = %smu7_avfs_control.exit17.i
  %166 = ptrtoint ptr %device.i31.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %device.i31.i, align 4
  %168 = ptrtoint ptr %167 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %167, align 4
  %read_ind_register.i21.i = getelementptr inbounds %struct.cgs_ops, ptr %169, i32 0, i32 2
  %170 = ptrtoint ptr %read_ind_register.i21.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %read_ind_register.i21.i, align 4
  %call.i22.i = tail call i32 %171(ptr noundef %167, i32 noundef 1, i32 noundef 258064) #15
  %172 = and i32 %call.i22.i, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %172)
  %tobool4.not.i23.i = icmp eq i32 %172, 0
  br i1 %tobool4.not.i23.i, label %do.body.i.i, label %if.end.i24.i.smu7_update_avfs.exit_crit_edge

if.end.i24.i.smu7_update_avfs.exit_crit_edge:     ; preds = %if.end.i24.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

do.body.i.i:                                      ; preds = %if.end.i24.i
  %call6.i.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 618, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i.i)
  %tobool7.not.i.i = icmp eq i32 %call6.i.i, 0
  br i1 %tobool7.not.i.i, label %do.body.i.i.smu7_update_avfs.exit_crit_edge, label %if.then8.i.i

do.body.i.i.smu7_update_avfs.exit_crit_edge:      ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.then8.i.i:                                     ; preds = %do.body.i.i
  %call9.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9.i.i)
  %tobool10.not.i.i = icmp eq i32 %call9.i.i, 0
  br i1 %tobool10.not.i.i, label %if.then8.i.i.smu7_update_avfs.exit_crit_edge, label %if.then8.i.i.cleanup.sink.split.i263_crit_edge

if.then8.i.i.cleanup.sink.split.i263_crit_edge:   ; preds = %if.then8.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i263

if.then8.i.i.smu7_update_avfs.exit_crit_edge:     ; preds = %if.then8.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.end.i35.i:                                     ; preds = %if.else.i262
  br i1 %tobool4.not.i34.i, label %do.body.i38.i, label %if.end.i35.i.smu7_update_avfs.exit_crit_edge

if.end.i35.i.smu7_update_avfs.exit_crit_edge:     ; preds = %if.end.i35.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

do.body.i38.i:                                    ; preds = %if.end.i35.i
  %call6.i36.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 618, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i36.i)
  %tobool7.not.i37.i = icmp eq i32 %call6.i36.i, 0
  br i1 %tobool7.not.i37.i, label %do.body.i38.i.smu7_update_avfs.exit_crit_edge, label %if.then8.i41.i

do.body.i38.i.smu7_update_avfs.exit_crit_edge:    ; preds = %do.body.i38.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

if.then8.i41.i:                                   ; preds = %do.body.i38.i
  %call9.i39.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9.i39.i)
  %tobool10.not.i40.i = icmp eq i32 %call9.i39.i, 0
  br i1 %tobool10.not.i40.i, label %if.then8.i41.i.smu7_update_avfs.exit_crit_edge, label %if.then8.i41.i.cleanup.sink.split.i263_crit_edge

if.then8.i41.i.cleanup.sink.split.i263_crit_edge: ; preds = %if.then8.i41.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split.i263

if.then8.i41.i.smu7_update_avfs.exit_crit_edge:   ; preds = %if.then8.i41.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_update_avfs.exit

cleanup.sink.split.i263:                          ; preds = %if.then8.i41.i.cleanup.sink.split.i263_crit_edge, %if.then8.i.i.cleanup.sink.split.i263_crit_edge, %if.then30.i.i.cleanup.sink.split.i263_crit_edge
  %.str.427.sink.i = phi ptr [ @.str.279, %if.then30.i.i.cleanup.sink.split.i263_crit_edge ], [ @.str.427, %if.then8.i.i.cleanup.sink.split.i263_crit_edge ], [ @.str.427, %if.then8.i41.i.cleanup.sink.split.i263_crit_edge ]
  %call37.i42.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.427.sink.i) #18
  br label %smu7_update_avfs.exit

smu7_update_avfs.exit:                            ; preds = %cleanup.sink.split.i263, %if.then8.i41.i.smu7_update_avfs.exit_crit_edge, %do.body.i38.i.smu7_update_avfs.exit_crit_edge, %if.end.i35.i.smu7_update_avfs.exit_crit_edge, %if.then8.i.i.smu7_update_avfs.exit_crit_edge, %do.body.i.i.smu7_update_avfs.exit_crit_edge, %if.end.i24.i.smu7_update_avfs.exit_crit_edge, %smu7_avfs_control.exit17.i.smu7_update_avfs.exit_crit_edge, %if.then30.i.i.smu7_update_avfs.exit_crit_edge, %do.body27.i.i.smu7_update_avfs.exit_crit_edge, %if.end.i.i.smu7_update_avfs.exit_crit_edge, %if.end61.smu7_update_avfs.exit_crit_edge
  %173 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %backend, align 4
  %175 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %pnew_state.i, align 4
  %177 = ptrtoint ptr %176 to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load i32, ptr %176, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %178)
  %cmp.i.i266 = icmp eq i32 %178, 538116871
  br i1 %cmp.i.i266, label %smu7_update_avfs.exit.cast_const_phw_smu7_power_state.exit.i274_crit_edge, label %if.then.i.i269

smu7_update_avfs.exit.cast_const_phw_smu7_power_state.exit.i274_crit_edge: ; preds = %smu7_update_avfs.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i274

if.then.i.i269:                                   ; preds = %smu7_update_avfs.exit
  %call.i.i267 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i267)
  %tobool.not.i.i268 = icmp eq i32 %call.i.i267, 0
  br i1 %tobool.not.i.i268, label %if.then.i.i269.cast_const_phw_smu7_power_state.exit.i274_crit_edge, label %do.end.i.i271

if.then.i.i269.cast_const_phw_smu7_power_state.exit.i274_crit_edge: ; preds = %if.then.i.i269
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i274

do.end.i.i271:                                    ; preds = %if.then.i.i269
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i.i270 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit.i274

cast_const_phw_smu7_power_state.exit.i274:        ; preds = %do.end.i.i271, %if.then.i.i269.cast_const_phw_smu7_power_state.exit.i274_crit_edge, %smu7_update_avfs.exit.cast_const_phw_smu7_power_state.exit.i274_crit_edge
  %retval.0.i.i272 = phi ptr [ null, %do.end.i.i271 ], [ null, %if.then.i.i269.cast_const_phw_smu7_power_state.exit.i274_crit_edge ], [ %176, %smu7_update_avfs.exit.cast_const_phw_smu7_power_state.exit.i274_crit_edge ]
  %performance_level_count.i.i273 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i272, i32 0, i32 4
  %179 = ptrtoint ptr %performance_level_count.i.i273 to i32
  call void @__asan_load2_noabort(i32 %179)
  %180 = load i16, ptr %performance_level_count.i.i273, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %180)
  %cmp.not.i.i = icmp eq i16 %180, 0
  br i1 %cmp.not.i.i, label %if.then.i21.i, label %do.end7.i.i

if.then.i21.i:                                    ; preds = %cast_const_phw_smu7_power_state.exit.i274
  %call.i19.i = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_trim_dpm_states._rs, ptr noundef nonnull @__func__.smu7_trim_dpm_states) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i19.i)
  %tobool.not.i20.i = icmp eq i32 %call.i19.i, 0
  br i1 %tobool.not.i20.i, label %if.then.i21.i.if.then81_crit_edge, label %do.end.i22.i

if.then.i21.i.if.then81_crit_edge:                ; preds = %if.then.i21.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then81

do.end.i22.i:                                     ; preds = %if.then.i21.i
  call void @__sanitizer_cov_trace_pc() #17
  %call4.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.393) #18
  br label %if.then81

do.end7.i.i:                                      ; preds = %cast_const_phw_smu7_power_state.exit.i274
  %181 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %backend, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 1, i16 %180)
  %cmp10.i.i = icmp ne i16 %180, 1
  %cond.i.i275 = zext i1 %cmp10.i.i to i32
  %performance_levels.i.i = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i272, i32 0, i32 7
  %engine_clock.i.i276 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i272, i32 0, i32 7, i32 0, i32 1
  %183 = ptrtoint ptr %engine_clock.i.i276 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %engine_clock.i.i276, align 4
  %arrayidx13.i.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i272, i32 0, i32 7, i32 %cond.i.i275
  %engine_clock14.i.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i272, i32 0, i32 7, i32 %cond.i.i275, i32 1
  %185 = ptrtoint ptr %engine_clock14.i.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %engine_clock14.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %184, i32 %186)
  %cmp.i.i.i = icmp eq i32 %184, %186
  %187 = ptrtoint ptr %182 to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %182, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %188)
  %cmp11.not.i.i.i = icmp eq i32 %188, 0
  br i1 %cmp11.not.i.i.i, label %do.end7.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge, label %for.body.lr.ph.i.i.i

do.end7.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge: ; preds = %do.end7.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_trim_single_dpm_states.exit.i.i

for.body.lr.ph.i.i.i:                             ; preds = %do.end7.i.i
  %od_enabled.i.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  br label %for.body.i.i.i

for.body.i.i.i:                                   ; preds = %for.inc.i.i.i.for.body.i.i.i_crit_edge, %for.body.lr.ph.i.i.i
  %i.02.i.i.i = phi i32 [ 0, %for.body.lr.ph.i.i.i ], [ %inc.i.i.i, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %189 = ptrtoint ptr %od_enabled.i.i.i to i32
  call void @__asan_load1_noabort(i32 %189)
  %190 = load i8, ptr %od_enabled.i.i.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %190)
  %tobool.not.i.i.i = icmp eq i8 %190, 0
  %brmerge.i.i.i = or i1 %cmp.i.i.i, %tobool.not.i.i.i
  br i1 %brmerge.i.i.i, label %land.lhs.true.i.i.i, label %for.body.i.i.i.if.else.i.i.i_crit_edge

for.body.i.i.i.if.else.i.i.i_crit_edge:           ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i.i.i

land.lhs.true.i.i.i:                              ; preds = %for.body.i.i.i
  %value.i.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %182, i32 0, i32 1, i32 %i.02.i.i.i, i32 1
  %191 = ptrtoint ptr %value.i.i.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %value.i.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %192, i32 %184)
  %cmp3.i.i.i = icmp ult i32 %192, %184
  call void @__sanitizer_cov_trace_cmp4(i32 %192, i32 %186)
  %cmp8.i.i.i = icmp ugt i32 %192, %186
  %or.cond.i.i.i = or i1 %cmp3.i.i.i, %cmp8.i.i.i
  br i1 %or.cond.i.i.i, label %land.lhs.true.i.i.i.for.inc.i.i.i_crit_edge, label %land.lhs.true.i.i.i.if.else.i.i.i_crit_edge

land.lhs.true.i.i.i.if.else.i.i.i_crit_edge:      ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i.i.i

land.lhs.true.i.i.i.for.inc.i.i.i_crit_edge:      ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i.i.i

if.else.i.i.i:                                    ; preds = %land.lhs.true.i.i.i.if.else.i.i.i_crit_edge, %for.body.i.i.i.if.else.i.i.i_crit_edge
  br label %for.inc.i.i.i

for.inc.i.i.i:                                    ; preds = %if.else.i.i.i, %land.lhs.true.i.i.i.for.inc.i.i.i_crit_edge
  %.sink.i.i.i = phi i8 [ 1, %if.else.i.i.i ], [ 0, %land.lhs.true.i.i.i.for.inc.i.i.i_crit_edge ]
  %arrayidx.i.i.i = getelementptr %struct.smu7_single_dpm_table, ptr %182, i32 0, i32 1, i32 %i.02.i.i.i
  %193 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_store1_noabort(i32 %193)
  store i8 %.sink.i.i.i, ptr %arrayidx.i.i.i, align 4
  %inc.i.i.i = add nuw i32 %i.02.i.i.i, 1
  %194 = ptrtoint ptr %182 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %182, align 4
  %cmp1.i.i.i = icmp ult i32 %inc.i.i.i, %195
  br i1 %cmp1.i.i.i, label %for.inc.i.i.i.for.body.i.i.i_crit_edge, label %for.inc.i.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge

for.inc.i.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge: ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_trim_single_dpm_states.exit.i.i

for.inc.i.i.i.for.body.i.i.i_crit_edge:           ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i.i

smu7_trim_single_dpm_states.exit.i.i:             ; preds = %for.inc.i.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge, %do.end7.i.i.smu7_trim_single_dpm_states.exit.i.i_crit_edge
  %mclk_table.i.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %182, i32 0, i32 1
  %196 = ptrtoint ptr %performance_levels.i.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %performance_levels.i.i, align 4
  %198 = ptrtoint ptr %arrayidx13.i.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx13.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %197, i32 %199)
  %cmp.i33.i.i = icmp eq i32 %197, %199
  %200 = ptrtoint ptr %mclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %mclk_table.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %201)
  %cmp11.not.i34.i.i = icmp eq i32 %201, 0
  br i1 %cmp11.not.i34.i.i, label %smu7_trim_single_dpm_states.exit.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge, label %for.body.lr.ph.i36.i.i

smu7_trim_single_dpm_states.exit.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge: ; preds = %smu7_trim_single_dpm_states.exit.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_generate_dpm_level_enable_mask.exit

for.body.lr.ph.i36.i.i:                           ; preds = %smu7_trim_single_dpm_states.exit.i.i
  %od_enabled.i35.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  br label %for.body.i40.i.i

for.body.i40.i.i:                                 ; preds = %for.inc.i51.i.i.for.body.i40.i.i_crit_edge, %for.body.lr.ph.i36.i.i
  %i.02.i37.i.i = phi i32 [ 0, %for.body.lr.ph.i36.i.i ], [ %inc.i49.i.i, %for.inc.i51.i.i.for.body.i40.i.i_crit_edge ]
  %202 = ptrtoint ptr %od_enabled.i35.i.i to i32
  call void @__asan_load1_noabort(i32 %202)
  %203 = load i8, ptr %od_enabled.i35.i.i, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %203)
  %tobool.not.i38.i.i = icmp eq i8 %203, 0
  %brmerge.i39.i.i = or i1 %cmp.i33.i.i, %tobool.not.i38.i.i
  br i1 %brmerge.i39.i.i, label %land.lhs.true.i45.i.i, label %for.body.i40.i.i.if.else.i46.i.i_crit_edge

for.body.i40.i.i.if.else.i46.i.i_crit_edge:       ; preds = %for.body.i40.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i46.i.i

land.lhs.true.i45.i.i:                            ; preds = %for.body.i40.i.i
  %value.i41.i.i = getelementptr %struct.smu7_dpm_table, ptr %182, i32 0, i32 1, i32 1, i32 %i.02.i37.i.i, i32 1
  %204 = ptrtoint ptr %value.i41.i.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %value.i41.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %205, i32 %197)
  %cmp3.i42.i.i = icmp ult i32 %205, %197
  call void @__sanitizer_cov_trace_cmp4(i32 %205, i32 %199)
  %cmp8.i43.i.i = icmp ugt i32 %205, %199
  %or.cond.i44.i.i = or i1 %cmp3.i42.i.i, %cmp8.i43.i.i
  br i1 %or.cond.i44.i.i, label %land.lhs.true.i45.i.i.for.inc.i51.i.i_crit_edge, label %land.lhs.true.i45.i.i.if.else.i46.i.i_crit_edge

land.lhs.true.i45.i.i.if.else.i46.i.i_crit_edge:  ; preds = %land.lhs.true.i45.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else.i46.i.i

land.lhs.true.i45.i.i.for.inc.i51.i.i_crit_edge:  ; preds = %land.lhs.true.i45.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i51.i.i

if.else.i46.i.i:                                  ; preds = %land.lhs.true.i45.i.i.if.else.i46.i.i_crit_edge, %for.body.i40.i.i.if.else.i46.i.i_crit_edge
  br label %for.inc.i51.i.i

for.inc.i51.i.i:                                  ; preds = %if.else.i46.i.i, %land.lhs.true.i45.i.i.for.inc.i51.i.i_crit_edge
  %.sink.i47.i.i = phi i8 [ 1, %if.else.i46.i.i ], [ 0, %land.lhs.true.i45.i.i.for.inc.i51.i.i_crit_edge ]
  %arrayidx.i48.i.i = getelementptr %struct.smu7_dpm_table, ptr %182, i32 0, i32 1, i32 1, i32 %i.02.i37.i.i
  %206 = ptrtoint ptr %arrayidx.i48.i.i to i32
  call void @__asan_store1_noabort(i32 %206)
  store i8 %.sink.i47.i.i, ptr %arrayidx.i48.i.i, align 4
  %inc.i49.i.i = add nuw i32 %i.02.i37.i.i, 1
  %207 = ptrtoint ptr %mclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %mclk_table.i.i, align 4
  %cmp1.i50.i.i = icmp ult i32 %inc.i49.i.i, %208
  br i1 %cmp1.i50.i.i, label %for.inc.i51.i.i.for.body.i40.i.i_crit_edge, label %for.inc.i51.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge

for.inc.i51.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge: ; preds = %for.inc.i51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_generate_dpm_level_enable_mask.exit

for.inc.i51.i.i.for.body.i40.i.i_crit_edge:       ; preds = %for.inc.i51.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i40.i.i

smu7_generate_dpm_level_enable_mask.exit:         ; preds = %for.inc.i51.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge, %smu7_trim_single_dpm_states.exit.i.i.smu7_generate_dpm_level_enable_mask.exit_crit_edge
  %call2.i = tail call i32 @phm_get_dpm_level_enable_mask_value(ptr noundef %174) #15
  %sclk_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %174, i32 0, i32 70, i32 4
  %209 = ptrtoint ptr %sclk_dpm_enable_mask.i to i32
  call void @__asan_store4_noabort(i32 %209)
  store i32 %call2.i, ptr %sclk_dpm_enable_mask.i, align 4
  %mclk_table.i277 = getelementptr inbounds %struct.smu7_dpm_table, ptr %174, i32 0, i32 1
  %call4.i = tail call i32 @phm_get_dpm_level_enable_mask_value(ptr noundef %mclk_table.i277) #15
  %mclk_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %174, i32 0, i32 70, i32 5
  %210 = ptrtoint ptr %mclk_dpm_enable_mask.i to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 %call4.i, ptr %mclk_dpm_enable_mask.i, align 4
  %pcie_speed_table.i = getelementptr inbounds %struct.smu7_dpm_table, ptr %174, i32 0, i32 2
  %call7.i278 = tail call i32 @phm_get_dpm_level_enable_mask_value(ptr noundef %pcie_speed_table.i) #15
  %pcie_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %174, i32 0, i32 70, i32 6
  %211 = ptrtoint ptr %pcie_dpm_enable_mask.i to i32
  call void @__asan_store4_noabort(i32 %211)
  store i32 %call7.i278, ptr %pcie_dpm_enable_mask.i, align 4
  br label %do.end93

if.then81:                                        ; preds = %do.end.i22.i, %if.then.i21.i.if.then81_crit_edge
  %call82 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.351, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82)
  %tobool83.not = icmp eq i32 %call82, 0
  br i1 %tobool83.not, label %if.then81.do.end93_crit_edge, label %do.end87

if.then81.do.end93_crit_edge:                     ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end93

do.end87:                                         ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #17
  %call89 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.354) #18
  br label %do.end93

do.end93:                                         ; preds = %do.end87, %if.then81.do.end93_crit_edge, %smu7_generate_dpm_level_enable_mask.exit
  %result.5 = phi i32 [ %result.3, %smu7_generate_dpm_level_enable_mask.exit ], [ -22, %do.end87 ], [ -22, %if.then81.do.end93_crit_edge ]
  %call94 = tail call i32 @smum_update_sclk_threshold(ptr noundef %hwmgr) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call94)
  %cmp96 = icmp eq i32 %call94, 0
  br i1 %cmp96, label %do.end93.do.end109_crit_edge, label %if.then97

do.end93.do.end109_crit_edge:                     ; preds = %do.end93
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end109

if.then97:                                        ; preds = %do.end93
  %call98 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.355, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call98)
  %tobool99.not = icmp eq i32 %call98, 0
  br i1 %tobool99.not, label %if.then97.do.end109_crit_edge, label %do.end103

if.then97.do.end109_crit_edge:                    ; preds = %if.then97
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end109

do.end103:                                        ; preds = %if.then97
  call void @__sanitizer_cov_trace_pc() #17
  %call105 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.358) #18
  br label %do.end109

do.end109:                                        ; preds = %do.end103, %if.then97.do.end109_crit_edge, %do.end93.do.end109_crit_edge
  %result.6 = phi i32 [ %result.5, %do.end93.do.end109_crit_edge ], [ %call94, %do.end103 ], [ %call94, %if.then97.do.end109_crit_edge ]
  %212 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %backend, align 4
  %need_update_smu7_dpm_table.i282 = getelementptr inbounds %struct.smu7_hwmgr, ptr %213, i32 0, i32 71
  %214 = ptrtoint ptr %need_update_smu7_dpm_table.i282 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %need_update_smu7_dpm_table.i282, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %215)
  %cmp.i283 = icmp eq i32 %215, 0
  br i1 %cmp.i283, label %do.end109.do.end125_crit_edge, label %if.end.i289

do.end109.do.end125_crit_edge:                    ; preds = %do.end109
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end125

if.end.i289:                                      ; preds = %do.end109
  %sclk_dpm_key_disabled.i284 = getelementptr inbounds %struct.smu7_hwmgr, ptr %213, i32 0, i32 72
  %216 = ptrtoint ptr %sclk_dpm_key_disabled.i284 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %sclk_dpm_key_disabled.i284, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %217)
  %cmp1.i285 = icmp ne i32 %217, 0
  %and.i286 = and i32 %215, 5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i286)
  %tobool.not.i287 = icmp eq i32 %and.i286, 0
  %or.cond.i288 = select i1 %cmp1.i285, i1 true, i1 %tobool.not.i287
  br i1 %or.cond.i288, label %if.end.i289.if.end33.i305_crit_edge, label %do.body.i291

if.end.i289.if.end33.i305_crit_edge:              ; preds = %if.end.i289
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33.i305

do.body.i291:                                     ; preds = %if.end.i289
  %call.i290 = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call.i290, label %do.body.i291.do.body16.i299_crit_edge, label %if.then6.i294

do.body.i291.do.body16.i299_crit_edge:            ; preds = %do.body.i291
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body16.i299

if.then6.i294:                                    ; preds = %do.body.i291
  %call7.i292 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_unfreeze_sclk_mclk_dpm._rs, ptr noundef nonnull @__func__.smu7_unfreeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7.i292)
  %tobool8.not.i293 = icmp eq i32 %call7.i292, 0
  br i1 %tobool8.not.i293, label %if.then6.i294.do.body16.i299_crit_edge, label %do.end.i296

if.then6.i294.do.body16.i299_crit_edge:           ; preds = %if.then6.i294
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body16.i299

do.end.i296:                                      ; preds = %if.then6.i294
  call void @__sanitizer_cov_trace_pc() #17
  %call11.i295 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.394) #18
  br label %do.body16.i299

do.body16.i299:                                   ; preds = %do.end.i296, %if.then6.i294.do.body16.i299_crit_edge, %do.body.i291.do.body16.i299_crit_edge
  %call17.i297 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 394, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i297)
  %cmp18.i298 = icmp eq i32 %call17.i297, 0
  br i1 %cmp18.i298, label %do.body16.i299.if.end33.i305_crit_edge, label %if.then20.i302

do.body16.i299.if.end33.i305_crit_edge:           ; preds = %do.body16.i299
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33.i305

if.then20.i302:                                   ; preds = %do.body16.i299
  %call21.i300 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_unfreeze_sclk_mclk_dpm._rs.395, ptr noundef nonnull @__func__.smu7_unfreeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21.i300)
  %tobool22.not.i301 = icmp eq i32 %call21.i300, 0
  br i1 %tobool22.not.i301, label %if.then20.i302.if.then113_crit_edge, label %if.then20.i302.if.then113.sink.split_crit_edge

if.then20.i302.if.then113.sink.split_crit_edge:   ; preds = %if.then20.i302
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then113.sink.split

if.then20.i302.if.then113_crit_edge:              ; preds = %if.then20.i302
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then113

if.end33.i305:                                    ; preds = %do.body16.i299.if.end33.i305_crit_edge, %if.end.i289.if.end33.i305_crit_edge
  %mclk_dpm_key_disabled.i303 = getelementptr inbounds %struct.smu7_hwmgr, ptr %213, i32 0, i32 73
  %218 = ptrtoint ptr %mclk_dpm_key_disabled.i303 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %mclk_dpm_key_disabled.i303, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %219)
  %cmp34.i304 = icmp eq i32 %219, 0
  br i1 %cmp34.i304, label %land.lhs.true36.i308, label %if.end33.i305.if.end78.i_crit_edge

if.end33.i305.if.end78.i_crit_edge:               ; preds = %if.end33.i305
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

land.lhs.true36.i308:                             ; preds = %if.end33.i305
  %mclk_ignore_signal.i306 = getelementptr inbounds %struct.smu7_hwmgr, ptr %213, i32 0, i32 34
  %220 = ptrtoint ptr %mclk_ignore_signal.i306 to i32
  call void @__asan_load1_noabort(i32 %220)
  %221 = load i8, ptr %mclk_ignore_signal.i306, align 2, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %221)
  %tobool37.not.i307 = icmp eq i8 %221, 0
  br i1 %tobool37.not.i307, label %land.lhs.true38.i311, label %land.lhs.true36.i308.if.end78.i_crit_edge

land.lhs.true36.i308.if.end78.i_crit_edge:        ; preds = %land.lhs.true36.i308
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

land.lhs.true38.i311:                             ; preds = %land.lhs.true36.i308
  %222 = ptrtoint ptr %need_update_smu7_dpm_table.i282 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %need_update_smu7_dpm_table.i282, align 4
  %and40.i309 = and i32 %223, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and40.i309)
  %tobool41.not.i310 = icmp eq i32 %and40.i309, 0
  br i1 %tobool41.not.i310, label %land.lhs.true38.i311.if.end78.i_crit_edge, label %do.body43.i313

land.lhs.true38.i311.if.end78.i_crit_edge:        ; preds = %land.lhs.true38.i311
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

do.body43.i313:                                   ; preds = %land.lhs.true38.i311
  %call44.i312 = tail call zeroext i1 @smum_is_dpm_running(ptr noundef %hwmgr) #15
  br i1 %call44.i312, label %do.body43.i313.do.body61.i321_crit_edge, label %if.then48.i316

do.body43.i313.do.body61.i321_crit_edge:          ; preds = %do.body43.i313
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body61.i321

if.then48.i316:                                   ; preds = %do.body43.i313
  %call49.i314 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_unfreeze_sclk_mclk_dpm._rs.399, ptr noundef nonnull @__func__.smu7_unfreeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i314)
  %tobool50.not.i315 = icmp eq i32 %call49.i314, 0
  br i1 %tobool50.not.i315, label %if.then48.i316.do.body61.i321_crit_edge, label %do.end54.i318

if.then48.i316.do.body61.i321_crit_edge:          ; preds = %if.then48.i316
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body61.i321

do.end54.i318:                                    ; preds = %if.then48.i316
  call void @__sanitizer_cov_trace_pc() #17
  %call56.i317 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %do.body61.i321

do.body61.i321:                                   ; preds = %do.end54.i318, %if.then48.i316.do.body61.i321_crit_edge, %do.body43.i313.do.body61.i321_crit_edge
  %call62.i319 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 396, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62.i319)
  %cmp63.i320 = icmp eq i32 %call62.i319, 0
  br i1 %cmp63.i320, label %do.body61.i321.if.end78.i_crit_edge, label %if.then65.i324

do.body61.i321.if.end78.i_crit_edge:              ; preds = %do.body61.i321
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78.i

if.then65.i324:                                   ; preds = %do.body61.i321
  %call66.i322 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_unfreeze_sclk_mclk_dpm._rs.403, ptr noundef nonnull @__func__.smu7_unfreeze_sclk_mclk_dpm) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call66.i322)
  %tobool67.not.i323 = icmp eq i32 %call66.i322, 0
  br i1 %tobool67.not.i323, label %if.then65.i324.if.then113_crit_edge, label %if.then65.i324.if.then113.sink.split_crit_edge

if.then65.i324.if.then113.sink.split_crit_edge:   ; preds = %if.then65.i324
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then113.sink.split

if.then65.i324.if.then113_crit_edge:              ; preds = %if.then65.i324
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then113

if.end78.i:                                       ; preds = %do.body61.i321.if.end78.i_crit_edge, %land.lhs.true38.i311.if.end78.i_crit_edge, %land.lhs.true36.i308.if.end78.i_crit_edge, %if.end33.i305.if.end78.i_crit_edge
  %224 = ptrtoint ptr %need_update_smu7_dpm_table.i282 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %need_update_smu7_dpm_table.i282, align 4
  %and80.i = and i32 %225, 16
  store i32 %and80.i, ptr %need_update_smu7_dpm_table.i282, align 4
  br label %do.end125

if.then113.sink.split:                            ; preds = %if.then65.i324.if.then113.sink.split_crit_edge, %if.then20.i302.if.then113.sink.split_crit_edge
  %.str.398.sink = phi ptr [ @.str.398, %if.then20.i302.if.then113.sink.split_crit_edge ], [ @.str.406, %if.then65.i324.if.then113.sink.split_crit_edge ]
  %call28.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.398.sink) #18
  br label %if.then113

if.then113:                                       ; preds = %if.then113.sink.split, %if.then65.i324.if.then113_crit_edge, %if.then20.i302.if.then113_crit_edge
  %call114 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.359, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call114)
  %tobool115.not = icmp eq i32 %call114, 0
  br i1 %tobool115.not, label %if.then113.do.end125_crit_edge, label %do.end119

if.then113.do.end125_crit_edge:                   ; preds = %if.then113
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end125

do.end119:                                        ; preds = %if.then113
  call void @__sanitizer_cov_trace_pc() #17
  %call121 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.362) #18
  br label %do.end125

do.end125:                                        ; preds = %do.end119, %if.then113.do.end125_crit_edge, %if.end78.i, %do.end109.do.end125_crit_edge
  %result.7 = phi i32 [ -22, %do.end119 ], [ -22, %if.then113.do.end125_crit_edge ], [ %result.6, %do.end109.do.end125_crit_edge ], [ %result.6, %if.end78.i ]
  %226 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %backend, align 4
  %pp_table_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %228 = ptrtoint ptr %pp_table_version.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %pp_table_version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %229)
  %cmp.i328 = icmp eq i32 %229, 1
  br i1 %cmp.i328, label %if.then.i329, label %do.end125.if.end.i332_crit_edge

do.end125.if.end.i332_crit_edge:                  ; preds = %do.end125
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i332

if.then.i329:                                     ; preds = %do.end125
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @phm_apply_dal_min_voltage_request(ptr noundef %hwmgr) #15
  br label %if.end.i332

if.end.i332:                                      ; preds = %if.then.i329, %do.end125.if.end.i332_crit_edge
  %sclk_dpm_key_disabled.i330 = getelementptr inbounds %struct.smu7_hwmgr, ptr %227, i32 0, i32 72
  %230 = ptrtoint ptr %sclk_dpm_key_disabled.i330 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %sclk_dpm_key_disabled.i330, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %231)
  %tobool.not.i331 = icmp eq i32 %231, 0
  br i1 %tobool.not.i331, label %if.then1.i, label %if.end.i332.if.end7.i_crit_edge

if.end.i332.if.end7.i_crit_edge:                  ; preds = %if.end.i332
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end7.i

if.then1.i:                                       ; preds = %if.end.i332
  %sclk_dpm_enable_mask.i333 = getelementptr inbounds %struct.smu7_hwmgr, ptr %227, i32 0, i32 70, i32 4
  %232 = ptrtoint ptr %sclk_dpm_enable_mask.i333 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %sclk_dpm_enable_mask.i333, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %233)
  %tobool2.not.i = icmp eq i32 %233, 0
  br i1 %tobool2.not.i, label %if.then1.i.if.end7.i_crit_edge, label %if.then3.i

if.then1.i.if.end7.i_crit_edge:                   ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end7.i

if.then3.i:                                       ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #17
  %call.i334 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %233, ptr noundef null) #15
  br label %if.end7.i

if.end7.i:                                        ; preds = %if.then3.i, %if.then1.i.if.end7.i_crit_edge, %if.end.i332.if.end7.i_crit_edge
  %mclk_dpm_key_disabled.i335 = getelementptr inbounds %struct.smu7_hwmgr, ptr %227, i32 0, i32 73
  %234 = ptrtoint ptr %mclk_dpm_key_disabled.i335 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %mclk_dpm_key_disabled.i335, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %235)
  %tobool8.not.i336 = icmp eq i32 %235, 0
  br i1 %tobool8.not.i336, label %if.then9.i, label %if.end7.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge

if.end7.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge: ; preds = %if.end7.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_upload_dpm_level_enable_mask.exit

if.then9.i:                                       ; preds = %if.end7.i
  %mclk_dpm_enable_mask.i337 = getelementptr inbounds %struct.smu7_hwmgr, ptr %227, i32 0, i32 70, i32 5
  %236 = ptrtoint ptr %mclk_dpm_enable_mask.i337 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load i32, ptr %mclk_dpm_enable_mask.i337, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %237)
  %tobool11.not.i = icmp eq i32 %237, 0
  br i1 %tobool11.not.i, label %if.then9.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge, label %if.then12.i

if.then9.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge: ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_upload_dpm_level_enable_mask.exit

if.then12.i:                                      ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #17
  %call15.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %237, ptr noundef null) #15
  br label %smu7_upload_dpm_level_enable_mask.exit

smu7_upload_dpm_level_enable_mask.exit:           ; preds = %if.then12.i, %if.then9.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge, %if.end7.i.smu7_upload_dpm_level_enable_mask.exit_crit_edge
  %238 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %backend, align 4
  %mclk_ignore_signal.i339 = getelementptr inbounds %struct.smu7_hwmgr, ptr %239, i32 0, i32 34
  %240 = ptrtoint ptr %mclk_ignore_signal.i339 to i32
  call void @__asan_load1_noabort(i32 %240)
  %241 = load i8, ptr %mclk_ignore_signal.i339, align 2, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %241)
  %tobool.not.i340 = icmp eq i8 %241, 0
  br i1 %tobool.not.i340, label %if.else.i342, label %smu7_upload_dpm_level_enable_mask.exit.smu7_notify_smc_display.exit_crit_edge

smu7_upload_dpm_level_enable_mask.exit.smu7_notify_smc_display.exit_crit_edge: ; preds = %smu7_upload_dpm_level_enable_mask.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_notify_smc_display.exit

if.else.i342:                                     ; preds = %smu7_upload_dpm_level_enable_mask.exit
  %feature_mask.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %242 = ptrtoint ptr %feature_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %feature_mask.i.i, align 4
  %and.i.i = and i32 %243, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i341 = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i341, label %if.else.i342.smu7_notify_smc_display.exit_crit_edge, label %if.then.i.i344

if.else.i342.smu7_notify_smc_display.exit_crit_edge: ; preds = %if.else.i342
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_notify_smc_display.exit

if.then.i.i344:                                   ; preds = %if.else.i342
  call void @__sanitizer_cov_trace_pc() #17
  %chip_id.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %244 = ptrtoint ptr %chip_id.i.i to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load i32, ptr %chip_id.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %245)
  %cmp.i4.i = icmp eq i32 %245, 18
  %frame_time_x2.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %239, i32 0, i32 97
  %246 = ptrtoint ptr %frame_time_x2.i.i to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %frame_time_x2.i.i, align 4
  %..i.i = select i1 %cmp.i4.i, i16 784, i16 774
  %call3.i.i343 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext %..i.i, i32 noundef %247, ptr noundef null) #15
  %248 = ptrtoint ptr %frame_time_x2.i.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load i32, ptr %frame_time_x2.i.i, align 4
  %last_sent_vbi_timeout.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %239, i32 0, i32 98
  %250 = ptrtoint ptr %last_sent_vbi_timeout.i.i to i32
  call void @__asan_store4_noabort(i32 %250)
  store i32 %249, ptr %last_sent_vbi_timeout.i.i, align 4
  br label %smu7_notify_smc_display.exit

smu7_notify_smc_display.exit:                     ; preds = %if.then.i.i344, %if.else.i342.smu7_notify_smc_display.exit_crit_edge, %smu7_upload_dpm_level_enable_mask.exit.smu7_notify_smc_display.exit_crit_edge
  %.sink.i = phi i16 [ 93, %smu7_upload_dpm_level_enable_mask.exit.smu7_notify_smc_display.exit_crit_edge ], [ 94, %if.else.i342.smu7_notify_smc_display.exit_crit_edge ], [ 94, %if.then.i.i344 ]
  %call6.i.i345 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext %.sink.i, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i.i345)
  %cmp7.i.i = icmp eq i32 %call6.i.i345, 0
  br i1 %cmp7.i.i, label %smu7_notify_smc_display.exit.do.end157_crit_edge, label %if.then145

smu7_notify_smc_display.exit.do.end157_crit_edge: ; preds = %smu7_notify_smc_display.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end157

if.then145:                                       ; preds = %smu7_notify_smc_display.exit
  %call146 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_power_state_tasks._rs.367, ptr noundef nonnull @__func__.smu7_set_power_state_tasks) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call146)
  %tobool147.not = icmp eq i32 %call146, 0
  br i1 %tobool147.not, label %if.then145.do.end157_crit_edge, label %do.end151

if.then145.do.end157_crit_edge:                   ; preds = %if.then145
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end157

do.end151:                                        ; preds = %if.then145
  call void @__sanitizer_cov_trace_pc() #17
  %call153 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.370) #18
  br label %do.end157

do.end157:                                        ; preds = %do.end151, %if.then145.do.end157_crit_edge, %smu7_notify_smc_display.exit.do.end157_crit_edge
  %result.9 = phi i32 [ %result.7, %smu7_notify_smc_display.exit.do.end157_crit_edge ], [ -22, %do.end151 ], [ -22, %if.then145.do.end157_crit_edge ]
  %251 = ptrtoint ptr %arrayidx.i220 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %arrayidx.i220, align 4
  %and1.i348 = and i32 %252, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i348)
  %cmp.i349.not = icmp eq i32 %and1.i348, 0
  br i1 %cmp.i349.not, label %do.end157.if.end179_crit_edge, label %if.then162

do.end157.if.end179_crit_edge:                    ; preds = %do.end157
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end179

if.then162:                                       ; preds = %do.end157
  %253 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load ptr, ptr %backend, align 4
  %255 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %pnew_state.i, align 4
  %257 = ptrtoint ptr %256 to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %256, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %258)
  %cmp.i.i352 = icmp eq i32 %258, 538116871
  br i1 %cmp.i.i352, label %if.then162.cast_const_phw_smu7_power_state.exit.i362_crit_edge, label %if.then.i.i355

if.then162.cast_const_phw_smu7_power_state.exit.i362_crit_edge: ; preds = %if.then162
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i362

if.then.i.i355:                                   ; preds = %if.then162
  %call.i.i353 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i353)
  %tobool.not.i.i354 = icmp eq i32 %call.i.i353, 0
  br i1 %tobool.not.i.i354, label %if.then.i.i355.cast_const_phw_smu7_power_state.exit.i362_crit_edge, label %do.end.i.i357

if.then.i.i355.cast_const_phw_smu7_power_state.exit.i362_crit_edge: ; preds = %if.then.i.i355
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit.i362

do.end.i.i357:                                    ; preds = %if.then.i.i355
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i.i356 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit.i362

cast_const_phw_smu7_power_state.exit.i362:        ; preds = %do.end.i.i357, %if.then.i.i355.cast_const_phw_smu7_power_state.exit.i362_crit_edge, %if.then162.cast_const_phw_smu7_power_state.exit.i362_crit_edge
  %retval.0.i.i358 = phi ptr [ null, %do.end.i.i357 ], [ null, %if.then.i.i355.cast_const_phw_smu7_power_state.exit.i362_crit_edge ], [ %256, %if.then162.cast_const_phw_smu7_power_state.exit.i362_crit_edge ]
  %259 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load ptr, ptr %backend, align 4
  %performance_level_count.i.i359 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i.i358, i32 0, i32 4
  %261 = ptrtoint ptr %performance_level_count.i.i359 to i32
  call void @__asan_load2_noabort(i32 %261)
  %262 = load i16, ptr %performance_level_count.i.i359, align 4
  %conv.i.i360 = zext i16 %262 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %262)
  %cmp53.not.i.i361 = icmp eq i16 %262, 0
  br i1 %cmp53.not.i.i361, label %cast_const_phw_smu7_power_state.exit.i362.for.cond5.preheader.i.i365_crit_edge, label %cast_const_phw_smu7_power_state.exit.i362.for.body.i.i371_crit_edge

cast_const_phw_smu7_power_state.exit.i362.for.body.i.i371_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit.i362
  br label %for.body.i.i371

cast_const_phw_smu7_power_state.exit.i362.for.cond5.preheader.i.i365_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit.i362
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i.i365

for.cond5.preheader.i.i365:                       ; preds = %for.body.i.i371.for.cond5.preheader.i.i365_crit_edge, %cast_const_phw_smu7_power_state.exit.i362.for.cond5.preheader.i.i365_crit_edge
  %max_sclk.0.lcssa.i.i363 = phi i32 [ 0, %cast_const_phw_smu7_power_state.exit.i362.for.cond5.preheader.i.i365_crit_edge ], [ %267, %for.body.i.i371.for.cond5.preheader.i.i365_crit_edge ]
  %263 = ptrtoint ptr %260 to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %260, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %264)
  %cmp656.not.i.i364 = icmp eq i32 %264, 0
  br i1 %cmp656.not.i.i364, label %for.cond5.preheader.i.i365.smu7_get_maximum_link_speed.exit.i391_crit_edge, label %for.cond5.preheader.i.i365.for.body8.i.i375_crit_edge

for.cond5.preheader.i.i365.for.body8.i.i375_crit_edge: ; preds = %for.cond5.preheader.i.i365
  br label %for.body8.i.i375

for.cond5.preheader.i.i365.smu7_get_maximum_link_speed.exit.i391_crit_edge: ; preds = %for.cond5.preheader.i.i365
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_maximum_link_speed.exit.i391

for.body.i.i371:                                  ; preds = %for.body.i.i371.for.body.i.i371_crit_edge, %cast_const_phw_smu7_power_state.exit.i362.for.body.i.i371_crit_edge
  %max_sclk.055.i.i366 = phi i32 [ %267, %for.body.i.i371.for.body.i.i371_crit_edge ], [ 0, %cast_const_phw_smu7_power_state.exit.i362.for.body.i.i371_crit_edge ]
  %i.054.i.i367 = phi i32 [ %inc.i.i369, %for.body.i.i371.for.body.i.i371_crit_edge ], [ 0, %cast_const_phw_smu7_power_state.exit.i362.for.body.i.i371_crit_edge ]
  %engine_clock.i.i368 = getelementptr %struct.smu7_power_state, ptr %retval.0.i.i358, i32 0, i32 7, i32 %i.054.i.i367, i32 1
  %265 = ptrtoint ptr %engine_clock.i.i368 to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load i32, ptr %engine_clock.i.i368, align 4
  %267 = tail call i32 @llvm.umax.i32(i32 %max_sclk.055.i.i366, i32 %266) #15
  %inc.i.i369 = add nuw nsw i32 %i.054.i.i367, 1
  %exitcond.not.i.i370 = icmp eq i32 %inc.i.i369, %conv.i.i360
  br i1 %exitcond.not.i.i370, label %for.body.i.i371.for.cond5.preheader.i.i365_crit_edge, label %for.body.i.i371.for.body.i.i371_crit_edge

for.body.i.i371.for.body.i.i371_crit_edge:        ; preds = %for.body.i.i371
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i.i371

for.body.i.i371.for.cond5.preheader.i.i365_crit_edge: ; preds = %for.body.i.i371
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond5.preheader.i.i365

for.body8.i.i375:                                 ; preds = %for.inc29.i.i387.for.body8.i.i375_crit_edge, %for.cond5.preheader.i.i365.for.body8.i.i375_crit_edge
  %i.157.i.i372 = phi i32 [ %inc30.i.i385, %for.inc29.i.i387.for.body8.i.i375_crit_edge ], [ 0, %for.cond5.preheader.i.i365.for.body8.i.i375_crit_edge ]
  %value.i.i373 = getelementptr %struct.smu7_single_dpm_table, ptr %260, i32 0, i32 1, i32 %i.157.i.i372, i32 1
  %268 = ptrtoint ptr %value.i.i373 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %value.i.i373, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %269, i32 %max_sclk.0.lcssa.i.i363)
  %cmp11.i.i374 = icmp eq i32 %269, %max_sclk.0.lcssa.i.i363
  br i1 %cmp11.i.i374, label %if.then13.i.i384, label %for.inc29.i.i387

if.then13.i.i384:                                 ; preds = %for.body8.i.i375
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_speed_table.i.i376 = getelementptr inbounds %struct.smu7_dpm_table, ptr %260, i32 0, i32 2
  %270 = ptrtoint ptr %pcie_speed_table.i.i376 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %pcie_speed_table.i.i376, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.157.i.i372, i32 %271)
  %cmp15.not.i.i377 = icmp ult i32 %i.157.i.i372, %271
  %sub.i.i378 = add i32 %271, -1
  %sub.pn.i.i379 = select i1 %cmp15.not.i.i377, i32 %i.157.i.i372, i32 %sub.i.i378
  %cond.in.i.i380 = getelementptr %struct.smu7_dpm_table, ptr %260, i32 0, i32 2, i32 1, i32 %sub.pn.i.i379, i32 1
  %272 = ptrtoint ptr %cond.in.i.i380 to i32
  call void @__asan_load4_noabort(i32 %272)
  %cond.i.i381 = load i32, ptr %cond.in.i.i380, align 4
  %conv27.i.i382 = trunc i32 %cond.i.i381 to i16
  %phi.bo.i383 = add i16 %conv27.i.i382, -1
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %phi.bo.i383)
  %phi.cmp.i = icmp ult i16 %phi.bo.i383, 2
  br label %smu7_get_maximum_link_speed.exit.i391

for.inc29.i.i387:                                 ; preds = %for.body8.i.i375
  %inc30.i.i385 = add nuw i32 %i.157.i.i372, 1
  %exitcond59.not.i.i386 = icmp eq i32 %inc30.i.i385, %264
  br i1 %exitcond59.not.i.i386, label %for.inc29.i.i387.smu7_get_maximum_link_speed.exit.i391_crit_edge, label %for.inc29.i.i387.for.body8.i.i375_crit_edge

for.inc29.i.i387.for.body8.i.i375_crit_edge:      ; preds = %for.inc29.i.i387
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body8.i.i375

for.inc29.i.i387.smu7_get_maximum_link_speed.exit.i391_crit_edge: ; preds = %for.inc29.i.i387
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_maximum_link_speed.exit.i391

smu7_get_maximum_link_speed.exit.i391:            ; preds = %for.inc29.i.i387.smu7_get_maximum_link_speed.exit.i391_crit_edge, %if.then13.i.i384, %for.cond5.preheader.i.i365.smu7_get_maximum_link_speed.exit.i391_crit_edge
  %retval.0.i1.i = phi i1 [ %phi.cmp.i, %if.then13.i.i384 ], [ false, %for.cond5.preheader.i.i365.smu7_get_maximum_link_speed.exit.i391_crit_edge ], [ false, %for.inc29.i.i387.smu7_get_maximum_link_speed.exit.i391_crit_edge ]
  %pspp_notify_required.i388 = getelementptr inbounds %struct.smu7_hwmgr, ptr %254, i32 0, i32 14
  %273 = ptrtoint ptr %pspp_notify_required.i388 to i32
  call void @__asan_load1_noabort(i32 %273)
  %274 = load i8, ptr %pspp_notify_required.i388, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %274)
  %tobool.not.i389 = icmp eq i8 %274, 0
  %or.cond.i390 = select i1 %tobool.not.i389, i1 true, i1 %retval.0.i1.i
  br i1 %or.cond.i390, label %smu7_get_maximum_link_speed.exit.i391.if.end179_crit_edge, label %land.lhs.true.critedge.i

smu7_get_maximum_link_speed.exit.i391.if.end179_crit_edge: ; preds = %smu7_get_maximum_link_speed.exit.i391
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end179

land.lhs.true.critedge.i:                         ; preds = %smu7_get_maximum_link_speed.exit.i391
  call void @__sanitizer_cov_trace_pc() #17
  %device.i.i392 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %275 = ptrtoint ptr %device.i.i392 to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load ptr, ptr %device.i.i392, align 4
  %277 = ptrtoint ptr %276 to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load ptr, ptr %276, align 4
  %read_ind_register.i.i393 = getelementptr inbounds %struct.cgs_ops, ptr %278, i32 0, i32 2
  %279 = ptrtoint ptr %read_ind_register.i.i393 to i32
  call void @__asan_load4_noabort(i32 %279)
  %280 = load ptr, ptr %read_ind_register.i.i393, align 4
  %call.i2.i394 = tail call i32 %280(ptr noundef %276, i32 noundef 0, i32 noundef 268501156) #15
  br label %if.end179

if.end179:                                        ; preds = %land.lhs.true.critedge.i, %smu7_get_maximum_link_speed.exit.i391.if.end179_crit_edge, %do.end157.if.end179_crit_edge
  %apply_optimized_settings = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 94
  %281 = ptrtoint ptr %apply_optimized_settings to i32
  call void @__asan_store1_noabort(i32 %281)
  store i8 0, ptr %apply_optimized_settings, align 4
  ret i32 %result.9
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_notify_smc_display_config_after_ps_adjustment(ptr nocapture noundef readnone %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_display_configuration_changed_task(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @smu7_program_display_gap(ptr noundef %hwmgr)
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_disable_clock_power_gating(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_update_clock_gatings(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_max_fan_rpm_output(ptr noundef %hwmgr, i16 noundef zeroext %us_max_fan_rpm) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %usMaxFanRPM = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 21
  %0 = ptrtoint ptr %usMaxFanRPM to i32
  call void @__asan_store2_noabort(i32 %0)
  store i16 %us_max_fan_rpm, ptr %usMaxFanRPM, align 2
  %conv = zext i16 %us_max_fan_rpm to i32
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 517, i32 noundef %conv, ptr noundef null) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_max_fan_pwm_output(ptr noundef %hwmgr, i16 noundef zeroext %us_max_fan_pwm) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %usMaxFanPWM = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 16
  %0 = ptrtoint ptr %usMaxFanPWM to i32
  call void @__asan_store2_noabort(i32 %0)
  store i16 %us_max_fan_pwm, ptr %usMaxFanPWM, align 4
  %conv = zext i16 %us_max_fan_pwm to i32
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 410, i32 noundef %conv, ptr noundef null) #15
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_thermal_stop_thermal_controller(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_get_fan_speed_info(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @smu7_set_fan_control_mode(ptr noundef %hwmgr, i32 noundef %mode) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %mode to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.503)
  switch i32 %mode, label %entry.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb4
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 @smu7_fan_ctrl_set_fan_speed_pwm(ptr noundef %hwmgr, i32 noundef 255) #15
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %1 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %2, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %sw.bb1.sw.epilog_crit_edge, label %if.then

sw.bb1.sw.epilog_crit_edge:                       ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then:                                          ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #17
  %call3 = tail call i32 @smu7_fan_ctrl_stop_smc_fan_control(ptr noundef %hwmgr) #15
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  %call5 = tail call i32 @smu7_fan_ctrl_set_static_mode(ptr noundef %hwmgr, i32 noundef 2) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool.not = icmp eq i32 %call5, 0
  br i1 %tobool.not, label %if.then6, label %sw.bb4.sw.epilog_crit_edge

sw.bb4.sw.epilog_crit_edge:                       ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then6:                                         ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #17
  %call7 = tail call i32 @smu7_fan_ctrl_start_smc_fan_control(ptr noundef %hwmgr) #15
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then6, %sw.bb4.sw.epilog_crit_edge, %if.then, %sw.bb1.sw.epilog_crit_edge, %sw.bb, %entry.sw.epilog_crit_edge
  ret void
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_fan_control_mode(ptr nocapture noundef readonly %hwmgr) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %fan_ctrl_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 37
  %0 = ptrtoint ptr %fan_ctrl_enabled to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %fan_ctrl_enabled, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  %cond = select i1 %tobool.not, i32 1, i32 2
  ret i32 %cond
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_set_fan_speed_pwm(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_get_fan_speed_pwm(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_set_fan_speed_rpm(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_get_fan_speed_rpm(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_reset_fan_speed_to_default(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_thermal_ctrl_uninitialize_thermal_controller(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_register_irq_handlers(ptr nocapture noundef readonly %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 12) #19
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %funcs = getelementptr inbounds %struct.amdgpu_irq_src, ptr %call7.i.i, i32 0, i32 2
  %1 = ptrtoint ptr %funcs to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @smu7_irq_funcs, ptr %funcs, align 8
  %2 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %hwmgr, align 4
  %call1 = tail call i32 @amdgpu_irq_add_id(ptr noundef %3, i32 noundef 0, i32 noundef 230, ptr noundef nonnull %call7.i.i) #15
  %4 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %hwmgr, align 4
  %call3 = tail call i32 @amdgpu_irq_add_id(ptr noundef %5, i32 noundef 0, i32 noundef 231, ptr noundef nonnull %call7.i.i) #15
  %6 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %hwmgr, align 4
  %call5 = tail call i32 @amdgpu_irq_add_id(ptr noundef %7, i32 noundef 0, i32 noundef 83, ptr noundef nonnull %call7.i.i) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -12, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @smu7_check_smc_update_required_for_display_configuration(ptr nocapture noundef readonly %hwmgr) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %display_timing = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 68
  %num_existing_displays = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 68, i32 1
  %2 = ptrtoint ptr %num_existing_displays to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_existing_displays, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %4 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %7)
  %cmp.not = icmp ne i32 %3, %7
  %vrefresh = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 68, i32 2
  %8 = ptrtoint ptr %vrefresh to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vrefresh, align 4
  %vrefresh3 = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 12
  %10 = ptrtoint ptr %vrefresh3 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %vrefresh3, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %9, i32 %11)
  %cmp4.not = icmp ne i32 %9, %11
  %is_update_required.1.off0 = select i1 %cmp4.not, i1 true, i1 %cmp.not
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %12 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %chip_id, align 4
  %14 = add i32 %13, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %14)
  %15 = icmp ult i32 %14, 4
  br i1 %15, label %land.lhs.true10, label %entry.if.end13_crit_edge

entry.if.end13_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end13

land.lhs.true10:                                  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %last_sent_vbi_timeout = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 98
  %16 = ptrtoint ptr %last_sent_vbi_timeout to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %last_sent_vbi_timeout, align 4
  %frame_time_x2 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 97
  %18 = ptrtoint ptr %frame_time_x2 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %frame_time_x2, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %19)
  %cmp11.not = icmp ne i32 %17, %19
  %spec.select = select i1 %cmp11.not, i1 true, i1 %is_update_required.1.off0
  br label %if.end13

if.end13:                                         ; preds = %land.lhs.true10, %entry.if.end13_crit_edge
  %is_update_required.2.off0 = phi i1 [ %is_update_required.1.off0, %entry.if.end13_crit_edge ], [ %spec.select, %land.lhs.true10 ]
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %21, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %if.end13.if.end27_crit_edge, label %if.then14

if.end13.if.end27_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end27

if.then14:                                        ; preds = %if.end13
  %22 = ptrtoint ptr %display_timing to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %display_timing, align 4
  %min_core_set_clock_in_sr = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 10
  %24 = ptrtoint ptr %min_core_set_clock_in_sr to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %min_core_set_clock_in_sr, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %23, i32 %25)
  %cmp17.not = icmp eq i32 %23, %25
  br i1 %cmp17.not, label %if.then14.if.end27_crit_edge, label %land.lhs.true18

if.then14.if.end27_crit_edge:                     ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end27

land.lhs.true18:                                  ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #17
  call void @__sanitizer_cov_trace_const_cmp4(i32 2499, i32 %23)
  %cmp21 = icmp ugt i32 %23, 2499
  call void @__sanitizer_cov_trace_const_cmp4(i32 2499, i32 %25)
  %cmp24 = icmp ugt i32 %25, 2499
  %or.cond48 = select i1 %cmp21, i1 true, i1 %cmp24
  %spec.select49 = select i1 %or.cond48, i1 true, i1 %is_update_required.2.off0
  br label %if.end27

if.end27:                                         ; preds = %land.lhs.true18, %if.then14.if.end27_crit_edge, %if.end13.if.end27_crit_edge
  %is_update_required.3.off0 = phi i1 [ %is_update_required.2.off0, %if.then14.if.end27_crit_edge ], [ %is_update_required.2.off0, %if.end13.if.end27_crit_edge ], [ %spec.select49, %land.lhs.true18 ]
  ret i1 %is_update_required.3.off0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_check_states_equal(ptr nocapture noundef readonly %hwmgr, ptr noundef readonly %pstate1, ptr noundef readonly %pstate2, ptr noundef %equal) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %cmp = icmp eq ptr %pstate1, null
  %cmp1 = icmp eq ptr %pstate2, null
  %or.cond = or i1 %cmp, %cmp1
  %cmp3 = icmp eq ptr %equal, null
  %or.cond85 = or i1 %or.cond, %cmp3
  br i1 %or.cond85, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %2 = ptrtoint ptr %pstate1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pstate1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %if.end.cast_const_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end.cast_const_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit

cast_const_phw_smu7_power_state.exit:             ; preds = %do.end.i, %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge, %if.end.cast_const_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge ], [ %pstate1, %if.end.cast_const_phw_smu7_power_state.exit_crit_edge ]
  %4 = ptrtoint ptr %pstate2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pstate2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i86 = icmp eq i32 %5, 538116871
  br i1 %cmp.i86, label %cast_const_phw_smu7_power_state.exit.cast_const_phw_smu7_power_state.exit93_crit_edge, label %if.then.i89

cast_const_phw_smu7_power_state.exit.cast_const_phw_smu7_power_state.exit93_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit93

if.then.i89:                                      ; preds = %cast_const_phw_smu7_power_state.exit
  %call.i87 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i87)
  %tobool.not.i88 = icmp eq i32 %call.i87, 0
  br i1 %tobool.not.i88, label %if.then.i89.cast_const_phw_smu7_power_state.exit93_crit_edge, label %do.end.i91

if.then.i89.cast_const_phw_smu7_power_state.exit93_crit_edge: ; preds = %if.then.i89
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit93

do.end.i91:                                       ; preds = %if.then.i89
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i90 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit93

cast_const_phw_smu7_power_state.exit93:           ; preds = %do.end.i91, %if.then.i89.cast_const_phw_smu7_power_state.exit93_crit_edge, %cast_const_phw_smu7_power_state.exit.cast_const_phw_smu7_power_state.exit93_crit_edge
  %retval.0.i92 = phi ptr [ null, %do.end.i91 ], [ null, %if.then.i89.cast_const_phw_smu7_power_state.exit93_crit_edge ], [ %pstate2, %cast_const_phw_smu7_power_state.exit.cast_const_phw_smu7_power_state.exit93_crit_edge ]
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %6 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %performance_level_count, align 4
  %performance_level_count5 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 4
  %8 = ptrtoint ptr %performance_level_count5 to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %performance_level_count5, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %7, i16 %9)
  %cmp7.not = icmp eq i16 %7, %9
  br i1 %cmp7.not, label %for.cond.preheader, label %cast_const_phw_smu7_power_state.exit93.cleanup.sink.split_crit_edge

cast_const_phw_smu7_power_state.exit93.cleanup.sink.split_crit_edge: ; preds = %cast_const_phw_smu7_power_state.exit93
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

for.cond.preheader:                               ; preds = %cast_const_phw_smu7_power_state.exit93
  %conv12 = zext i16 %7 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %7)
  %cmp1395.not = icmp eq i16 %7, 0
  br i1 %cmp1395.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.cond:                                         ; preds = %smu7_are_power_levels_equal.exit
  %inc = add nuw nsw i32 %i.096, 1
  %exitcond.not = icmp eq i32 %inc, %conv12
  br i1 %exitcond.not, label %for.cond.for.end_crit_edge, label %for.cond.for.body_crit_edge

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.096 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.096
  %arrayidx16 = getelementptr %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 7, i32 %i.096
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %13)
  %cmp.i94 = icmp eq i32 %11, %13
  br i1 %cmp.i94, label %land.lhs.true.i, label %for.body.cleanup.sink.split_crit_edge

for.body.cleanup.sink.split_crit_edge:            ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

land.lhs.true.i:                                  ; preds = %for.body
  %engine_clock.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.096, i32 1
  %14 = ptrtoint ptr %engine_clock.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %engine_clock.i, align 4
  %engine_clock2.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 7, i32 %i.096, i32 1
  %16 = ptrtoint ptr %engine_clock2.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %engine_clock2.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %15, i32 %17)
  %cmp3.i = icmp eq i32 %15, %17
  br i1 %cmp3.i, label %land.lhs.true4.i, label %land.lhs.true.i.cleanup.sink.split_crit_edge

land.lhs.true.i.cleanup.sink.split_crit_edge:     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

land.lhs.true4.i:                                 ; preds = %land.lhs.true.i
  %pcie_gen.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.096, i32 2
  %18 = ptrtoint ptr %pcie_gen.i to i32
  call void @__asan_load2_noabort(i32 %18)
  %19 = load i16, ptr %pcie_gen.i, align 4
  %pcie_gen5.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 7, i32 %i.096, i32 2
  %20 = ptrtoint ptr %pcie_gen5.i to i32
  call void @__asan_load2_noabort(i32 %20)
  %21 = load i16, ptr %pcie_gen5.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %19, i16 %21)
  %cmp7.i = icmp eq i16 %19, %21
  br i1 %cmp7.i, label %smu7_are_power_levels_equal.exit, label %land.lhs.true4.i.cleanup.sink.split_crit_edge

land.lhs.true4.i.cleanup.sink.split_crit_edge:    ; preds = %land.lhs.true4.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

smu7_are_power_levels_equal.exit:                 ; preds = %land.lhs.true4.i
  %pcie_lane.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %i.096, i32 3
  %22 = ptrtoint ptr %pcie_lane.i to i32
  call void @__asan_load2_noabort(i32 %22)
  %23 = load i16, ptr %pcie_lane.i, align 2
  %pcie_lane10.i = getelementptr %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 7, i32 %i.096, i32 3
  %24 = ptrtoint ptr %pcie_lane10.i to i32
  call void @__asan_load2_noabort(i32 %24)
  %25 = load i16, ptr %pcie_lane10.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %23, i16 %25)
  %cmp12.i = icmp eq i16 %23, %25
  br i1 %cmp12.i, label %for.cond, label %smu7_are_power_levels_equal.exit.cleanup.sink.split_crit_edge

smu7_are_power_levels_equal.exit.cleanup.sink.split_crit_edge: ; preds = %smu7_are_power_levels_equal.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.sink.split

for.end:                                          ; preds = %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %uvd_clks = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 1
  %26 = ptrtoint ptr %uvd_clks to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %uvd_clks, align 4
  %uvd_clks20 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 1
  %28 = ptrtoint ptr %uvd_clks20 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %uvd_clks20, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %27, i32 %29)
  %cmp22 = icmp eq i32 %27, %29
  br i1 %cmp22, label %land.rhs, label %for.end.land.end_crit_edge

for.end.land.end_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.end

land.rhs:                                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  %dclk = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 1, i32 1
  %30 = ptrtoint ptr %dclk to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %dclk, align 4
  %dclk26 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 1, i32 1
  %32 = ptrtoint ptr %dclk26 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %dclk26, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %33)
  %cmp27 = icmp eq i32 %31, %33
  br label %land.end

land.end:                                         ; preds = %land.rhs, %for.end.land.end_crit_edge
  %34 = phi i1 [ false, %for.end.land.end_crit_edge ], [ %cmp27, %land.rhs ]
  %frombool = zext i1 %34 to i8
  %35 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 %frombool, ptr %equal, align 1
  %vce_clks = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 2
  %36 = ptrtoint ptr %vce_clks to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %vce_clks, align 4
  %vce_clks29 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 2
  %38 = ptrtoint ptr %vce_clks29 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %vce_clks29, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %37, i32 %39)
  %cmp31 = icmp eq i32 %37, %39
  br i1 %cmp31, label %land.rhs33, label %land.end.land.end39_crit_edge

land.end.land.end39_crit_edge:                    ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %land.end39

land.rhs33:                                       ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #17
  %ecclk = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 2, i32 1
  %40 = ptrtoint ptr %ecclk to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %ecclk, align 4
  %ecclk36 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 2, i32 1
  %42 = ptrtoint ptr %ecclk36 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %ecclk36, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %41, i32 %43)
  %cmp37 = icmp eq i32 %41, %43
  %phi.cast = zext i1 %cmp37 to i32
  br label %land.end39

land.end39:                                       ; preds = %land.rhs33, %land.end.land.end39_crit_edge
  %44 = phi i32 [ 0, %land.end.land.end39_crit_edge ], [ %phi.cast, %land.rhs33 ]
  %45 = zext i1 %34 to i32
  %and = and i32 %44, %45
  %46 = trunc i32 %and to i8
  %47 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 %46, ptr %equal, align 1
  %sclk_threshold = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 6
  %48 = ptrtoint ptr %sclk_threshold to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %sclk_threshold, align 4
  %sclk_threshold43 = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i92, i32 0, i32 6
  %50 = ptrtoint ptr %sclk_threshold43 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %sclk_threshold43, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %49, i32 %51)
  %cmp44 = icmp eq i32 %49, %51
  %conv45 = zext i1 %cmp44 to i32
  %and48 = and i32 %and, %conv45
  %52 = trunc i32 %and48 to i8
  %53 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %53)
  store i8 %52, ptr %equal, align 1
  %need_update_smu7_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %54 = ptrtoint ptr %need_update_smu7_dpm_table to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %need_update_smu7_dpm_table, align 4
  %and51 = and i32 %55, 19
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and51)
  %tobool52.not = icmp eq i32 %and51, 0
  %lnot.ext = zext i1 %tobool52.not to i32
  %and55 = and i32 %and48, %lnot.ext
  %56 = trunc i32 %and55 to i8
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %land.end39, %smu7_are_power_levels_equal.exit.cleanup.sink.split_crit_edge, %land.lhs.true4.i.cleanup.sink.split_crit_edge, %land.lhs.true.i.cleanup.sink.split_crit_edge, %for.body.cleanup.sink.split_crit_edge, %cast_const_phw_smu7_power_state.exit93.cleanup.sink.split_crit_edge
  %.sink = phi i8 [ %56, %land.end39 ], [ 0, %cast_const_phw_smu7_power_state.exit93.cleanup.sink.split_crit_edge ], [ 0, %for.body.cleanup.sink.split_crit_edge ], [ 0, %land.lhs.true.i.cleanup.sink.split_crit_edge ], [ 0, %land.lhs.true4.i.cleanup.sink.split_crit_edge ], [ 0, %smu7_are_power_levels_equal.exit.cleanup.sink.split_crit_edge ]
  %57 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %57)
  store i8 %.sink, ptr %equal, align 1
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_performance_level(ptr noundef readnone %hwmgr, ptr noundef readonly %state, i32 noundef %designation, i32 noundef %index, ptr noundef writeonly %level) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %level, null
  %cmp1 = icmp eq ptr %hwmgr, null
  %or.cond = or i1 %cmp1, %cmp
  %cmp3 = icmp eq ptr %state, null
  %or.cond21 = or i1 %cmp3, %or.cond
  br i1 %or.cond21, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %1)
  %cmp.i = icmp eq i32 %1, 538116871
  br i1 %cmp.i, label %if.end.cast_const_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end.cast_const_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_const_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_const_phw_smu7_power_state.exit

cast_const_phw_smu7_power_state.exit:             ; preds = %do.end.i, %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge, %if.end.cast_const_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_const_phw_smu7_power_state.exit_crit_edge ], [ %state, %if.end.cast_const_phw_smu7_power_state.exit_crit_edge ]
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %2 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %3 to i32
  %sub = add nsw i32 %conv, -1
  %4 = tail call i32 @llvm.umin.i32(i32 %sub, i32 %index)
  %arrayidx = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %4
  %engine_clock = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %4, i32 1
  %5 = ptrtoint ptr %engine_clock to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %engine_clock, align 4
  %7 = ptrtoint ptr %level to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %level, align 4
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx, align 4
  %memory_clock11 = getelementptr inbounds %struct.PHM_PerformanceLevel, ptr %level, i32 0, i32 1
  %10 = ptrtoint ptr %memory_clock11 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %memory_clock11, align 4
  br label %cleanup

cleanup:                                          ; preds = %cast_const_phw_smu7_power_state.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %cast_const_phw_smu7_power_state.exit ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_clock_by_type(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr nocapture noundef writeonly %clocks) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.504)
  switch i32 %type, label %entry.return_crit_edge [
    i32 2, label %sw.bb
    i32 3, label %sw.bb1
  ]

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

sw.bb:                                            ; preds = %entry
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %1 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %pptable.i, align 4
  %pp_table_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %3 = ptrtoint ptr %pp_table_version.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %pp_table_version.i, align 4
  %5 = zext i32 %4 to i64
  call void @__sanitizer_cov_trace_switch(i64 %5, ptr @__sancov_gen_cov_switch_values.505)
  switch i32 %4, label %sw.bb.return_crit_edge [
    i32 1, label %if.then.i
    i32 0, label %if.then11.i
  ]

sw.bb.return_crit_edge:                           ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.then.i:                                        ; preds = %sw.bb
  %cmp1.i = icmp eq ptr %2, null
  br i1 %cmp1.i, label %if.then.i.return_crit_edge, label %lor.lhs.false.i

if.then.i.return_crit_edge:                       ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

lor.lhs.false.i:                                  ; preds = %if.then.i
  %6 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %2, align 4
  %cmp2.i = icmp eq ptr %7, null
  br i1 %cmp2.i, label %lor.lhs.false.i.return_crit_edge, label %for.cond.preheader.i

lor.lhs.false.i.return_crit_edge:                 ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

for.cond.preheader.i:                             ; preds = %lor.lhs.false.i
  %8 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %7, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp54.not.i = icmp eq i32 %9, 0
  br i1 %cmp54.not.i, label %for.cond.preheader.i.return.sink.split_crit_edge, label %for.cond.preheader.i.for.body.i_crit_edge

for.cond.preheader.i.for.body.i_crit_edge:        ; preds = %for.cond.preheader.i
  br label %for.body.i

for.cond.preheader.i.return.sink.split_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %for.cond.preheader.i.for.body.i_crit_edge
  %i.05.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %7, i32 0, i32 1, i32 %i.05.i
  %10 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx.i, align 4
  %mul.i = mul i32 %11, 10
  %arrayidx6.i = getelementptr %struct.amd_pp_clocks, ptr %clocks, i32 0, i32 1, i32 %i.05.i
  %12 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %mul.i, ptr %arrayidx6.i, align 4
  %inc.i = add nuw i32 %i.05.i, 1
  %13 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %7, align 4
  %cmp5.i = icmp ult i32 %inc.i, %14
  br i1 %cmp5.i, label %for.body.i.for.body.i_crit_edge, label %for.body.i.return.sink.split_crit_edge

for.body.i.return.sink.split_crit_edge:           ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

if.then11.i:                                      ; preds = %sw.bb
  %dyn_state.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29
  %15 = ptrtoint ptr %dyn_state.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dyn_state.i, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %16, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %18)
  %cmp142.not.i = icmp eq i32 %18, 0
  br i1 %cmp142.not.i, label %if.then11.i.return.sink.split_crit_edge, label %if.then11.i.for.body15.i_crit_edge

if.then11.i.for.body15.i_crit_edge:               ; preds = %if.then11.i
  br label %for.body15.i

if.then11.i.return.sink.split_crit_edge:          ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body15.i:                                     ; preds = %for.body15.i.for.body15.i_crit_edge, %if.then11.i.for.body15.i_crit_edge
  %i.13.i = phi i32 [ %inc23.i, %for.body15.i.for.body15.i_crit_edge ], [ 0, %if.then11.i.for.body15.i_crit_edge ]
  %arrayidx17.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %16, i32 0, i32 1, i32 %i.13.i
  %19 = ptrtoint ptr %arrayidx17.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx17.i, align 4
  %mul19.i = mul i32 %20, 10
  %arrayidx21.i = getelementptr %struct.amd_pp_clocks, ptr %clocks, i32 0, i32 1, i32 %i.13.i
  %21 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %mul19.i, ptr %arrayidx21.i, align 4
  %inc23.i = add nuw i32 %i.13.i, 1
  %22 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %16, align 4
  %cmp14.i = icmp ult i32 %inc23.i, %23
  br i1 %cmp14.i, label %for.body15.i.for.body15.i_crit_edge, label %for.body15.i.return.sink.split_crit_edge

for.body15.i.return.sink.split_crit_edge:         ; preds = %for.body15.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body15.i.for.body15.i_crit_edge:              ; preds = %for.body15.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body15.i

sw.bb1:                                           ; preds = %entry
  %pptable.i5 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %24 = ptrtoint ptr %pptable.i5 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %pptable.i5, align 4
  %pp_table_version.i6 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %26 = ptrtoint ptr %pp_table_version.i6 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %pp_table_version.i6, align 4
  %28 = zext i32 %27 to i64
  call void @__sanitizer_cov_trace_switch(i64 %28, ptr @__sancov_gen_cov_switch_values.506)
  switch i32 %27, label %sw.bb1.return_crit_edge [
    i32 1, label %if.then.i8
    i32 0, label %if.then13.i
  ]

sw.bb1.return_crit_edge:                          ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.then.i8:                                       ; preds = %sw.bb1
  %cmp1.i7 = icmp eq ptr %25, null
  br i1 %cmp1.i7, label %if.then.i8.return_crit_edge, label %if.end.i

if.then.i8.return_crit_edge:                      ; preds = %if.then.i8
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.end.i:                                         ; preds = %if.then.i8
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %25, i32 0, i32 1
  %29 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %31 = ptrtoint ptr %30 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %30, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %cmp34.not.i = icmp eq i32 %32, 0
  br i1 %cmp34.not.i, label %if.end.i.return.sink.split_crit_edge, label %for.body.lr.ph.i

if.end.i.return.sink.split_crit_edge:             ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body.lr.ph.i:                                 ; preds = %if.end.i
  %backend.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  br label %for.body.i12

for.body.i12:                                     ; preds = %smu7_get_mem_latency.exit.i.for.body.i12_crit_edge, %for.body.lr.ph.i
  %i.05.i9 = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i13, %smu7_get_mem_latency.exit.i.for.body.i12_crit_edge ]
  %arrayidx.i10 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %30, i32 0, i32 1, i32 %i.05.i9
  %33 = ptrtoint ptr %arrayidx.i10 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx.i10, align 4
  %mul.i11 = mul i32 %34, 10
  %arrayidx4.i = getelementptr %struct.amd_pp_clocks, ptr %clocks, i32 0, i32 1, i32 %i.05.i9
  %35 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %mul.i11, ptr %arrayidx4.i, align 4
  %36 = load i32, ptr %arrayidx.i10, align 4
  %37 = ptrtoint ptr %backend.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %backend.i.i, align 4
  %39 = add i32 %36, -25000
  call void @__sanitizer_cov_trace_const_cmp4(i32 55000, i32 %39)
  %40 = icmp ult i32 %39, 55000
  br i1 %40, label %if.then.i.i, label %if.else.i.i

if.then.i.i:                                      ; preds = %for.body.i12
  call void @__sanitizer_cov_trace_pc() #17
  %mem_latency_high.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %38, i32 0, i32 99
  %41 = ptrtoint ptr %mem_latency_high.i.i to i32
  call void @__asan_load2_noabort(i32 %41)
  %42 = load i16, ptr %mem_latency_high.i.i, align 4
  br label %smu7_get_mem_latency.exit.i

if.else.i.i:                                      ; preds = %for.body.i12
  call void @__sanitizer_cov_trace_const_cmp4(i32 79999, i32 %36)
  %cmp2.i.i = icmp ugt i32 %36, 79999
  br i1 %cmp2.i.i, label %if.then4.i.i, label %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge

if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge: ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_mem_latency.exit.i

if.then4.i.i:                                     ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %mem_latency_low.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %38, i32 0, i32 100
  %43 = ptrtoint ptr %mem_latency_low.i.i to i32
  call void @__asan_load2_noabort(i32 %43)
  %44 = load i16, ptr %mem_latency_low.i.i, align 2
  br label %smu7_get_mem_latency.exit.i

smu7_get_mem_latency.exit.i:                      ; preds = %if.then4.i.i, %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge, %if.then.i.i
  %retval.0.shrunk.i.i = phi i16 [ %42, %if.then.i.i ], [ %44, %if.then4.i.i ], [ -1, %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge ]
  %retval.0.i.i = zext i16 %retval.0.shrunk.i.i to i32
  %arrayidx8.i = getelementptr %struct.amd_pp_clocks, ptr %clocks, i32 0, i32 2, i32 %i.05.i9
  %45 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %retval.0.i.i, ptr %arrayidx8.i, align 4
  %inc.i13 = add nuw i32 %i.05.i9, 1
  %46 = ptrtoint ptr %30 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %30, align 4
  %cmp3.i = icmp ult i32 %inc.i13, %47
  br i1 %cmp3.i, label %smu7_get_mem_latency.exit.i.for.body.i12_crit_edge, label %smu7_get_mem_latency.exit.i.return.sink.split_crit_edge

smu7_get_mem_latency.exit.i.return.sink.split_crit_edge: ; preds = %smu7_get_mem_latency.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

smu7_get_mem_latency.exit.i.for.body.i12_crit_edge: ; preds = %smu7_get_mem_latency.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i12

if.then13.i:                                      ; preds = %sw.bb1
  %vddc_dependency_on_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 2
  %48 = ptrtoint ptr %vddc_dependency_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %vddc_dependency_on_mclk.i, align 4
  %50 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %49, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %cmp162.not.i = icmp eq i32 %51, 0
  br i1 %cmp162.not.i, label %if.then13.i.return.sink.split_crit_edge, label %if.then13.i.for.body17.i_crit_edge

if.then13.i.for.body17.i_crit_edge:               ; preds = %if.then13.i
  br label %for.body17.i

if.then13.i.return.sink.split_crit_edge:          ; preds = %if.then13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body17.i:                                     ; preds = %for.body17.i.for.body17.i_crit_edge, %if.then13.i.for.body17.i_crit_edge
  %i.13.i14 = phi i32 [ %inc25.i, %for.body17.i.for.body17.i_crit_edge ], [ 0, %if.then13.i.for.body17.i_crit_edge ]
  %arrayidx19.i = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %49, i32 0, i32 1, i32 %i.13.i14
  %52 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx19.i, align 4
  %mul21.i = mul i32 %53, 10
  %arrayidx23.i = getelementptr %struct.amd_pp_clocks, ptr %clocks, i32 0, i32 1, i32 %i.13.i14
  %54 = ptrtoint ptr %arrayidx23.i to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %mul21.i, ptr %arrayidx23.i, align 4
  %inc25.i = add nuw i32 %i.13.i14, 1
  %55 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %49, align 4
  %cmp16.i = icmp ult i32 %inc25.i, %56
  br i1 %cmp16.i, label %for.body17.i.for.body17.i_crit_edge, label %for.body17.i.return.sink.split_crit_edge

for.body17.i.return.sink.split_crit_edge:         ; preds = %for.body17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

for.body17.i.for.body17.i_crit_edge:              ; preds = %for.body17.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body17.i

return.sink.split:                                ; preds = %for.body17.i.return.sink.split_crit_edge, %if.then13.i.return.sink.split_crit_edge, %smu7_get_mem_latency.exit.i.return.sink.split_crit_edge, %if.end.i.return.sink.split_crit_edge, %for.body15.i.return.sink.split_crit_edge, %if.then11.i.return.sink.split_crit_edge, %for.body.i.return.sink.split_crit_edge, %for.cond.preheader.i.return.sink.split_crit_edge
  %.lcssa.sink.i15.sink = phi i32 [ 0, %for.cond.preheader.i.return.sink.split_crit_edge ], [ 0, %if.then11.i.return.sink.split_crit_edge ], [ 0, %if.end.i.return.sink.split_crit_edge ], [ 0, %if.then13.i.return.sink.split_crit_edge ], [ %14, %for.body.i.return.sink.split_crit_edge ], [ %23, %for.body15.i.return.sink.split_crit_edge ], [ %47, %smu7_get_mem_latency.exit.i.return.sink.split_crit_edge ], [ %56, %for.body17.i.return.sink.split_crit_edge ]
  %57 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %.lcssa.sink.i15.sink, ptr %clocks, align 4
  br label %return

return:                                           ; preds = %return.sink.split, %if.then.i8.return_crit_edge, %sw.bb1.return_crit_edge, %lor.lhs.false.i.return_crit_edge, %if.then.i.return_crit_edge, %sw.bb.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ -22, %entry.return_crit_edge ], [ 0, %sw.bb.return_crit_edge ], [ 0, %if.then.i.return_crit_edge ], [ 0, %lor.lhs.false.i.return_crit_edge ], [ 0, %sw.bb1.return_crit_edge ], [ 0, %if.then.i8.return_crit_edge ], [ 0, %return.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_clock_by_type_with_latency(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr nocapture noundef %clocks) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %0 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip_id, align 4
  %2 = add i32 %1, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %2)
  %3 = icmp ult i32 %2, 4
  br i1 %3, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.end:                                           ; preds = %entry
  %4 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.507)
  switch i32 %type, label %if.end.return_crit_edge [
    i32 2, label %sw.bb
    i32 3, label %sw.bb3
  ]

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

sw.bb:                                            ; preds = %if.end
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %5 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %pptable.i, align 4
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %6, align 4
  %9 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %clocks, align 4
  %10 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %8, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp1.not.i = icmp eq i32 %11, 0
  br i1 %cmp1.not.i, label %sw.bb.return_crit_edge, label %sw.bb.for.body.i_crit_edge

sw.bb.for.body.i_crit_edge:                       ; preds = %sw.bb
  br label %for.body.i

sw.bb.return_crit_edge:                           ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %sw.bb.for.body.i_crit_edge
  %i.02.i = phi i32 [ %inc7.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %sw.bb.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %8, i32 0, i32 1, i32 %i.02.i
  %12 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %tobool.not.i = icmp eq i32 %13, 0
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %if.then.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i

if.then.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  %mul.i = mul i32 %13, 10
  %14 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %clocks, align 4
  %arrayidx5.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %15
  %16 = ptrtoint ptr %arrayidx5.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %mul.i, ptr %arrayidx5.i, align 4
  %inc.i = add i32 %15, 1
  store i32 %inc.i, ptr %clocks, align 4
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then.i, %for.body.i.for.inc.i_crit_edge
  %inc7.i = add nuw i32 %i.02.i, 1
  %17 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %8, align 4
  %cmp.i = icmp ult i32 %inc7.i, %18
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.return_crit_edge

for.inc.i.return_crit_edge:                       ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

sw.bb3:                                           ; preds = %if.end
  %pptable.i9 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %19 = ptrtoint ptr %pptable.i9 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %pptable.i9, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %20, i32 0, i32 1
  %21 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %23 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %backend.i, align 4
  %25 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 0, ptr %clocks, align 4
  %mclk_latency_table.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %24, i32 0, i32 3
  %26 = ptrtoint ptr %mclk_latency_table.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 0, ptr %mclk_latency_table.i, align 4
  %27 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %22, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %28)
  %cmp1.not.i10 = icmp eq i32 %28, 0
  br i1 %cmp1.not.i10, label %sw.bb3.return_crit_edge, label %sw.bb3.for.body.i14_crit_edge

sw.bb3.for.body.i14_crit_edge:                    ; preds = %sw.bb3
  br label %for.body.i14

sw.bb3.return_crit_edge:                          ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

for.body.i14:                                     ; preds = %for.inc.i19.for.body.i14_crit_edge, %sw.bb3.for.body.i14_crit_edge
  %i.02.i11 = phi i32 [ %inc31.i, %for.inc.i19.for.body.i14_crit_edge ], [ 0, %sw.bb3.for.body.i14_crit_edge ]
  %arrayidx.i12 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %22, i32 0, i32 1, i32 %i.02.i11
  %29 = ptrtoint ptr %arrayidx.i12 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %arrayidx.i12, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %tobool.not.i13 = icmp eq i32 %30, 0
  br i1 %tobool.not.i13, label %for.body.i14.for.inc.i19_crit_edge, label %if.then.i16

for.body.i14.for.inc.i19_crit_edge:               ; preds = %for.body.i14
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i19

if.then.i16:                                      ; preds = %for.body.i14
  %mul.i15 = mul i32 %30, 10
  %31 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %clocks, align 4
  %arrayidx7.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %32
  %33 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %mul.i15, ptr %arrayidx7.i, align 4
  %34 = ptrtoint ptr %arrayidx.i12 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx.i12, align 4
  %36 = ptrtoint ptr %mclk_latency_table.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %mclk_latency_table.i, align 4
  %arrayidx15.i = getelementptr %struct.smu7_hwmgr, ptr %24, i32 0, i32 3, i32 1, i32 %37
  %38 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %35, ptr %arrayidx15.i, align 4
  %39 = load i32, ptr %arrayidx.i12, align 4
  %40 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %backend.i, align 4
  %42 = add i32 %39, -25000
  call void @__sanitizer_cov_trace_const_cmp4(i32 55000, i32 %42)
  %43 = icmp ult i32 %42, 55000
  br i1 %43, label %if.then.i.i, label %if.else.i.i

if.then.i.i:                                      ; preds = %if.then.i16
  call void @__sanitizer_cov_trace_pc() #17
  %mem_latency_high.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %41, i32 0, i32 99
  %44 = ptrtoint ptr %mem_latency_high.i.i to i32
  call void @__asan_load2_noabort(i32 %44)
  %45 = load i16, ptr %mem_latency_high.i.i, align 4
  br label %smu7_get_mem_latency.exit.i

if.else.i.i:                                      ; preds = %if.then.i16
  call void @__sanitizer_cov_trace_const_cmp4(i32 79999, i32 %39)
  %cmp2.i.i = icmp ugt i32 %39, 79999
  br i1 %cmp2.i.i, label %if.then4.i.i, label %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge

if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge: ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_mem_latency.exit.i

if.then4.i.i:                                     ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %mem_latency_low.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %41, i32 0, i32 100
  %46 = ptrtoint ptr %mem_latency_low.i.i to i32
  call void @__asan_load2_noabort(i32 %46)
  %47 = load i16, ptr %mem_latency_low.i.i, align 2
  br label %smu7_get_mem_latency.exit.i

smu7_get_mem_latency.exit.i:                      ; preds = %if.then4.i.i, %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge, %if.then.i.i
  %retval.0.shrunk.i.i = phi i16 [ %45, %if.then.i.i ], [ %47, %if.then4.i.i ], [ -1, %if.else.i.i.smu7_get_mem_latency.exit.i_crit_edge ]
  %retval.0.i.i = zext i16 %retval.0.shrunk.i.i to i32
  %latency.i = getelementptr %struct.smu7_hwmgr, ptr %24, i32 0, i32 3, i32 1, i32 %37, i32 1
  %48 = ptrtoint ptr %latency.i to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %retval.0.i.i, ptr %latency.i, align 4
  %49 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %clocks, align 4
  %latency_in_us.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %50, i32 1
  %51 = ptrtoint ptr %latency_in_us.i to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 %retval.0.i.i, ptr %latency_in_us.i, align 4
  %52 = load i32, ptr %clocks, align 4
  %inc.i17 = add i32 %52, 1
  store i32 %inc.i17, ptr %clocks, align 4
  %53 = ptrtoint ptr %mclk_latency_table.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %mclk_latency_table.i, align 4
  %inc30.i = add i32 %54, 1
  store i32 %inc30.i, ptr %mclk_latency_table.i, align 4
  br label %for.inc.i19

for.inc.i19:                                      ; preds = %smu7_get_mem_latency.exit.i, %for.body.i14.for.inc.i19_crit_edge
  %inc31.i = add nuw i32 %i.02.i11, 1
  %55 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %22, align 4
  %cmp.i18 = icmp ult i32 %inc31.i, %56
  br i1 %cmp.i18, label %for.inc.i19.for.body.i14_crit_edge, label %for.inc.i19.return_crit_edge

for.inc.i19.return_crit_edge:                     ; preds = %for.inc.i19
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

for.inc.i19.for.body.i14_crit_edge:               ; preds = %for.inc.i19
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i14

return:                                           ; preds = %for.inc.i19.return_crit_edge, %sw.bb3.return_crit_edge, %for.inc.i.return_crit_edge, %sw.bb.return_crit_edge, %if.end.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ -22, %entry.return_crit_edge ], [ -22, %if.end.return_crit_edge ], [ 0, %sw.bb.return_crit_edge ], [ 0, %sw.bb3.return_crit_edge ], [ 0, %for.inc.i.return_crit_edge ], [ 0, %for.inc.i19.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_watermarks_for_clocks_ranges(ptr noundef %hwmgr, ptr nocapture noundef readonly %clock_range) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %0 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pptable, align 4
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %1, align 4
  %smu_backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 25
  %6 = ptrtoint ptr %smu_backend to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %smu_backend, align 4
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %8 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %chip_id, align 4
  %10 = add i32 %9, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %10)
  %11 = icmp ult i32 %10, 4
  br i1 %11, label %for.cond.preheader, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %12 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp3122.not = icmp eq i32 %13, 0
  br i1 %cmp3122.not, label %for.cond.preheader.for.end64_crit_edge, label %for.cond.preheader.for.cond4.preheader_crit_edge

for.cond.preheader.for.cond4.preheader_crit_edge: ; preds = %for.cond.preheader
  br label %for.cond4.preheader

for.cond.preheader.for.end64_crit_edge:           ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end64

for.cond4.preheader:                              ; preds = %for.inc62.for.cond4.preheader_crit_edge, %for.cond.preheader.for.cond4.preheader_crit_edge
  %i.0123 = phi i32 [ %inc63, %for.inc62.for.cond4.preheader_crit_edge ], [ 0, %for.cond.preheader.for.cond4.preheader_crit_edge ]
  %14 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp6118.not = icmp eq i32 %15, 0
  br i1 %cmp6118.not, label %for.cond4.preheader.for.inc62_crit_edge, label %for.cond8.preheader.lr.ph

for.cond4.preheader.for.inc62_crit_edge:          ; preds = %for.cond4.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc62

for.cond8.preheader.lr.ph:                        ; preds = %for.cond4.preheader
  %arrayidx = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.0123
  %arrayidx23 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %3, i32 0, i32 1, i32 %i.0123
  br label %for.cond8.preheader

for.cond8.preheader:                              ; preds = %for.inc59.for.cond8.preheader_crit_edge, %for.cond8.preheader.lr.ph
  %j.0119 = phi i32 [ 0, %for.cond8.preheader.lr.ph ], [ %inc60, %for.inc59.for.cond8.preheader_crit_edge ]
  %16 = ptrtoint ptr %clock_range to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %clock_range, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp9115.not = icmp eq i32 %17, 0
  br i1 %cmp9115.not, label %for.cond8.preheader.if.then43.critedge_crit_edge, label %for.body10.lr.ph

for.cond8.preheader.if.then43.critedge_crit_edge: ; preds = %for.cond8.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then43.critedge

for.body10.lr.ph:                                 ; preds = %for.cond8.preheader
  %18 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx, align 4
  br label %for.body10

for.body10:                                       ; preds = %for.inc.for.body10_crit_edge, %for.body10.lr.ph
  %k.0116 = phi i32 [ 0, %for.body10.lr.ph ], [ %inc, %for.inc.for.body10_crit_edge ]
  %wm_min_eng_clk_in_khz = getelementptr %struct.dm_pp_wm_sets_with_clock_ranges, ptr %clock_range, i32 0, i32 1, i32 %k.0116, i32 1
  %20 = ptrtoint ptr %wm_min_eng_clk_in_khz to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %wm_min_eng_clk_in_khz, align 4
  %div = udiv i32 %21, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %div)
  %cmp12.not = icmp ult i32 %19, %div
  br i1 %cmp12.not, label %for.body10.for.inc_crit_edge, label %land.lhs.true13

for.body10.for.inc_crit_edge:                     ; preds = %for.body10
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

land.lhs.true13:                                  ; preds = %for.body10
  %wm_max_eng_clk_in_khz = getelementptr %struct.dm_pp_wm_sets_with_clock_ranges, ptr %clock_range, i32 0, i32 1, i32 %k.0116, i32 2
  %22 = ptrtoint ptr %wm_max_eng_clk_in_khz to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %wm_max_eng_clk_in_khz, align 4
  %div19 = udiv i32 %23, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %div19)
  %cmp20 = icmp ult i32 %19, %div19
  br i1 %cmp20, label %land.lhs.true21, label %land.lhs.true13.for.inc_crit_edge

land.lhs.true13.for.inc_crit_edge:                ; preds = %land.lhs.true13
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

land.lhs.true21:                                  ; preds = %land.lhs.true13
  %24 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx23, align 4
  %wm_min_mem_clk_in_khz = getelementptr %struct.dm_pp_wm_sets_with_clock_ranges, ptr %clock_range, i32 0, i32 1, i32 %k.0116, i32 3
  %26 = ptrtoint ptr %wm_min_mem_clk_in_khz to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %wm_min_mem_clk_in_khz, align 4
  %div27 = udiv i32 %27, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %div27)
  %cmp28.not = icmp ult i32 %25, %div27
  br i1 %cmp28.not, label %land.lhs.true21.for.inc_crit_edge, label %land.lhs.true29

land.lhs.true21.for.inc_crit_edge:                ; preds = %land.lhs.true21
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

land.lhs.true29:                                  ; preds = %land.lhs.true21
  %wm_max_mem_clk_in_khz = getelementptr %struct.dm_pp_wm_sets_with_clock_ranges, ptr %clock_range, i32 0, i32 1, i32 %k.0116, i32 4
  %28 = ptrtoint ptr %wm_max_mem_clk_in_khz to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %wm_max_mem_clk_in_khz, align 4
  %div35 = udiv i32 %29, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %div35)
  %cmp36 = icmp ult i32 %25, %div35
  br i1 %cmp36, label %land.lhs.true29.for.inc59_crit_edge, label %land.lhs.true29.for.inc_crit_edge

land.lhs.true29.for.inc_crit_edge:                ; preds = %land.lhs.true29
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

land.lhs.true29.for.inc59_crit_edge:              ; preds = %land.lhs.true29
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc59

for.inc:                                          ; preds = %land.lhs.true29.for.inc_crit_edge, %land.lhs.true21.for.inc_crit_edge, %land.lhs.true13.for.inc_crit_edge, %for.body10.for.inc_crit_edge
  %inc = add nuw i32 %k.0116, 1
  %exitcond.not = icmp eq i32 %inc, %17
  br i1 %exitcond.not, label %for.inc.if.then43.critedge_crit_edge, label %for.inc.for.body10_crit_edge

for.inc.for.body10_crit_edge:                     ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body10

for.inc.if.then43.critedge_crit_edge:             ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then43.critedge

if.then43.critedge:                               ; preds = %for.inc.if.then43.critedge_crit_edge, %for.cond8.preheader.if.then43.critedge_crit_edge
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_set_watermarks_for_clocks_ranges._rs, ptr noundef nonnull @__func__.smu7_set_watermarks_for_clocks_ranges) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool44.not = icmp eq i32 %call, 0
  br i1 %tobool44.not, label %if.then43.critedge.if.end48_crit_edge, label %do.end

if.then43.critedge.if.end48_crit_edge:            ; preds = %if.then43.critedge
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end48

do.end:                                           ; preds = %if.then43.critedge
  call void @__sanitizer_cov_trace_pc() #17
  %call47 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.410) #18
  br label %if.end48

if.end48:                                         ; preds = %do.end, %if.then43.critedge.if.end48_crit_edge
  %sub = add i32 %17, -1
  br label %for.inc59

for.inc59:                                        ; preds = %if.end48, %land.lhs.true29.for.inc59_crit_edge
  %k.0116.lcssa.sink = phi i32 [ %sub, %if.end48 ], [ %k.0116, %land.lhs.true29.for.inc59_crit_edge ]
  %arrayidx11.le = getelementptr %struct.dm_pp_wm_sets_with_clock_ranges, ptr %clock_range, i32 0, i32 1, i32 %k.0116.lcssa.sink
  %30 = ptrtoint ptr %arrayidx11.le to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx11.le, align 4
  %conv = trunc i32 %31 to i8
  %arrayidx41 = getelementptr %struct.polaris10_smumgr, ptr %7, i32 0, i32 2, i32 44, i32 %i.0123, i32 %j.0119
  %32 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %conv, ptr %arrayidx41, align 1
  %inc60 = add nuw i32 %j.0119, 1
  %33 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %5, align 4
  %cmp6 = icmp ult i32 %inc60, %34
  br i1 %cmp6, label %for.inc59.for.cond8.preheader_crit_edge, label %for.inc59.for.inc62_crit_edge

for.inc59.for.inc62_crit_edge:                    ; preds = %for.inc59
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc62

for.inc59.for.cond8.preheader_crit_edge:          ; preds = %for.inc59
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond8.preheader

for.inc62:                                        ; preds = %for.inc59.for.inc62_crit_edge, %for.cond4.preheader.for.inc62_crit_edge
  %inc63 = add nuw i32 %i.0123, 1
  %35 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %3, align 4
  %cmp3 = icmp ult i32 %inc63, %36
  br i1 %cmp3, label %for.inc62.for.cond4.preheader_crit_edge, label %for.inc62.for.end64_crit_edge

for.inc62.for.end64_crit_edge:                    ; preds = %for.inc62
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end64

for.inc62.for.cond4.preheader_crit_edge:          ; preds = %for.inc62
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond4.preheader

for.end64:                                        ; preds = %for.inc62.for.end64_crit_edge, %for.cond.preheader.for.end64_crit_edge
  %dpm_table_start = getelementptr inbounds %struct.smu7_smumgr, ptr %7, i32 0, i32 4
  %37 = ptrtoint ptr %dpm_table_start to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %dpm_table_start, align 8
  %add = add i32 %38, 1412
  %DisplayWatermark65 = getelementptr inbounds %struct.polaris10_smumgr, ptr %7, i32 0, i32 2, i32 44
  %call66 = tail call i32 @smu7_copy_bytes_to_smc(ptr noundef %hwmgr, i32 noundef %add, ptr noundef %DisplayWatermark65, i32 noundef 32, i32 noundef 262144) #15
  br label %cleanup

cleanup:                                          ; preds = %for.end64, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call66, %for.end64 ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_max_high_clocks(ptr nocapture noundef readonly %hwmgr, ptr noundef writeonly %clocks) #9 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %clocks, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mclk_table3 = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %mclk_table3 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mclk_table3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %3)
  %cmp4 = icmp ugt i32 %3, 1
  %sub = add i32 %3, -1
  %value = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 %sub, i32 1
  %value8 = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 0, i32 1
  %cond.in = select i1 %cmp4, ptr %value, ptr %value8
  %4 = ptrtoint ptr %cond.in to i32
  call void @__asan_load4_noabort(i32 %4)
  %cond = load i32, ptr %cond.in, align 4
  %memory_max_clock = getelementptr inbounds %struct.amd_pp_simple_clock_info, ptr %clocks, i32 0, i32 1
  %5 = ptrtoint ptr %memory_max_clock to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %cond, ptr %memory_max_clock, align 4
  %6 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp10 = icmp ugt i32 %7, 1
  %sub14 = add i32 %7, -1
  %value16 = getelementptr %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 %sub14, i32 1
  %value20 = getelementptr inbounds %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 0, i32 1
  %cond22.in = select i1 %cmp10, ptr %value16, ptr %value20
  %8 = ptrtoint ptr %cond22.in to i32
  call void @__asan_load4_noabort(i32 %8)
  %cond22 = load i32, ptr %cond22.in, align 4
  %9 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %cond22, ptr %clocks, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_power_off_asic(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smu7_disable_dpm_tasks(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %entry.do.end7_crit_edge, label %if.then

entry.do.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end7

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_power_off_asic._rs, ptr noundef nonnull @__func__.smu7_power_off_asic) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.then.do.end7_crit_edge, label %do.end

if.then.do.end7_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end7

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.411) #18
  br label %do.end7

do.end7:                                          ; preds = %do.end, %if.then.do.end7_crit_edge, %entry.do.end7_crit_edge
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_force_clock_level(ptr noundef %hwmgr, i32 noundef %type, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %cmp = icmp eq i32 %mask, 0
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %2 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.508)
  switch i32 %type, label %if.end.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
    i32 2, label %sw.bb10
  ]

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

sw.bb:                                            ; preds = %if.end
  %sclk_dpm_key_disabled = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 72
  %3 = ptrtoint ptr %sclk_dpm_key_disabled to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %sclk_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %tobool.not = icmp eq i32 %4, 0
  br i1 %tobool.not, label %if.then1, label %sw.bb.cleanup_crit_edge

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then1:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  %sclk_dpm_enable_mask = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 70, i32 4
  %5 = ptrtoint ptr %sclk_dpm_enable_mask to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %sclk_dpm_enable_mask, align 4
  %and = and i32 %6, %mask
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %and, ptr noundef null) #15
  br label %cleanup

sw.bb3:                                           ; preds = %if.end
  %mclk_dpm_key_disabled = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 73
  %7 = ptrtoint ptr %mclk_dpm_key_disabled to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %mclk_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool4.not = icmp eq i32 %8, 0
  br i1 %tobool4.not, label %if.then5, label %sw.bb3.cleanup_crit_edge

sw.bb3.cleanup_crit_edge:                         ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then5:                                         ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #17
  %mclk_dpm_enable_mask = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 70, i32 5
  %9 = ptrtoint ptr %mclk_dpm_enable_mask to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %mclk_dpm_enable_mask, align 4
  %and7 = and i32 %10, %mask
  %call8 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 326, i32 noundef %and7, ptr noundef null) #15
  br label %cleanup

sw.bb10:                                          ; preds = %if.end
  %pcie_dpm_key_disabled = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 74
  %11 = ptrtoint ptr %pcie_dpm_key_disabled to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %pcie_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %12)
  %tobool13.not = icmp eq i32 %12, 0
  br i1 %tobool13.not, label %if.then14, label %sw.bb10.cleanup_crit_edge

sw.bb10.cleanup_crit_edge:                        ; preds = %sw.bb10
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then14:                                        ; preds = %sw.bb10
  %pcie_dpm_enable_mask = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 70, i32 6
  %13 = ptrtoint ptr %pcie_dpm_enable_mask to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %pcie_dpm_enable_mask, align 4
  %and12 = and i32 %14, %mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12)
  %tobool.not.i = icmp eq i32 %and12, 0
  %15 = tail call i32 @llvm.ctlz.i32(i32 %and12, i1 true) #15, !range !824
  %sub.i = sub nuw nsw i32 32, %15
  %cond.i = select i1 %tobool.not.i, i32 0, i32 %sub.i
  %16 = tail call i32 @llvm.cttz.i32(i32 %and12, i1 true), !range !824
  %17 = add nuw nsw i32 %16, 1
  %ffs = select i1 %tobool.not.i, i32 0, i32 %17
  call void @__sanitizer_cov_trace_cmp4(i32 %cond.i, i32 %ffs)
  %cmp16.not = icmp eq i32 %cond.i, %ffs
  br i1 %cmp16.not, label %if.else, label %if.then17

if.then17:                                        ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #17
  %call18 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 328, ptr noundef null) #15
  br label %cleanup

if.else:                                          ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #17
  %sub = add nsw i32 %cond.i, -1
  %call20 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 327, i32 noundef %sub, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.then17, %sw.bb10.cleanup_crit_edge, %if.then5, %sw.bb3.cleanup_crit_edge, %if.then1, %sw.bb.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %sw.bb10.cleanup_crit_edge ], [ 0, %if.else ], [ 0, %if.then17 ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %sw.bb3.cleanup_crit_edge ], [ 0, %if.then5 ], [ 0, %sw.bb.cleanup_crit_edge ], [ 0, %if.then1 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_print_clock_levels(ptr noundef %hwmgr, i32 noundef %type, ptr nocapture noundef writeonly %buf) #0 align 64 {
entry:
  %clock = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mclk_table3 = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 1
  %pcie_speed_table = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 2
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %clock) #15
  %2 = ptrtoint ptr %clock to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %clock, align 4, !annotation !822
  %3 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values.509)
  switch i32 %type, label %entry.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb18
    i32 2, label %sw.bb49
    i32 8, label %sw.bb101
    i32 9, label %sw.bb122
    i32 11, label %sw.bb148
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  %call = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 512, ptr noundef nonnull %clock) #15
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp312.not = icmp eq i32 %5, 0
  br i1 %cmp312.not, label %sw.bb.sw.epilog_crit_edge, label %for.body.lr.ph

sw.bb.sw.epilog_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body.lr.ph:                                   ; preds = %sw.bb
  %6 = ptrtoint ptr %clock to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %clock, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0313 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %value = getelementptr %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 %i.0313, i32 1
  %8 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp5 = icmp ugt i32 %7, %9
  br i1 %cmp5, label %for.inc, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0313, 1
  %exitcond325.not = icmp eq i32 %inc, %5
  br i1 %exitcond325.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %for.body.for.end_crit_edge
  %i.0.lcssa.ph = phi i32 [ %i.0313, %for.body.for.end_crit_edge ], [ %5, %for.inc.for.end_crit_edge ]
  %10 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %.pr = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr)
  %cmp8316.not = icmp eq i32 %.pr, 0
  br i1 %cmp8316.not, label %for.end.sw.epilog_crit_edge, label %for.end.for.body9_crit_edge

for.end.for.body9_crit_edge:                      ; preds = %for.end
  br label %for.body9

for.end.sw.epilog_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body9:                                        ; preds = %for.body9.for.body9_crit_edge, %for.end.for.body9_crit_edge
  %i.1318 = phi i32 [ %inc16, %for.body9.for.body9_crit_edge ], [ 0, %for.end.for.body9_crit_edge ]
  %size.0317 = phi i32 [ %add, %for.body9.for.body9_crit_edge ], [ 0, %for.end.for.body9_crit_edge ]
  %add.ptr = getelementptr i8, ptr %buf, i32 %size.0317
  %value12 = getelementptr %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 %i.1318, i32 1
  %11 = ptrtoint ptr %value12 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %value12, align 4
  %div = udiv i32 %12, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %i.1318, i32 %i.0.lcssa.ph)
  %cmp13 = icmp eq i32 %i.1318, %i.0.lcssa.ph
  %cond = select i1 %cmp13, ptr @.str.413, ptr @.str.414
  %call14 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr, ptr noundef nonnull @.str.412, i32 noundef %i.1318, i32 noundef %div, ptr noundef nonnull %cond)
  %add = add i32 %call14, %size.0317
  %inc16 = add nuw i32 %i.1318, 1
  %13 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %1, align 4
  %cmp8 = icmp ult i32 %inc16, %14
  br i1 %cmp8, label %for.body9.for.body9_crit_edge, label %for.body9.sw.epilog_crit_edge

for.body9.sw.epilog_crit_edge:                    ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body9.for.body9_crit_edge:                    ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body9

sw.bb18:                                          ; preds = %entry
  %call19 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 513, ptr noundef nonnull %clock) #15
  %15 = ptrtoint ptr %mclk_table3 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %mclk_table3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp22304.not = icmp eq i32 %16, 0
  br i1 %cmp22304.not, label %sw.bb18.sw.epilog_crit_edge, label %for.body23.lr.ph

sw.bb18.sw.epilog_crit_edge:                      ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body23.lr.ph:                                 ; preds = %sw.bb18
  %17 = ptrtoint ptr %clock to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %clock, align 4
  br label %for.body23

for.body23:                                       ; preds = %for.inc30.for.body23_crit_edge, %for.body23.lr.ph
  %i.2305 = phi i32 [ 0, %for.body23.lr.ph ], [ %inc31, %for.inc30.for.body23_crit_edge ]
  %value26 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 %i.2305, i32 1
  %19 = ptrtoint ptr %value26 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %value26, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %18, i32 %20)
  %cmp27 = icmp ugt i32 %18, %20
  br i1 %cmp27, label %for.inc30, label %for.body23.for.end32_crit_edge

for.body23.for.end32_crit_edge:                   ; preds = %for.body23
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end32

for.inc30:                                        ; preds = %for.body23
  %inc31 = add nuw i32 %i.2305, 1
  %exitcond324.not = icmp eq i32 %inc31, %16
  br i1 %exitcond324.not, label %for.inc30.for.end32_crit_edge, label %for.inc30.for.body23_crit_edge

for.inc30.for.body23_crit_edge:                   ; preds = %for.inc30
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body23

for.inc30.for.end32_crit_edge:                    ; preds = %for.inc30
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end32

for.end32:                                        ; preds = %for.inc30.for.end32_crit_edge, %for.body23.for.end32_crit_edge
  %i.2.lcssa.ph = phi i32 [ %i.2305, %for.body23.for.end32_crit_edge ], [ %16, %for.inc30.for.end32_crit_edge ]
  %21 = ptrtoint ptr %mclk_table3 to i32
  call void @__asan_load4_noabort(i32 %21)
  %.pr328 = load i32, ptr %mclk_table3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr328)
  %cmp35308.not = icmp eq i32 %.pr328, 0
  br i1 %cmp35308.not, label %for.end32.sw.epilog_crit_edge, label %for.end32.for.body36_crit_edge

for.end32.for.body36_crit_edge:                   ; preds = %for.end32
  br label %for.body36

for.end32.sw.epilog_crit_edge:                    ; preds = %for.end32
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body36:                                       ; preds = %for.body36.for.body36_crit_edge, %for.end32.for.body36_crit_edge
  %i.3310 = phi i32 [ %inc47, %for.body36.for.body36_crit_edge ], [ 0, %for.end32.for.body36_crit_edge ]
  %size.1309 = phi i32 [ %add45, %for.body36.for.body36_crit_edge ], [ 0, %for.end32.for.body36_crit_edge ]
  %add.ptr37 = getelementptr i8, ptr %buf, i32 %size.1309
  %value40 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 %i.3310, i32 1
  %22 = ptrtoint ptr %value40 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %value40, align 4
  %div41 = udiv i32 %23, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %i.3310, i32 %i.2.lcssa.ph)
  %cmp42 = icmp eq i32 %i.3310, %i.2.lcssa.ph
  %cond43 = select i1 %cmp42, ptr @.str.413, ptr @.str.414
  %call44 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr37, ptr noundef nonnull @.str.412, i32 noundef %i.3310, i32 noundef %div41, ptr noundef nonnull %cond43)
  %add45 = add i32 %call44, %size.1309
  %inc47 = add nuw i32 %i.3310, 1
  %24 = ptrtoint ptr %mclk_table3 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %mclk_table3, align 4
  %cmp35 = icmp ult i32 %inc47, %25
  br i1 %cmp35, label %for.body36.for.body36_crit_edge, label %for.body36.sw.epilog_crit_edge

for.body36.sw.epilog_crit_edge:                   ; preds = %for.body36
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body36.for.body36_crit_edge:                  ; preds = %for.body36
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body36

sw.bb49:                                          ; preds = %entry
  %device.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %26 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %device.i, align 4
  %28 = ptrtoint ptr %27 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %27, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %29, i32 0, i32 2
  %30 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %read_ind_register.i, align 4
  %call.i = tail call i32 %31(ptr noundef %27, i32 noundef 0, i32 noundef 268501156) #15
  %32 = lshr i32 %call.i, 13
  %conv.i = and i32 %32, 3
  %33 = ptrtoint ptr %pcie_speed_table to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %pcie_speed_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp53296.not = icmp eq i32 %34, 0
  br i1 %cmp53296.not, label %sw.bb49.sw.epilog_crit_edge, label %sw.bb49.for.body55_crit_edge

sw.bb49.for.body55_crit_edge:                     ; preds = %sw.bb49
  br label %for.body55

sw.bb49.sw.epilog_crit_edge:                      ; preds = %sw.bb49
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body55:                                       ; preds = %for.inc63.for.body55_crit_edge, %sw.bb49.for.body55_crit_edge
  %i.4297 = phi i32 [ %inc64, %for.inc63.for.body55_crit_edge ], [ 0, %sw.bb49.for.body55_crit_edge ]
  %value58 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 %i.4297, i32 1
  %35 = ptrtoint ptr %value58 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %value58, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %36, i32 %conv.i)
  %cmp59.not = icmp eq i32 %36, %conv.i
  br i1 %cmp59.not, label %for.body55.for.end65_crit_edge, label %for.inc63

for.body55.for.end65_crit_edge:                   ; preds = %for.body55
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end65

for.inc63:                                        ; preds = %for.body55
  %inc64 = add nuw i32 %i.4297, 1
  %exitcond.not = icmp eq i32 %inc64, %34
  br i1 %exitcond.not, label %for.inc63.for.end65_crit_edge, label %for.inc63.for.body55_crit_edge

for.inc63.for.body55_crit_edge:                   ; preds = %for.inc63
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body55

for.inc63.for.end65_crit_edge:                    ; preds = %for.inc63
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end65

for.end65:                                        ; preds = %for.inc63.for.end65_crit_edge, %for.body55.for.end65_crit_edge
  %i.4.lcssa.ph = phi i32 [ %i.4297, %for.body55.for.end65_crit_edge ], [ %34, %for.inc63.for.end65_crit_edge ]
  %37 = ptrtoint ptr %pcie_speed_table to i32
  call void @__asan_load4_noabort(i32 %37)
  %.pr331 = load i32, ptr %pcie_speed_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr331)
  %cmp68300.not = icmp eq i32 %.pr331, 0
  br i1 %cmp68300.not, label %for.end65.sw.epilog_crit_edge, label %for.end65.for.body70_crit_edge

for.end65.for.body70_crit_edge:                   ; preds = %for.end65
  br label %for.body70

for.end65.sw.epilog_crit_edge:                    ; preds = %for.end65
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body70:                                       ; preds = %cond.end91.for.body70_crit_edge, %for.end65.for.body70_crit_edge
  %i.5302 = phi i32 [ %inc99, %cond.end91.for.body70_crit_edge ], [ 0, %for.end65.for.body70_crit_edge ]
  %size.2301 = phi i32 [ %add97, %cond.end91.for.body70_crit_edge ], [ 0, %for.end65.for.body70_crit_edge ]
  %add.ptr71 = getelementptr i8, ptr %buf, i32 %size.2301
  %value74 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 %i.5302, i32 1
  %38 = ptrtoint ptr %value74 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %value74, align 4
  %40 = zext i32 %39 to i64
  call void @__sanitizer_cov_trace_switch(i64 %40, ptr @__sancov_gen_cov_switch_values.510)
  switch i32 %39, label %cond.false83 [
    i32 0, label %for.body70.cond.end91_crit_edge
    i32 1, label %cond.end91.fold.split
  ]

for.body70.cond.end91_crit_edge:                  ; preds = %for.body70
  call void @__sanitizer_cov_trace_pc() #17
  br label %cond.end91

cond.false83:                                     ; preds = %for.body70
  call void @__sanitizer_cov_trace_pc() #17
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %39)
  %cmp87 = icmp eq i32 %39, 2
  %cond89 = select i1 %cmp87, ptr @.str.418, ptr @.str.414
  br label %cond.end91

cond.end91.fold.split:                            ; preds = %for.body70
  call void @__sanitizer_cov_trace_pc() #17
  br label %cond.end91

cond.end91:                                       ; preds = %cond.end91.fold.split, %cond.false83, %for.body70.cond.end91_crit_edge
  %cond92 = phi ptr [ @.str.416, %for.body70.cond.end91_crit_edge ], [ %cond89, %cond.false83 ], [ @.str.417, %cond.end91.fold.split ]
  call void @__sanitizer_cov_trace_cmp4(i32 %i.5302, i32 %i.4.lcssa.ph)
  %cmp93 = icmp eq i32 %i.5302, %i.4.lcssa.ph
  %cond95 = select i1 %cmp93, ptr @.str.413, ptr @.str.414
  %call96 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr71, ptr noundef nonnull @.str.415, i32 noundef %i.5302, ptr noundef nonnull %cond92, ptr noundef nonnull %cond95)
  %add97 = add i32 %call96, %size.2301
  %inc99 = add nuw i32 %i.5302, 1
  %41 = ptrtoint ptr %pcie_speed_table to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %pcie_speed_table, align 4
  %cmp68 = icmp ult i32 %inc99, %42
  br i1 %cmp68, label %cond.end91.for.body70_crit_edge, label %cond.end91.sw.epilog_crit_edge

cond.end91.sw.epilog_crit_edge:                   ; preds = %cond.end91
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

cond.end91.for.body70_crit_edge:                  ; preds = %cond.end91
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body70

sw.bb101:                                         ; preds = %entry
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %43 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %od_enabled, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %44)
  %tobool.not = icmp eq i8 %44, 0
  br i1 %tobool.not, label %sw.bb101.sw.epilog_crit_edge, label %if.then102

sw.bb101.sw.epilog_crit_edge:                     ; preds = %sw.bb101
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then102:                                       ; preds = %sw.bb101
  %call104 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.419, ptr noundef nonnull @.str.420)
  %num_of_pl = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 3
  %45 = ptrtoint ptr %num_of_pl to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %num_of_pl, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %cmp107292.not = icmp eq i32 %46, 0
  br i1 %cmp107292.not, label %if.then102.sw.epilog_crit_edge, label %if.then102.for.body109_crit_edge

if.then102.for.body109_crit_edge:                 ; preds = %if.then102
  br label %for.body109

if.then102.sw.epilog_crit_edge:                   ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body109:                                      ; preds = %for.body109.for.body109_crit_edge, %if.then102.for.body109_crit_edge
  %i.6294 = phi i32 [ %inc119, %for.body109.for.body109_crit_edge ], [ 0, %if.then102.for.body109_crit_edge ]
  %size.3293 = phi i32 [ %add117, %for.body109.for.body109_crit_edge ], [ %call104, %if.then102.for.body109_crit_edge ]
  %add.ptr110 = getelementptr i8, ptr %buf, i32 %size.3293
  %arrayidx111 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 4, i32 %i.6294
  %47 = ptrtoint ptr %arrayidx111 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx111, align 4
  %div113 = udiv i32 %48, 100
  %vddc = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 4, i32 %i.6294, i32 1
  %49 = ptrtoint ptr %vddc to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %vddc, align 4
  %call116 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr110, ptr noundef nonnull @.str.421, i32 noundef %i.6294, i32 noundef %div113, i32 noundef %50)
  %add117 = add i32 %call116, %size.3293
  %inc119 = add nuw i32 %i.6294, 1
  %51 = ptrtoint ptr %num_of_pl to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %num_of_pl, align 4
  %cmp107 = icmp ult i32 %inc119, %52
  br i1 %cmp107, label %for.body109.for.body109_crit_edge, label %for.body109.sw.epilog_crit_edge

for.body109.sw.epilog_crit_edge:                  ; preds = %for.body109
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body109.for.body109_crit_edge:                ; preds = %for.body109
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body109

sw.bb122:                                         ; preds = %entry
  %od_enabled123 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %53 = ptrtoint ptr %od_enabled123 to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %od_enabled123, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %54)
  %tobool124.not = icmp eq i8 %54, 0
  br i1 %tobool124.not, label %sw.bb122.sw.epilog_crit_edge, label %if.then125

sw.bb122.sw.epilog_crit_edge:                     ; preds = %sw.bb122
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then125:                                       ; preds = %sw.bb122
  %call127 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.419, ptr noundef nonnull @.str.422)
  %num_of_pl130 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 3
  %55 = ptrtoint ptr %num_of_pl130 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %num_of_pl130, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %56)
  %cmp131289.not = icmp eq i32 %56, 0
  br i1 %cmp131289.not, label %if.then125.sw.epilog_crit_edge, label %if.then125.for.body133_crit_edge

if.then125.for.body133_crit_edge:                 ; preds = %if.then125
  br label %for.body133

if.then125.sw.epilog_crit_edge:                   ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body133:                                      ; preds = %for.body133.for.body133_crit_edge, %if.then125.for.body133_crit_edge
  %i.7291 = phi i32 [ %inc145, %for.body133.for.body133_crit_edge ], [ 0, %if.then125.for.body133_crit_edge ]
  %size.4290 = phi i32 [ %add143, %for.body133.for.body133_crit_edge ], [ %call127, %if.then125.for.body133_crit_edge ]
  %add.ptr134 = getelementptr i8, ptr %buf, i32 %size.4290
  %arrayidx136 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 4, i32 %i.7291
  %57 = ptrtoint ptr %arrayidx136 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %arrayidx136, align 4
  %div138 = udiv i32 %58, 100
  %vddc141 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 4, i32 %i.7291, i32 1
  %59 = ptrtoint ptr %vddc141 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %vddc141, align 4
  %call142 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr134, ptr noundef nonnull @.str.421, i32 noundef %i.7291, i32 noundef %div138, i32 noundef %60)
  %add143 = add i32 %call142, %size.4290
  %inc145 = add nuw i32 %i.7291, 1
  %61 = ptrtoint ptr %num_of_pl130 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %num_of_pl130, align 4
  %cmp131 = icmp ult i32 %inc145, %62
  br i1 %cmp131, label %for.body133.for.body133_crit_edge, label %for.body133.sw.epilog_crit_edge

for.body133.sw.epilog_crit_edge:                  ; preds = %for.body133
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body133.for.body133_crit_edge:                ; preds = %for.body133
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body133

sw.bb148:                                         ; preds = %entry
  %od_enabled149 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %63 = ptrtoint ptr %od_enabled149 to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %od_enabled149, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %64)
  %tobool150.not = icmp eq i8 %64, 0
  br i1 %tobool150.not, label %sw.bb148.sw.epilog_crit_edge, label %if.then151

sw.bb148.sw.epilog_crit_edge:                     ; preds = %sw.bb148
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then151:                                       ; preds = %sw.bb148
  call void @__sanitizer_cov_trace_pc() #17
  %call153 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.419, ptr noundef nonnull @.str.423)
  %add.ptr155 = getelementptr i8, ptr %buf, i32 %call153
  %value159 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1
  %65 = ptrtoint ptr %value159 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %value159, align 4
  %div160 = udiv i32 %66, 100
  %overdriveLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %67 = ptrtoint ptr %overdriveLimit to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %overdriveLimit, align 4
  %div161 = udiv i32 %68, 100
  %call162 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr155, ptr noundef nonnull @.str.424, i32 noundef %div160, i32 noundef %div161)
  %add163 = add i32 %call162, %call153
  %add.ptr164 = getelementptr i8, ptr %buf, i32 %add163
  %value169 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 1, i32 0, i32 1
  %69 = ptrtoint ptr %value169 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %value169, align 4
  %div170 = udiv i32 %70, 100
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %71 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %memoryClock, align 4
  %div173 = udiv i32 %72, 100
  %call174 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr164, ptr noundef nonnull @.str.425, i32 noundef %div170, i32 noundef %div173)
  %add175 = add i32 %call174, %add163
  %add.ptr176 = getelementptr i8, ptr %buf, i32 %add175
  %min_vddc = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 5
  %73 = ptrtoint ptr %min_vddc to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %min_vddc, align 4
  %max_vddc = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 6
  %75 = ptrtoint ptr %max_vddc to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %max_vddc, align 4
  %call179 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr176, ptr noundef nonnull @.str.426, i32 noundef %74, i32 noundef %76)
  %add180 = add i32 %call179, %add175
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then151, %sw.bb148.sw.epilog_crit_edge, %for.body133.sw.epilog_crit_edge, %if.then125.sw.epilog_crit_edge, %sw.bb122.sw.epilog_crit_edge, %for.body109.sw.epilog_crit_edge, %if.then102.sw.epilog_crit_edge, %sw.bb101.sw.epilog_crit_edge, %cond.end91.sw.epilog_crit_edge, %for.end65.sw.epilog_crit_edge, %sw.bb49.sw.epilog_crit_edge, %for.body36.sw.epilog_crit_edge, %for.end32.sw.epilog_crit_edge, %sw.bb18.sw.epilog_crit_edge, %for.body9.sw.epilog_crit_edge, %for.end.sw.epilog_crit_edge, %sw.bb.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  %size.5 = phi i32 [ 0, %entry.sw.epilog_crit_edge ], [ %add180, %if.then151 ], [ 0, %sw.bb148.sw.epilog_crit_edge ], [ 0, %sw.bb122.sw.epilog_crit_edge ], [ 0, %sw.bb101.sw.epilog_crit_edge ], [ 0, %for.end.sw.epilog_crit_edge ], [ 0, %for.end32.sw.epilog_crit_edge ], [ 0, %for.end65.sw.epilog_crit_edge ], [ %call104, %if.then102.sw.epilog_crit_edge ], [ %call127, %if.then125.sw.epilog_crit_edge ], [ 0, %sw.bb.sw.epilog_crit_edge ], [ 0, %sw.bb18.sw.epilog_crit_edge ], [ 0, %sw.bb49.sw.epilog_crit_edge ], [ %add, %for.body9.sw.epilog_crit_edge ], [ %add45, %for.body36.sw.epilog_crit_edge ], [ %add97, %cond.end91.sw.epilog_crit_edge ], [ %add117, %for.body109.sw.epilog_crit_edge ], [ %add143, %for.body133.sw.epilog_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %clock) #15
  ret i32 %size.5
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_powergate_gfx(ptr noundef, i1 noundef zeroext) #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_sclk_od(ptr nocapture noundef readonly %hwmgr) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %golden_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %1, align 4
  %sub = add i32 %3, -1
  %value3 = getelementptr %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 %sub, i32 1
  %4 = ptrtoint ptr %value3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value3, align 4
  %6 = ptrtoint ptr %golden_dpm_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %golden_dpm_table, align 4
  %sub6 = add i32 %7, -1
  %value8 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 0, i32 1, i32 %sub6, i32 1
  %8 = ptrtoint ptr %value8 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value8, align 4
  %sub9 = sub i32 %5, %9
  %mul = mul i32 %sub9, 100
  %add = add i32 %9, -1
  %sub10 = add i32 %add, %mul
  %div = sdiv i32 %sub10, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_sclk_od(ptr nocapture noundef readonly %hwmgr, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %entry.cleanup_crit_edge, label %if.end3

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end3:                                          ; preds = %entry
  %2 = tail call i32 @llvm.umin.i32(i32 %value, i32 20)
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %3 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %backend, align 4
  %golden_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %4, i32 0, i32 1
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %5 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %6)
  %cmp.i = icmp eq i32 %6, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %if.end3.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_smu7_power_state.exit_crit_edge ]
  %7 = ptrtoint ptr %golden_dpm_table to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %golden_dpm_table, align 4
  %sub = add i32 %8, -1
  %value4 = getelementptr %struct.smu7_hwmgr, ptr %4, i32 0, i32 1, i32 0, i32 1, i32 %sub, i32 1
  %9 = ptrtoint ptr %value4 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %value4, align 4
  %mul = mul i32 %10, %2
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %10
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %11 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %12 to i32
  %sub10 = add nsw i32 %conv, -1
  %engine_clock = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %sub10, i32 1
  %13 = ptrtoint ptr %engine_clock to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %add, ptr %engine_clock, align 4
  br label %cleanup

cleanup:                                          ; preds = %cast_phw_smu7_power_state.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %cast_phw_smu7_power_state.exit ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_mclk_od(ptr nocapture noundef readonly %hwmgr) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mclk_table1 = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 1
  %mclk_table2 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %2 = ptrtoint ptr %mclk_table1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mclk_table1, align 4
  %sub = add i32 %3, -1
  %value3 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 %sub, i32 1
  %4 = ptrtoint ptr %value3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value3, align 4
  %6 = ptrtoint ptr %mclk_table2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mclk_table2, align 4
  %sub6 = add i32 %7, -1
  %value8 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 1, i32 %sub6, i32 1
  %8 = ptrtoint ptr %value8 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value8, align 4
  %sub9 = sub i32 %5, %9
  %mul = mul i32 %sub9, 100
  %add = add i32 %9, -1
  %sub10 = add i32 %add, %mul
  %div = sdiv i32 %sub10, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_mclk_od(ptr nocapture noundef readonly %hwmgr, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %entry.cleanup_crit_edge, label %if.end3

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end3:                                          ; preds = %entry
  %2 = tail call i32 @llvm.umin.i32(i32 %value, i32 20)
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %3 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %backend, align 4
  %mclk_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %4, i32 0, i32 1, i32 1
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %5 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %6)
  %cmp.i = icmp eq i32 %6, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %if.end3.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_smu7_power_state.exit_crit_edge ]
  %7 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %mclk_table, align 4
  %sub = add i32 %8, -1
  %value4 = getelementptr %struct.smu7_hwmgr, ptr %4, i32 0, i32 1, i32 1, i32 1, i32 %sub, i32 1
  %9 = ptrtoint ptr %value4 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %value4, align 4
  %mul = mul i32 %10, %2
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %10
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %11 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %12 to i32
  %sub10 = add nsw i32 %conv, -1
  %arrayidx11 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %sub10
  %13 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %add, ptr %arrayidx11, align 4
  br label %cleanup

cleanup:                                          ; preds = %cast_phw_smu7_power_state.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %cast_phw_smu7_power_state.exit ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_read_sensor(ptr noundef %hwmgr, i32 noundef %idx, ptr noundef writeonly %value, ptr nocapture noundef %size) #0 align 64 {
entry:
  %tmp.i = alloca i32, align 4
  %sclk = alloca i32, align 4
  %mclk = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %sclk) #15
  %0 = ptrtoint ptr %sclk to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %sclk, align 4, !annotation !822
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mclk) #15
  %1 = ptrtoint ptr %mclk to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %mclk, align 4, !annotation !822
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %4 = ptrtoint ptr %size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp = icmp slt i32 %5, 4
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %6 = zext i32 %idx to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.511)
  switch i32 %idx, label %if.end.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 9, label %sw.bb1
    i32 7, label %if.end.sw.bb3_crit_edge
    i32 8, label %if.end.sw.bb3_crit_edge76
    i32 10, label %sw.bb11
    i32 14, label %sw.bb13
    i32 13, label %sw.bb15
    i32 15, label %sw.bb18
    i32 3, label %sw.bb20
  ]

if.end.sw.bb3_crit_edge76:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb3

if.end.sw.bb3_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

sw.bb:                                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %call = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 512, ptr noundef nonnull %sclk) #15
  %7 = ptrtoint ptr %sclk to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %sclk, align 4
  %9 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %value, align 4
  %10 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb1:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %call2 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 513, ptr noundef nonnull %mclk) #15
  %11 = ptrtoint ptr %mclk to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %mclk, align 4
  %13 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %value, align 4
  %14 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb3:                                           ; preds = %if.end.sw.bb3_crit_edge, %if.end.sw.bb3_crit_edge76
  %soft_regs_start = getelementptr inbounds %struct.smu7_hwmgr, ptr %3, i32 0, i32 39
  %15 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %soft_regs_start, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %idx)
  %cmp4 = icmp eq i32 %idx, 7
  %cond = select i1 %cmp4, i32 2, i32 3
  %call5 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %cond) #15
  %add = add i32 %call5, %16
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %17 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %device, align 4
  %19 = ptrtoint ptr %18 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %18, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %20, i32 0, i32 2
  %21 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %read_ind_register, align 4
  %call7 = tail call i32 %22(ptr noundef %18, i32 noundef 1, i32 noundef %add) #15
  %add8 = add i32 %call7, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 25855, i32 %add8)
  %cmp9 = icmp ugt i32 %add8, 25855
  %shr = lshr i32 %add8, 8
  %spec.select = select i1 %cmp9, i32 100, i32 %shr
  %23 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %spec.select, ptr %value, align 4
  %24 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb11:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %call12 = tail call i32 @smu7_thermal_get_temperature(ptr noundef %hwmgr) #15
  %25 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %call12, ptr %value, align 4
  %26 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb13:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %uvd_power_gated = getelementptr inbounds %struct.smu7_hwmgr, ptr %3, i32 0, i32 86
  %27 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %uvd_power_gated, align 1, !range !823
  %29 = xor i8 %28, 1
  %30 = zext i8 %29 to i32
  %31 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %value, align 4
  %32 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb15:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %vce_power_gated = getelementptr inbounds %struct.smu7_hwmgr, ptr %3, i32 0, i32 87
  %33 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %vce_power_gated, align 2, !range !823
  %35 = xor i8 %34, 1
  %36 = zext i8 %35 to i32
  %37 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %value, align 4
  %38 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb18:                                          ; preds = %if.end
  %39 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %hwmgr, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %tmp.i) #15
  %41 = ptrtoint ptr %tmp.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 0, ptr %tmp.i, align 4
  %tobool.not.i = icmp eq ptr %value, null
  br i1 %tobool.not.i, label %sw.bb18.smu7_get_gpu_power.exit_crit_edge, label %if.end.i

sw.bb18.smu7_get_gpu_power.exit_crit_edge:        ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_gpu_power.exit

if.end.i:                                         ; preds = %sw.bb18
  %asic_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %40, i32 0, i32 5
  %42 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %asic_type.i, align 8
  %44 = zext i32 %43 to i64
  call void @__sanitizer_cov_trace_switch(i64 %44, ptr @__sancov_gen_cov_switch_values.512)
  switch i32 %43, label %if.then10.i [
    i32 8, label %if.end.i.if.end14.i_crit_edge
    i32 5, label %if.end.i.if.end14.i_crit_edge77
    i32 12, label %if.end.i.if.end14.i_crit_edge78
    i32 11, label %if.end.i.if.end14.i_crit_edge79
  ]

if.end.i.if.end14.i_crit_edge79:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.i

if.end.i.if.end14.i_crit_edge78:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.i

if.end.i.if.end14.i_crit_edge77:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.i

if.end.i.if.end14.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.i

if.then10.i:                                      ; preds = %if.end.i
  %call.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 642, i32 noundef 0, ptr noundef nonnull %tmp.i) #15
  %45 = ptrtoint ptr %tmp.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %tmp.i, align 4
  %47 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %value, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %cmp11.not.i = icmp eq i32 %46, 0
  br i1 %cmp11.not.i, label %if.then10.i.if.end14.i_crit_edge, label %if.then10.i.smu7_get_gpu_power.exit_crit_edge

if.then10.i.smu7_get_gpu_power.exit_crit_edge:    ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_get_gpu_power.exit

if.then10.i.if.end14.i_crit_edge:                 ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.i

if.end14.i:                                       ; preds = %if.then10.i.if.end14.i_crit_edge, %if.end.i.if.end14.i_crit_edge, %if.end.i.if.end14.i_crit_edge77, %if.end.i.if.end14.i_crit_edge78, %if.end.i.if.end14.i_crit_edge79
  %call15.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 368, ptr noundef null) #15
  %device.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %48 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %device.i, align 4
  %50 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %49, align 4
  %write_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %51, i32 0, i32 3
  %52 = ptrtoint ptr %write_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %write_ind_register.i, align 4
  call void %53(ptr noundef %49, i32 noundef 1, i32 noundef 262012, i32 noundef 0) #15
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %if.end14.i
  %i.041.i = phi i32 [ 0, %if.end14.i ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  call void @msleep(i32 noundef 500) #15
  %call18.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 369, ptr noundef null) #15
  %54 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %device.i, align 4
  %56 = ptrtoint ptr %55 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %55, align 4
  %read_ind_register.i = getelementptr inbounds %struct.cgs_ops, ptr %57, i32 0, i32 2
  %58 = ptrtoint ptr %read_ind_register.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %read_ind_register.i, align 4
  %call22.i = call i32 %59(ptr noundef %55, i32 noundef 1, i32 noundef 262012) #15
  %60 = ptrtoint ptr %tmp.i to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %call22.i, ptr %tmp.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22.i)
  %cmp23.not.i = icmp ne i32 %call22.i, 0
  %inc.i = add nuw nsw i32 %i.041.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %inc.i)
  %exitcond.not.i = icmp eq i32 %inc.i, 10
  %or.cond.i = select i1 %cmp23.not.i, i1 true, i1 %exitcond.not.i
  br i1 %or.cond.i, label %for.end.i, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  %61 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %call22.i, ptr %value, align 4
  br label %smu7_get_gpu_power.exit

smu7_get_gpu_power.exit:                          ; preds = %for.end.i, %if.then10.i.smu7_get_gpu_power.exit_crit_edge, %sw.bb18.smu7_get_gpu_power.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %for.end.i ], [ -22, %sw.bb18.smu7_get_gpu_power.exit_crit_edge ], [ 0, %if.then10.i.smu7_get_gpu_power.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %tmp.i) #15
  br label %cleanup

sw.bb20:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %vr_config = getelementptr inbounds %struct.smu7_hwmgr, ptr %3, i32 0, i32 101
  %62 = ptrtoint ptr %vr_config to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %vr_config, align 4
  %and = and i32 %63, 65280
  call void @__sanitizer_cov_trace_const_cmp4(i32 512, i32 %and)
  %cmp21 = icmp eq i32 %and, 512
  %device23 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %64 = ptrtoint ptr %device23 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %device23, align 4
  %66 = ptrtoint ptr %65 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %65, align 4
  %read_ind_register25 = getelementptr inbounds %struct.cgs_ops, ptr %67, i32 0, i32 2
  %68 = ptrtoint ptr %read_ind_register25 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %read_ind_register25, align 4
  %call27 = tail call i32 %69(ptr noundef %65, i32 noundef 1, i32 noundef -1071644012) #15
  %and28 = lshr i32 %call27, 8
  %val_vid.0.in = select i1 %cmp21, i32 %and28, i32 %call27
  %conv = trunc i32 %val_vid.0.in to i8
  %call38 = tail call zeroext i16 @convert_to_vddc(i8 noundef zeroext %conv) #15
  %conv39 = zext i16 %call38 to i32
  %70 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %conv39, ptr %value, align 4
  br label %cleanup

cleanup:                                          ; preds = %sw.bb20, %smu7_get_gpu_power.exit, %sw.bb15, %sw.bb13, %sw.bb11, %sw.bb3, %sw.bb1, %sw.bb, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %sw.bb20 ], [ %retval.0.i, %smu7_get_gpu_power.exit ], [ 0, %sw.bb15 ], [ 0, %sw.bb13 ], [ 0, %sw.bb11 ], [ 0, %sw.bb3 ], [ 0, %sw.bb1 ], [ 0, %sw.bb ], [ -22, %entry.cleanup_crit_edge ], [ -95, %if.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mclk) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %sclk) #15
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_avfs_control(ptr noundef %hwmgr, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %avfs_supported = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 47
  %0 = ptrtoint ptr %avfs_supported to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %avfs_supported, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.end:                                           ; preds = %entry
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %2 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %device, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 2
  %6 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %read_ind_register, align 4
  %call = tail call i32 %7(ptr noundef %3, i32 noundef 1, i32 noundef 258064) #15
  %8 = and i32 %call, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool4.not = icmp eq i32 %8, 0
  br i1 %enable, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.end
  br i1 %tobool4.not, label %do.body, label %if.then2.return_crit_edge

if.then2.return_crit_edge:                        ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

do.body:                                          ; preds = %if.then2
  %call6 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 618, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %do.body.return_crit_edge, label %if.then8

do.body.return_crit_edge:                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.then8:                                         ; preds = %do.body
  %call9 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %if.then8.return_crit_edge, label %if.then8.return.sink.split_crit_edge

if.then8.return.sink.split_crit_edge:             ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

if.then8.return_crit_edge:                        ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.else:                                          ; preds = %if.end
  br i1 %tobool4.not, label %if.else.return_crit_edge, label %do.body27

if.else.return_crit_edge:                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

do.body27:                                        ; preds = %if.else
  %call28 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 619, ptr noundef null) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %do.body27.return_crit_edge, label %if.then30

do.body27.return_crit_edge:                       ; preds = %do.body27
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

if.then30:                                        ; preds = %do.body27
  %call31 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_avfs_control._rs.428, ptr noundef nonnull @__func__.smu7_avfs_control) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %if.then30.return_crit_edge, label %if.then30.return.sink.split_crit_edge

if.then30.return.sink.split_crit_edge:            ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #17
  br label %return.sink.split

if.then30.return_crit_edge:                       ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #17
  br label %return

return.sink.split:                                ; preds = %if.then30.return.sink.split_crit_edge, %if.then8.return.sink.split_crit_edge
  %.str.279.sink = phi ptr [ @.str.427, %if.then8.return.sink.split_crit_edge ], [ @.str.279, %if.then30.return.sink.split_crit_edge ]
  %call37 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.279.sink) #18
  br label %return

return:                                           ; preds = %return.sink.split, %if.then30.return_crit_edge, %do.body27.return_crit_edge, %if.else.return_crit_edge, %if.then8.return_crit_edge, %do.body.return_crit_edge, %if.then2.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ 0, %entry.return_crit_edge ], [ -22, %if.then8.return_crit_edge ], [ -22, %if.then30.return_crit_edge ], [ 0, %if.else.return_crit_edge ], [ 0, %do.body27.return_crit_edge ], [ 0, %if.then2.return_crit_edge ], [ 0, %do.body.return_crit_edge ], [ -22, %return.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_thermal_disable_alert(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_start_thermal_controller(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_notify_cac_buffer_info(ptr noundef %hwmgr, i32 noundef %virtual_addr_low, i32 noundef %virtual_addr_hi, i32 noundef %mc_addr_low, i32 noundef %mc_addr_hi, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %2 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %device, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %write_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 3
  %6 = ptrtoint ptr %write_ind_register to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write_ind_register, align 4
  %soft_regs_start = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 39
  %8 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %soft_regs_start, align 4
  %call = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 10) #15
  %add = add i32 %call, %9
  tail call void %7(ptr noundef %3, i32 noundef 1, i32 noundef %add, i32 noundef %mc_addr_hi) #15
  %10 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %device, align 4
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 4
  %write_ind_register4 = getelementptr inbounds %struct.cgs_ops, ptr %13, i32 0, i32 3
  %14 = ptrtoint ptr %write_ind_register4 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %write_ind_register4, align 4
  %16 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %soft_regs_start, align 4
  %call7 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 11) #15
  %add8 = add i32 %call7, %17
  tail call void %15(ptr noundef %11, i32 noundef 1, i32 noundef %add8, i32 noundef %mc_addr_low) #15
  %18 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %device, align 4
  %20 = ptrtoint ptr %19 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %19, align 4
  %write_ind_register11 = getelementptr inbounds %struct.cgs_ops, ptr %21, i32 0, i32 3
  %22 = ptrtoint ptr %write_ind_register11 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %write_ind_register11, align 4
  %24 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %soft_regs_start, align 4
  %call14 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 12) #15
  %add15 = add i32 %call14, %25
  tail call void %23(ptr noundef %19, i32 noundef 1, i32 noundef %add15, i32 noundef %virtual_addr_hi) #15
  %26 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %device, align 4
  %28 = ptrtoint ptr %27 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %27, align 4
  %write_ind_register18 = getelementptr inbounds %struct.cgs_ops, ptr %29, i32 0, i32 3
  %30 = ptrtoint ptr %write_ind_register18 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %write_ind_register18, align 4
  %32 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %soft_regs_start, align 4
  %call21 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 13) #15
  %add22 = add i32 %call21, %33
  tail call void %31(ptr noundef %27, i32 noundef 1, i32 noundef %add22, i32 noundef %virtual_addr_low) #15
  %34 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %device, align 4
  %36 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %35, align 4
  %write_ind_register25 = getelementptr inbounds %struct.cgs_ops, ptr %37, i32 0, i32 3
  %38 = ptrtoint ptr %write_ind_register25 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %write_ind_register25, align 4
  %40 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %soft_regs_start, align 4
  %call28 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 14) #15
  %add29 = add i32 %call28, %41
  tail call void %39(ptr noundef %35, i32 noundef 1, i32 noundef %add29, i32 noundef %size) #15
  ret i32 0
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @smu7_get_thermal_temperature_range(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef writeonly %thermal_data) #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %4 = call ptr @memcpy(ptr %thermal_data, ptr @SMU7ThermalPolicy, i32 36)
  %pp_table_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %5 = ptrtoint ptr %pp_table_version to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %pp_table_version, align 4
  %7 = zext i32 %6 to i64
  call void @__sanitizer_cov_trace_switch(i64 %7, ptr @__sancov_gen_cov_switch_values.513)
  switch i32 %6, label %entry.if.end7_crit_edge [
    i32 1, label %if.then
    i32 0, label %if.then4
  ]

entry.if.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end7

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %cac_dtp_table = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 12
  %8 = ptrtoint ptr %cac_dtp_table to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %cac_dtp_table, align 4
  %usSoftwareShutdownTemp = getelementptr inbounds %struct.phm_cac_tdp_table, ptr %9, i32 0, i32 16
  %10 = ptrtoint ptr %usSoftwareShutdownTemp to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %usSoftwareShutdownTemp, align 4
  %conv = zext i16 %11 to i32
  br label %if.end7.sink.split

if.then4:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %temperature_shutdown = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 69, i32 2
  %12 = ptrtoint ptr %temperature_shutdown to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %temperature_shutdown, align 4
  br label %if.end7.sink.split

if.end7.sink.split:                               ; preds = %if.then4, %if.then
  %.sink = phi i32 [ %13, %if.then4 ], [ %conv, %if.then ]
  %mul5 = mul i32 %.sink, 1000
  %max6 = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 1
  %14 = ptrtoint ptr %max6 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %mul5, ptr %max6, align 4
  br label %if.end7

if.end7:                                          ; preds = %if.end7.sink.split, %entry.if.end7_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_power_profile_mode(ptr nocapture noundef readonly %hwmgr, ptr noundef %buf) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %buf, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %phm_get_sysfs_buf.exit

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

phm_get_sysfs_buf.exit:                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = ptrtoint ptr %buf to i32
  %and.i = and i32 %2, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %call = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %and.i, ptr noundef nonnull @.str.439, ptr noundef nonnull @.str.431, ptr noundef nonnull @.str.432, ptr noundef nonnull @.str.433, ptr noundef nonnull @.str.434, ptr noundef nonnull @.str.435, ptr noundef nonnull @.str.436, ptr noundef nonnull @.str.437, ptr noundef nonnull @.str.438) #15
  %add = add i32 %call, %and.i
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %sclk_up_hyst = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 1
  %sclk_down_hyst = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 2
  %sclk_activity = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 3
  %mclk_up_hyst = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 5
  %mclk_down_hyst = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 6
  %mclk_activity = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 7
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %phm_get_sysfs_buf.exit
  %i.098 = phi i32 [ 0, %phm_get_sysfs_buf.exit ], [ %inc, %for.inc.for.body_crit_edge ]
  %size.197 = phi i32 [ %add, %phm_get_sysfs_buf.exit ], [ %size.2, %for.inc.for.body_crit_edge ]
  %3 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.098, i32 %4)
  %cmp1 = icmp eq i32 %i.098, %4
  br i1 %cmp1, label %if.then2, label %if.end15

if.then2:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx = getelementptr [7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 %i.098
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %arrayidx, align 4
  %7 = ptrtoint ptr %sclk_up_hyst to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %sclk_up_hyst, align 1
  %conv = zext i8 %8 to i32
  %9 = ptrtoint ptr %sclk_down_hyst to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %sclk_down_hyst, align 2
  %conv4 = zext i8 %10 to i32
  %11 = ptrtoint ptr %sclk_activity to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %sclk_activity, align 4
  %conv6 = zext i16 %12 to i32
  %13 = ptrtoint ptr %mclk_up_hyst to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %mclk_up_hyst, align 1
  %conv8 = zext i8 %14 to i32
  %15 = ptrtoint ptr %mclk_down_hyst to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %mclk_down_hyst, align 4
  %conv10 = zext i8 %16 to i32
  %17 = ptrtoint ptr %mclk_activity to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %mclk_activity, align 2
  %conv12 = zext i16 %18 to i32
  %call13 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %size.197, ptr noundef nonnull @.str.440, i32 noundef %i.098, ptr noundef %6, ptr noundef nonnull @.str.413, i32 noundef %conv, i32 noundef %conv4, i32 noundef %conv6, i32 noundef %conv8, i32 noundef %conv10, i32 noundef %conv12) #15
  %add14 = add i32 %call13, %size.197
  br label %for.inc

if.end15:                                         ; preds = %for.body
  %arrayidx16 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098
  %19 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx16, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool17.not = icmp eq i8 %20, 0
  %arrayidx31 = getelementptr [7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 %i.098
  %21 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %arrayidx31, align 4
  br i1 %tobool17.not, label %if.else, label %if.then18

if.then18:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #17
  %sclk_up_hyst21 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 1
  %23 = ptrtoint ptr %sclk_up_hyst21 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %sclk_up_hyst21, align 1
  %conv22 = zext i8 %24 to i32
  %sclk_down_hyst24 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 2
  %25 = ptrtoint ptr %sclk_down_hyst24 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %sclk_down_hyst24, align 2
  %conv25 = zext i8 %26 to i32
  %sclk_activity27 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 3
  %27 = ptrtoint ptr %sclk_activity27 to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %sclk_activity27, align 2
  %conv28 = zext i16 %28 to i32
  %call29 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %size.197, ptr noundef nonnull @.str.441, i32 noundef %i.098, ptr noundef %22, i32 noundef %conv22, i32 noundef %conv25, i32 noundef %conv28) #15
  br label %if.end34

if.else:                                          ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #17
  %call32 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %size.197, ptr noundef nonnull @.str.442, i32 noundef %i.098, ptr noundef %22, ptr noundef nonnull @.str.443, ptr noundef nonnull @.str.443, ptr noundef nonnull @.str.443) #15
  br label %if.end34

if.end34:                                         ; preds = %if.else, %if.then18
  %call32.pn = phi i32 [ %call32, %if.else ], [ %call29, %if.then18 ]
  %storemerge = add i32 %call32.pn, %size.197
  %bupdate_mclk = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 4
  %29 = ptrtoint ptr %bupdate_mclk to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %bupdate_mclk, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %30)
  %tobool36.not = icmp eq i8 %30, 0
  br i1 %tobool36.not, label %if.else49, label %if.then37

if.then37:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  %mclk_up_hyst39 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 5
  %31 = ptrtoint ptr %mclk_up_hyst39 to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %mclk_up_hyst39, align 1
  %conv40 = zext i8 %32 to i32
  %mclk_down_hyst42 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 6
  %33 = ptrtoint ptr %mclk_down_hyst42 to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %mclk_down_hyst42, align 2
  %conv43 = zext i8 %34 to i32
  %mclk_activity45 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %i.098, i32 7
  %35 = ptrtoint ptr %mclk_activity45 to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %mclk_activity45, align 2
  %conv46 = zext i16 %36 to i32
  %call47 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %storemerge, ptr noundef nonnull @.str.444, i32 noundef %conv40, i32 noundef %conv43, i32 noundef %conv46) #15
  %add48 = add i32 %call47, %storemerge
  br label %for.inc

if.else49:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  %call50 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %storemerge, ptr noundef nonnull @.str.445, ptr noundef nonnull @.str.443, ptr noundef nonnull @.str.443, ptr noundef nonnull @.str.443) #15
  %add51 = add i32 %call50, %storemerge
  br label %for.inc

for.inc:                                          ; preds = %if.else49, %if.then37, %if.then2
  %size.2 = phi i32 [ %add14, %if.then2 ], [ %add51, %if.else49 ], [ %add48, %if.then37 ]
  %inc = add nuw nsw i32 %i.098, 1
  %exitcond.not = icmp eq i32 %inc, 7
  br i1 %exitcond.not, label %for.inc.cleanup_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %size.2, %for.inc.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_set_power_profile_mode(ptr noundef %hwmgr, ptr noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  %tmp = alloca %struct.profile_mode_setting, align 2
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %tmp) #15
  %cmp = icmp eq ptr %input, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %arrayidx = getelementptr i32, ptr %input, i32 %size
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx, align 4
  %4 = zext i32 %3 to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.514)
  switch i32 %3, label %if.end.cleanup_crit_edge [
    i32 6, label %sw.bb
    i32 1, label %if.end.sw.bb36_crit_edge
    i32 2, label %if.end.sw.bb36_crit_edge115
    i32 3, label %if.end.sw.bb36_crit_edge116
    i32 4, label %if.end.sw.bb36_crit_edge117
    i32 5, label %if.end.sw.bb36_crit_edge118
  ]

if.end.sw.bb36_crit_edge118:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb36

if.end.sw.bb36_crit_edge117:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb36

if.end.sw.bb36_crit_edge116:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb36

if.end.sw.bb36_crit_edge115:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb36

if.end.sw.bb36_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.bb36

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

sw.bb:                                            ; preds = %if.end
  %5 = add i32 %size, -8
  call void @__sanitizer_cov_trace_const_cmp4(i32 -7, i32 %5)
  %6 = icmp ult i32 %5, -7
  br i1 %6, label %if.end4, label %sw.bb.cleanup_crit_edge

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end4:                                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp2.not = icmp eq i32 %size, 0
  %7 = call ptr @memcpy(ptr %tmp, ptr getelementptr inbounds ([7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 6), i32 12)
  br i1 %cmp2.not, label %if.then6, label %if.else

if.then6:                                         ; preds = %if.end4
  %8 = ptrtoint ptr %tmp to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %tmp, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %cmp7 = icmp eq i8 %9, 0
  br i1 %cmp7, label %land.lhs.true9, label %if.then6.if.end33_crit_edge

if.then6.if.end33_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33

land.lhs.true9:                                   ; preds = %if.then6
  %bupdate_mclk = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 4
  %10 = ptrtoint ptr %bupdate_mclk to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %bupdate_mclk, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %cmp11 = icmp eq i8 %11, 0
  br i1 %cmp11, label %land.lhs.true9.cleanup_crit_edge, label %land.lhs.true9.if.end33_crit_edge

land.lhs.true9.if.end33_crit_edge:                ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end33

land.lhs.true9.cleanup_crit_edge:                 ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.else:                                          ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #17
  %12 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %input, align 4
  %conv16 = trunc i32 %13 to i8
  %14 = ptrtoint ptr %tmp to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %conv16, ptr %tmp, align 2
  %arrayidx18 = getelementptr i32, ptr %input, i32 1
  %15 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx18, align 4
  %conv19 = trunc i32 %16 to i8
  %sclk_up_hyst = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 1
  %17 = ptrtoint ptr %sclk_up_hyst to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %conv19, ptr %sclk_up_hyst, align 1
  %arrayidx20 = getelementptr i32, ptr %input, i32 2
  %18 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx20, align 4
  %conv21 = trunc i32 %19 to i8
  %sclk_down_hyst = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 2
  %20 = ptrtoint ptr %sclk_down_hyst to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 %conv21, ptr %sclk_down_hyst, align 2
  %arrayidx22 = getelementptr i32, ptr %input, i32 3
  %21 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %arrayidx22, align 4
  %conv23 = trunc i32 %22 to i16
  %sclk_activity = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 3
  %23 = ptrtoint ptr %sclk_activity to i32
  call void @__asan_store2_noabort(i32 %23)
  store i16 %conv23, ptr %sclk_activity, align 2
  %arrayidx24 = getelementptr i32, ptr %input, i32 4
  %24 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx24, align 4
  %conv25 = trunc i32 %25 to i8
  %bupdate_mclk26 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 4
  %26 = ptrtoint ptr %bupdate_mclk26 to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %conv25, ptr %bupdate_mclk26, align 2
  %arrayidx27 = getelementptr i32, ptr %input, i32 5
  %27 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %arrayidx27, align 4
  %conv28 = trunc i32 %28 to i8
  %mclk_up_hyst = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 5
  %29 = ptrtoint ptr %mclk_up_hyst to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %conv28, ptr %mclk_up_hyst, align 1
  %arrayidx29 = getelementptr i32, ptr %input, i32 6
  %30 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx29, align 4
  %conv30 = trunc i32 %31 to i8
  %mclk_down_hyst = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 6
  %32 = ptrtoint ptr %mclk_down_hyst to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %conv30, ptr %mclk_down_hyst, align 2
  %arrayidx31 = getelementptr i32, ptr %input, i32 7
  %33 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx31, align 4
  %conv32 = trunc i32 %34 to i16
  %mclk_activity = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 7
  %35 = ptrtoint ptr %mclk_activity to i32
  call void @__asan_store2_noabort(i32 %35)
  store i16 %conv32, ptr %mclk_activity, align 2
  %36 = call ptr @memcpy(ptr getelementptr inbounds ([7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 6), ptr %tmp, i32 12)
  br label %if.end33

if.end33:                                         ; preds = %if.else, %land.lhs.true9.if.end33_crit_edge, %if.then6.if.end33_crit_edge
  %call = call i32 @smum_update_dpm_settings(ptr noundef %hwmgr, ptr noundef nonnull %tmp) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then34, label %if.end33.cleanup_crit_edge

if.end33.cleanup_crit_edge:                       ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then34:                                        ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #17
  %current_profile_setting = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102
  %37 = call ptr @memcpy(ptr %current_profile_setting, ptr %tmp, i32 12)
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %38 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 6, ptr %power_profile_mode, align 4
  br label %cleanup

sw.bb36:                                          ; preds = %if.end.sw.bb36_crit_edge, %if.end.sw.bb36_crit_edge115, %if.end.sw.bb36_crit_edge116, %if.end.sw.bb36_crit_edge117, %if.end.sw.bb36_crit_edge118
  %power_profile_mode37 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %39 = ptrtoint ptr %power_profile_mode37 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %power_profile_mode37, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %40)
  %cmp38 = icmp eq i32 %3, %40
  br i1 %cmp38, label %sw.bb36.cleanup_crit_edge, label %if.end41

sw.bb36.cleanup_crit_edge:                        ; preds = %sw.bb36
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end41:                                         ; preds = %sw.bb36
  %arrayidx42 = getelementptr [7 x %struct.profile_mode_setting], ptr @smu7_profiling, i32 0, i32 %3
  %41 = call ptr @memcpy(ptr %tmp, ptr %arrayidx42, i32 12)
  %call43 = call i32 @smum_update_dpm_settings(ptr noundef %hwmgr, ptr noundef nonnull %tmp) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43)
  %tobool44.not = icmp eq i32 %call43, 0
  br i1 %tobool44.not, label %if.then45, label %if.end41.cleanup_crit_edge

if.end41.cleanup_crit_edge:                       ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then45:                                        ; preds = %if.end41
  %42 = ptrtoint ptr %tmp to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %tmp, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %43)
  %tobool47.not = icmp eq i8 %43, 0
  br i1 %tobool47.not, label %if.then45.if.end61_crit_edge, label %if.then48

if.then45.if.end61_crit_edge:                     ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end61

if.then48:                                        ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  %current_profile_setting50 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102
  %44 = ptrtoint ptr %current_profile_setting50 to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 %43, ptr %current_profile_setting50, align 4
  %sclk_up_hyst52 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 1
  %45 = ptrtoint ptr %sclk_up_hyst52 to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %sclk_up_hyst52, align 1
  %sclk_up_hyst54 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 1
  %47 = ptrtoint ptr %sclk_up_hyst54 to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 %46, ptr %sclk_up_hyst54, align 1
  %sclk_down_hyst55 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 2
  %48 = ptrtoint ptr %sclk_down_hyst55 to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %sclk_down_hyst55, align 2
  %sclk_down_hyst57 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 2
  %50 = ptrtoint ptr %sclk_down_hyst57 to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 %49, ptr %sclk_down_hyst57, align 2
  %sclk_activity58 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 3
  %51 = ptrtoint ptr %sclk_activity58 to i32
  call void @__asan_load2_noabort(i32 %51)
  %52 = load i16, ptr %sclk_activity58, align 2
  %sclk_activity60 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 3
  %53 = ptrtoint ptr %sclk_activity60 to i32
  call void @__asan_store2_noabort(i32 %53)
  store i16 %52, ptr %sclk_activity60, align 4
  br label %if.end61

if.end61:                                         ; preds = %if.then48, %if.then45.if.end61_crit_edge
  %bupdate_mclk62 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 4
  %54 = ptrtoint ptr %bupdate_mclk62 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %bupdate_mclk62, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %55)
  %tobool63.not = icmp eq i8 %55, 0
  br i1 %tobool63.not, label %if.end61.if.end77_crit_edge, label %if.then64

if.end61.if.end77_crit_edge:                      ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end77

if.then64:                                        ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #17
  %bupdate_mclk67 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 4
  %56 = ptrtoint ptr %bupdate_mclk67 to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 %55, ptr %bupdate_mclk67, align 2
  %mclk_up_hyst68 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 5
  %57 = ptrtoint ptr %mclk_up_hyst68 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %mclk_up_hyst68, align 1
  %mclk_up_hyst70 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 5
  %59 = ptrtoint ptr %mclk_up_hyst70 to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 %58, ptr %mclk_up_hyst70, align 1
  %mclk_down_hyst71 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 6
  %60 = ptrtoint ptr %mclk_down_hyst71 to i32
  call void @__asan_load1_noabort(i32 %60)
  %61 = load i8, ptr %mclk_down_hyst71, align 2
  %mclk_down_hyst73 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 6
  %62 = ptrtoint ptr %mclk_down_hyst73 to i32
  call void @__asan_store1_noabort(i32 %62)
  store i8 %61, ptr %mclk_down_hyst73, align 4
  %mclk_activity74 = getelementptr inbounds %struct.profile_mode_setting, ptr %tmp, i32 0, i32 7
  %63 = ptrtoint ptr %mclk_activity74 to i32
  call void @__asan_load2_noabort(i32 %63)
  %64 = load i16, ptr %mclk_activity74, align 2
  %mclk_activity76 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 102, i32 7
  %65 = ptrtoint ptr %mclk_activity76 to i32
  call void @__asan_store2_noabort(i32 %65)
  store i16 %64, ptr %mclk_activity76, align 2
  br label %if.end77

if.end77:                                         ; preds = %if.then64, %if.end61.if.end77_crit_edge
  %66 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %backend, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %3)
  %cmp.i = icmp eq i32 %3, 5
  br i1 %cmp.i, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %if.end77
  %sclk_dpm_enable_mask.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 70, i32 4
  %68 = ptrtoint ptr %sclk_dpm_enable_mask.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %sclk_dpm_enable_mask.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %69)
  %switch.i = icmp ult i32 %69, 2
  br i1 %switch.i, label %if.then.i.smu7_patch_compute_profile_mode.exit_crit_edge, label %if.then.i.while.body.i_crit_edge

if.then.i.while.body.i_crit_edge:                 ; preds = %if.then.i
  br label %while.body.i

if.then.i.smu7_patch_compute_profile_mode.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_compute_profile_mode.exit

while.body.i:                                     ; preds = %while.body.i.while.body.i_crit_edge, %if.then.i.while.body.i_crit_edge
  %level.032.i = phi i32 [ %inc.i, %while.body.i.while.body.i_crit_edge ], [ 0, %if.then.i.while.body.i_crit_edge ]
  %tmp.031.i = phi i32 [ %shr.i, %while.body.i.while.body.i_crit_edge ], [ %69, %if.then.i.while.body.i_crit_edge ]
  %shr.i = lshr i32 %tmp.031.i, 1
  %inc.i = add nuw nsw i32 %level.032.i, 1
  %tobool4.not.i = icmp ult i32 %tmp.031.i, 4
  br i1 %tobool4.not.i, label %if.then6.i, label %while.body.i.while.body.i_crit_edge

while.body.i.while.body.i_crit_edge:              ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %while.body.i

if.then6.i:                                       ; preds = %while.body.i
  %sclk_dpm_key_disabled.i.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 72
  %70 = ptrtoint ptr %sclk_dpm_key_disabled.i.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %sclk_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %71)
  %tobool.not.i.i = icmp eq i32 %71, 0
  br i1 %tobool.not.i.i, label %if.then1.i.i, label %if.then6.i.smu7_patch_compute_profile_mode.exit_crit_edge

if.then6.i.smu7_patch_compute_profile_mode.exit_crit_edge: ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_compute_profile_mode.exit

if.then1.i.i:                                     ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #17
  %shl.i = shl i32 3, %level.032.i
  %and.i.i = and i32 %shl.i, %69
  br label %if.end14.sink.split.i

if.else.i:                                        ; preds = %if.end77
  %72 = ptrtoint ptr %power_profile_mode37 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %power_profile_mode37, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %73)
  %cmp8.i = icmp eq i32 %73, 5
  br i1 %cmp8.i, label %if.then9.i, label %if.else.i.smu7_patch_compute_profile_mode.exit_crit_edge

if.else.i.smu7_patch_compute_profile_mode.exit_crit_edge: ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_compute_profile_mode.exit

if.then9.i:                                       ; preds = %if.else.i
  %sclk_dpm_enable_mask11.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 70, i32 4
  %74 = ptrtoint ptr %sclk_dpm_enable_mask11.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %sclk_dpm_enable_mask11.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %75)
  %cmp.i.i = icmp eq i32 %75, 0
  br i1 %cmp.i.i, label %if.then9.i.smu7_patch_compute_profile_mode.exit_crit_edge, label %if.end.i.i

if.then9.i.smu7_patch_compute_profile_mode.exit_crit_edge: ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_compute_profile_mode.exit

if.end.i.i:                                       ; preds = %if.then9.i
  %sclk_dpm_key_disabled.i23.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %67, i32 0, i32 72
  %76 = ptrtoint ptr %sclk_dpm_key_disabled.i23.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %sclk_dpm_key_disabled.i23.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %77)
  %tobool.not.i24.i = icmp eq i32 %77, 0
  br i1 %tobool.not.i24.i, label %if.end.i.i.if.end14.sink.split.i_crit_edge, label %if.end.i.i.smu7_patch_compute_profile_mode.exit_crit_edge

if.end.i.i.smu7_patch_compute_profile_mode.exit_crit_edge: ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_patch_compute_profile_mode.exit

if.end.i.i.if.end14.sink.split.i_crit_edge:       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14.sink.split.i

if.end14.sink.split.i:                            ; preds = %if.end.i.i.if.end14.sink.split.i_crit_edge, %if.then1.i.i
  %.sink.i = phi i32 [ %and.i.i, %if.then1.i.i ], [ %75, %if.end.i.i.if.end14.sink.split.i_crit_edge ]
  %call.i27.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 325, i32 noundef %.sink.i, ptr noundef null) #15
  br label %smu7_patch_compute_profile_mode.exit

smu7_patch_compute_profile_mode.exit:             ; preds = %if.end14.sink.split.i, %if.end.i.i.smu7_patch_compute_profile_mode.exit_crit_edge, %if.then9.i.smu7_patch_compute_profile_mode.exit_crit_edge, %if.else.i.smu7_patch_compute_profile_mode.exit_crit_edge, %if.then6.i.smu7_patch_compute_profile_mode.exit_crit_edge, %if.then.i.smu7_patch_compute_profile_mode.exit_crit_edge
  %78 = ptrtoint ptr %power_profile_mode37 to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %3, ptr %power_profile_mode37, align 4
  br label %cleanup

cleanup:                                          ; preds = %smu7_patch_compute_profile_mode.exit, %if.end41.cleanup_crit_edge, %sw.bb36.cleanup_crit_edge, %if.then34, %if.end33.cleanup_crit_edge, %land.lhs.true9.cleanup_crit_edge, %sw.bb.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -22, %sw.bb.cleanup_crit_edge ], [ -22, %land.lhs.true9.cleanup_crit_edge ], [ 0, %sw.bb36.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ 0, %if.end41.cleanup_crit_edge ], [ 0, %smu7_patch_compute_profile_mode.exit ], [ 0, %if.end33.cleanup_crit_edge ], [ 0, %if.then34 ]
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %tmp) #15
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_odn_edit_dpm_table(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %tobool.not = icmp eq ptr %input, null
  br i1 %tobool.not, label %if.then, label %do.end7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_odn_edit_dpm_table._rs, ptr noundef nonnull @__func__.smu7_odn_edit_dpm_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.446) #18
  br label %cleanup

do.end7:                                          ; preds = %entry
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %2 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %od_enabled, align 4, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool8.not = icmp eq i8 %3, 0
  br i1 %tobool8.not, label %do.end12, label %if.end15

do.end12:                                         ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #17
  %call14 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.448) #18
  br label %cleanup

if.end15:                                         ; preds = %do.end7
  %4 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.515)
  switch i32 %type, label %if.end15.cleanup_crit_edge [
    i32 0, label %if.then16
    i32 1, label %if.then35
    i32 4, label %if.then57
    i32 5, label %if.then61
  ]

if.end15.cleanup_crit_edge:                       ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then16:                                        ; preds = %if.end15
  %odn_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2
  %tobool19.not = icmp eq ptr %odn_dpm_table, null
  %vdd_dependency_on_sclk = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 2
  %tobool20.not = icmp eq ptr %vdd_dependency_on_sclk, null
  %or.cond = select i1 %tobool19.not, i1 true, i1 %tobool20.not
  br i1 %or.cond, label %if.then21, label %if.then16.if.end64_crit_edge

if.then16.if.end64_crit_edge:                     ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end64

if.then21:                                        ; preds = %if.then16
  %call22 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_odn_edit_dpm_table._rs.450, ptr noundef nonnull @__func__.smu7_odn_edit_dpm_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %tobool23.not = icmp eq i32 %call22, 0
  br i1 %tobool23.not, label %if.then21.cleanup_crit_edge, label %do.end27

if.then21.cleanup_crit_edge:                      ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end27:                                         ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #17
  %call29 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.453) #18
  br label %cleanup

if.then35:                                        ; preds = %if.end15
  %odn_memory_clock_dpm_levels = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1
  %tobool39.not = icmp eq ptr %odn_memory_clock_dpm_levels, null
  %vdd_dependency_on_mclk = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 3
  %tobool41.not = icmp eq ptr %vdd_dependency_on_mclk, null
  %or.cond141 = select i1 %tobool39.not, i1 true, i1 %tobool41.not
  br i1 %or.cond141, label %if.then42, label %if.then35.if.end64_crit_edge

if.then35.if.end64_crit_edge:                     ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end64

if.then42:                                        ; preds = %if.then35
  %call43 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_odn_edit_dpm_table._rs.454, ptr noundef nonnull @__func__.smu7_odn_edit_dpm_table) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43)
  %tobool44.not = icmp eq i32 %call43, 0
  br i1 %tobool44.not, label %if.then42.cleanup_crit_edge, label %do.end48

if.then42.cleanup_crit_edge:                      ; preds = %if.then42
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end48:                                         ; preds = %if.then42
  call void @__sanitizer_cov_trace_pc() #17
  %call50 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.457) #18
  br label %cleanup

if.then57:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @smu7_odn_initial_default_setting(ptr noundef %hwmgr)
  br label %cleanup

if.then61:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @smu7_check_dpm_table_updated(ptr noundef %hwmgr)
  br label %cleanup

if.end64:                                         ; preds = %if.then35.if.end64_crit_edge, %if.then16.if.end64_crit_edge
  %podn_vdd_dep_in_backend.0 = phi ptr [ %vdd_dependency_on_sclk, %if.then16.if.end64_crit_edge ], [ %vdd_dependency_on_mclk, %if.then35.if.end64_crit_edge ]
  %podn_dpm_table_in_backend.0 = phi ptr [ %odn_dpm_table, %if.then16.if.end64_crit_edge ], [ %odn_memory_clock_dpm_levels, %if.then35.if.end64_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp65150.not = icmp eq i32 %size, 0
  br i1 %cmp65150.not, label %if.end64.cleanup_crit_edge, label %for.body.lr.ph

if.end64.cleanup_crit_edge:                       ; preds = %if.end64
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.lr.ph:                                   ; preds = %if.end64
  %num_of_pl = getelementptr inbounds %struct.phm_odn_clock_levels, ptr %podn_dpm_table_in_backend.0, i32 0, i32 3
  %memoryClock.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %overdriveLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  br label %for.body

for.body:                                         ; preds = %if.then81.for.body_crit_edge, %for.body.lr.ph
  %i.0151 = phi i32 [ 0, %for.body.lr.ph ], [ %add, %if.then81.for.body_crit_edge ]
  %add = add i32 %i.0151, 3
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %size)
  %cmp66 = icmp ugt i32 %add, %size
  br i1 %cmp66, label %for.body.do.end71_crit_edge, label %lor.lhs.false

for.body.do.end71_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end71

lor.lhs.false:                                    ; preds = %for.body
  %arrayidx = getelementptr i32, ptr %input, i32 %i.0151
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %arrayidx, align 4
  %7 = ptrtoint ptr %num_of_pl to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %num_of_pl, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %6, i32 %8)
  %cmp67.not = icmp ult i32 %6, %8
  br i1 %cmp67.not, label %if.end74, label %lor.lhs.false.do.end71_crit_edge

lor.lhs.false.do.end71_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end71

do.end71:                                         ; preds = %lor.lhs.false.do.end71_crit_edge, %for.body.do.end71_crit_edge
  %call73 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.459) #18
  br label %cleanup

if.end74:                                         ; preds = %lor.lhs.false
  %add76 = add nuw i32 %i.0151, 1
  %arrayidx77 = getelementptr i32, ptr %input, i32 %add76
  %9 = ptrtoint ptr %arrayidx77 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx77, align 4
  %mul = mul i32 %10, 100
  %add78 = add i32 %i.0151, 2
  %arrayidx79 = getelementptr i32, ptr %input, i32 %add78
  %11 = ptrtoint ptr %arrayidx79 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %arrayidx79, align 4
  %13 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend, align 4
  %min_vddc.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %14, i32 0, i32 2, i32 5
  %15 = ptrtoint ptr %min_vddc.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %min_vddc.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %16, i32 %12)
  %cmp.i = icmp ugt i32 %16, %12
  br i1 %cmp.i, label %if.end74.do.end.i_crit_edge, label %lor.lhs.false.i

if.end74.do.end.i_crit_edge:                      ; preds = %if.end74
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.i

lor.lhs.false.i:                                  ; preds = %if.end74
  %max_vddc.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %14, i32 0, i32 2, i32 6
  %17 = ptrtoint ptr %max_vddc.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %max_vddc.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %18, i32 %12)
  %cmp2.i = icmp ult i32 %18, %12
  br i1 %cmp2.i, label %lor.lhs.false.i.do.end.i_crit_edge, label %if.end.i

lor.lhs.false.i.do.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end.i

do.end.i:                                         ; preds = %lor.lhs.false.i.do.end.i_crit_edge, %if.end74.do.end.i_crit_edge
  %max_vddc6.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %14, i32 0, i32 2, i32 6
  %19 = ptrtoint ptr %max_vddc6.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %max_vddc6.i, align 4
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.461, i32 noundef %16, i32 noundef %20) #18
  br label %cleanup

if.end.i:                                         ; preds = %lor.lhs.false.i
  %21 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %21, ptr @__sancov_gen_cov_switch_values.516)
  switch i32 %type, label %if.end.i.cleanup_crit_edge [
    i32 0, label %if.then8.i
    i32 1, label %if.then29.i
  ]

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then8.i:                                       ; preds = %if.end.i
  %value.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %14, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1
  %22 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %value.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %23, i32 %mul)
  %cmp9.i = icmp ugt i32 %23, %mul
  br i1 %cmp9.i, label %if.then8.i.do.end15.i_crit_edge, label %lor.lhs.false10.i

if.then8.i.do.end15.i_crit_edge:                  ; preds = %if.then8.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end15.i

lor.lhs.false10.i:                                ; preds = %if.then8.i
  %24 = ptrtoint ptr %overdriveLimit.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %overdriveLimit.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %mul)
  %cmp11.i = icmp ult i32 %25, %mul
  br i1 %cmp11.i, label %lor.lhs.false10.i.do.end15.i_crit_edge, label %lor.lhs.false10.i.if.then81_crit_edge

lor.lhs.false10.i.if.then81_crit_edge:            ; preds = %lor.lhs.false10.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then81

lor.lhs.false10.i.do.end15.i_crit_edge:           ; preds = %lor.lhs.false10.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end15.i

do.end15.i:                                       ; preds = %lor.lhs.false10.i.do.end15.i_crit_edge, %if.then8.i.do.end15.i_crit_edge
  %div.i = udiv i32 %23, 100
  %26 = ptrtoint ptr %overdriveLimit.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %overdriveLimit.i, align 4
  %div25.i = udiv i32 %27, 100
  %call26.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.464, i32 noundef %div.i, i32 noundef %div25.i) #18
  br label %cleanup

if.then29.i:                                      ; preds = %if.end.i
  %value33.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %14, i32 0, i32 1, i32 1, i32 1, i32 0, i32 1
  %28 = ptrtoint ptr %value33.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %value33.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %29, i32 %mul)
  %cmp34.i = icmp ugt i32 %29, %mul
  br i1 %cmp34.i, label %if.then29.i.do.end42.i_crit_edge, label %lor.lhs.false35.i

if.then29.i.do.end42.i_crit_edge:                 ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42.i

lor.lhs.false35.i:                                ; preds = %if.then29.i
  %30 = ptrtoint ptr %memoryClock.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %memoryClock.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %mul)
  %cmp38.i = icmp ult i32 %31, %mul
  br i1 %cmp38.i, label %lor.lhs.false35.i.do.end42.i_crit_edge, label %lor.lhs.false35.i.if.then81_crit_edge

lor.lhs.false35.i.if.then81_crit_edge:            ; preds = %lor.lhs.false35.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then81

lor.lhs.false35.i.do.end42.i_crit_edge:           ; preds = %lor.lhs.false35.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end42.i

do.end42.i:                                       ; preds = %lor.lhs.false35.i.do.end42.i_crit_edge, %if.then29.i.do.end42.i_crit_edge
  %div49.i = udiv i32 %29, 100
  %32 = ptrtoint ptr %memoryClock.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %memoryClock.i, align 4
  %div53.i = udiv i32 %33, 100
  %call54.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.467, i32 noundef %div49.i, i32 noundef %div53.i) #18
  br label %cleanup

if.then81:                                        ; preds = %lor.lhs.false35.i.if.then81_crit_edge, %lor.lhs.false10.i.if.then81_crit_edge
  %arrayidx82 = getelementptr %struct.phm_odn_clock_levels, ptr %podn_dpm_table_in_backend.0, i32 0, i32 4, i32 %6
  %34 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %mul, ptr %arrayidx82, align 4
  %arrayidx84 = getelementptr %struct.smu7_odn_clock_voltage_dependency_table, ptr %podn_vdd_dep_in_backend.0, i32 0, i32 1, i32 %6
  %35 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %mul, ptr %arrayidx84, align 4
  %vddc = getelementptr %struct.phm_odn_clock_levels, ptr %podn_dpm_table_in_backend.0, i32 0, i32 4, i32 %6, i32 1
  %36 = ptrtoint ptr %vddc to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %12, ptr %vddc, align 4
  %conv = trunc i32 %12 to i16
  %vddc89 = getelementptr %struct.smu7_odn_clock_voltage_dependency_table, ptr %podn_vdd_dep_in_backend.0, i32 0, i32 1, i32 %6, i32 5
  %37 = ptrtoint ptr %vddc89 to i32
  call void @__asan_store2_noabort(i32 %37)
  store i16 %conv, ptr %vddc89, align 2
  %vddgfx = getelementptr %struct.smu7_odn_clock_voltage_dependency_table, ptr %podn_vdd_dep_in_backend.0, i32 0, i32 1, i32 %6, i32 6
  %38 = ptrtoint ptr %vddgfx to i32
  call void @__asan_store2_noabort(i32 %38)
  store i16 %conv, ptr %vddgfx, align 4
  %cmp65 = icmp ult i32 %add, %size
  br i1 %cmp65, label %if.then81.for.body_crit_edge, label %if.then81.cleanup_crit_edge

if.then81.cleanup_crit_edge:                      ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then81.for.body_crit_edge:                     ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

cleanup:                                          ; preds = %if.then81.cleanup_crit_edge, %do.end42.i, %do.end15.i, %if.end.i.cleanup_crit_edge, %do.end.i, %do.end71, %if.end64.cleanup_crit_edge, %if.then61, %if.then57, %do.end48, %if.then42.cleanup_crit_edge, %do.end27, %if.then21.cleanup_crit_edge, %if.end15.cleanup_crit_edge, %do.end12, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end71 ], [ 0, %if.then57 ], [ 0, %if.then61 ], [ -22, %do.end12 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ -22, %do.end27 ], [ -22, %if.then21.cleanup_crit_edge ], [ -22, %do.end48 ], [ -22, %if.then42.cleanup_crit_edge ], [ -22, %if.end15.cleanup_crit_edge ], [ -22, %do.end.i ], [ -22, %do.end15.i ], [ -22, %do.end42.i ], [ 0, %if.end64.cleanup_crit_edge ], [ 0, %if.then81.cleanup_crit_edge ], [ -22, %if.end.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_set_power_limit(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_baco_get_capability(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_baco_get_state(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_baco_set_state(ptr noundef, i32 noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @smu7_get_evv_voltages(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %asicrev1.i = alloca i32, align 4
  %evv_revision.i = alloca i32, align 4
  %vddc = alloca i16, align 2
  %vddgfx = alloca i16, align 2
  %sclk = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %vddc) #15
  %2 = ptrtoint ptr %vddc to i32
  call void @__asan_store2_noabort(i32 %2)
  store i16 0, ptr %vddc, align 2
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %vddgfx) #15
  %3 = ptrtoint ptr %vddgfx to i32
  call void @__asan_store2_noabort(i32 %3)
  store i16 0, ptr %vddgfx, align 2
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %sclk) #15
  %4 = ptrtoint ptr %sclk to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %sclk, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %5 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %pptable, align 4
  %chip_id = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %7 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %chip_id, align 4
  %.off = add i32 %8, -15
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %.off)
  %switch = icmp ult i32 %.off, 3
  br i1 %switch, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.then:                                          ; preds = %entry
  %9 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %hwmgr, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %asicrev1.i) #15
  %11 = ptrtoint ptr %asicrev1.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 -1, ptr %asicrev1.i, align 4, !annotation !822
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %evv_revision.i) #15
  %12 = ptrtoint ptr %evv_revision.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %evv_revision.i, align 4, !annotation !822
  %call.i = call i32 @atomctrl_read_efuse(ptr noundef %hwmgr, i16 noundef zeroext 2208, i16 noundef zeroext 2211, ptr noundef nonnull %evv_revision.i) #15
  %call2.i = call i32 @atomctrl_read_efuse(ptr noundef %hwmgr, i16 noundef zeroext 568, i16 noundef zeroext 579, ptr noundef nonnull %asicrev1.i) #15
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %10, i32 0, i32 1
  %13 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %pdev.i, align 4
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 8
  %15 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %device.i, align 2
  %17 = zext i16 %16 to i64
  call void @__sanitizer_cov_trace_switch(i64 %17, ptr @__sancov_gen_cov_switch_values.517)
  switch i16 %16, label %if.then.if.else127.i_crit_edge [
    i16 26591, label %land.lhs.true.i
    i16 28639, label %land.lhs.true37.i
    i16 26607, label %land.lhs.true78.i
    i16 26623, label %land.lhs.true96.i
  ]

if.then.if.else127.i_crit_edge:                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else127.i

land.lhs.true.i:                                  ; preds = %if.then
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 12
  %18 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %revision.i, align 4
  %20 = zext i8 %19 to i64
  call void @__sanitizer_cov_trace_switch(i64 %20, ptr @__sancov_gen_cov_switch_values.518)
  switch i8 %19, label %land.lhs.true.i.if.else127.i_crit_edge [
    i8 -29, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge
    i8 -28, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge258
    i8 -27, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge259
    i8 -25, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge260
    i8 -17, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge261
    i8 -31, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge262
    i8 -9, label %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge263
  ]

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge263: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge262: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge261: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge260: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge259: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge258: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true.i.if.else127.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else127.i

land.lhs.true37.i:                                ; preds = %if.then
  %revision39.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 12
  %21 = ptrtoint ptr %revision39.i to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %revision39.i, align 4
  %23 = zext i8 %22 to i64
  call void @__sanitizer_cov_trace_switch(i64 %23, ptr @__sancov_gen_cov_switch_values.519)
  switch i8 %22, label %land.lhs.true37.i.if.else127.i_crit_edge [
    i8 -25, label %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge
    i8 -17, label %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge264
    i8 -1, label %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge265
  ]

land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge265: ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge264: ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true37.i.if.else127.i_crit_edge:         ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else127.i

land.lhs.true78.i:                                ; preds = %if.then
  %revision80.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 12
  %24 = ptrtoint ptr %revision80.i to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %revision80.i, align 4
  %26 = zext i8 %25 to i64
  call void @__sanitizer_cov_trace_switch(i64 %26, ptr @__sancov_gen_cov_switch_values.520)
  switch i8 %25, label %land.lhs.true78.i.if.else127.i_crit_edge [
    i8 -32, label %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge
    i8 -27, label %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge266
    i8 -30, label %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge267
  ]

land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge267: ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge266: ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true78.i.if.else127.i_crit_edge:         ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else127.i

land.lhs.true96.i:                                ; preds = %if.then
  %revision98.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 12
  %27 = ptrtoint ptr %revision98.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %revision98.i, align 4
  %29 = zext i8 %28 to i64
  call void @__sanitizer_cov_trace_switch(i64 %29, ptr @__sancov_gen_cov_switch_values.521)
  switch i8 %28, label %land.lhs.true96.i.if.else127.i_crit_edge [
    i8 -49, label %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge
    i8 -17, label %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge268
    i8 -1, label %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge269
  ]

land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge269: ; preds = %land.lhs.true96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge268: ; preds = %land.lhs.true96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %land.lhs.true96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

land.lhs.true96.i.if.else127.i_crit_edge:         ; preds = %land.lhs.true96.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else127.i

if.else127.i:                                     ; preds = %land.lhs.true96.i.if.else127.i_crit_edge, %land.lhs.true78.i.if.else127.i_crit_edge, %land.lhs.true37.i.if.else127.i_crit_edge, %land.lhs.true.i.if.else127.i_crit_edge, %if.then.if.else127.i_crit_edge
  %30 = ptrtoint ptr %chip_id to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %chip_id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %31)
  %cmp128.i = icmp eq i32 %31, 15
  br i1 %cmp128.i, label %if.then130.i, label %if.else127.i.smu7_calculate_ro_range.exit_crit_edge

if.else127.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %if.else127.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

if.then130.i:                                     ; preds = %if.else127.i
  %subsystem_vendor.i = getelementptr inbounds %struct.pci_dev, ptr %14, i32 0, i32 9
  %32 = ptrtoint ptr %subsystem_vendor.i to i32
  call void @__asan_load2_noabort(i32 %32)
  %33 = load i16, ptr %subsystem_vendor.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 4203, i16 %33)
  %cmp133.i = icmp eq i16 %33, 4203
  br i1 %cmp133.i, label %if.then130.i.smu7_calculate_ro_range.exit_crit_edge, label %if.else136.i

if.then130.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %if.then130.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

if.else136.i:                                     ; preds = %if.then130.i
  %34 = ptrtoint ptr %evv_revision.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %evv_revision.i, align 4
  %36 = zext i32 %35 to i64
  call void @__sanitizer_cov_trace_switch(i64 %36, ptr @__sancov_gen_cov_switch_values.522)
  switch i32 %35, label %if.end159.fold.split.i [
    i32 0, label %if.else136.i.smu7_calculate_ro_range.exit_crit_edge
    i32 1, label %if.then143.i
    i32 2, label %if.then151.i
  ]

if.else136.i.smu7_calculate_ro_range.exit_crit_edge: ; preds = %if.else136.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

if.then143.i:                                     ; preds = %if.else136.i
  call void @__sanitizer_cov_trace_pc() #17
  %37 = ptrtoint ptr %asicrev1.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %asicrev1.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 326, i32 %38)
  %cmp144.i = icmp eq i32 %38, 326
  %..i = select i1 %cmp144.i, i32 2500, i32 2000
  br label %smu7_calculate_ro_range.exit

if.then151.i:                                     ; preds = %if.else136.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

if.end159.fold.split.i:                           ; preds = %if.else136.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %smu7_calculate_ro_range.exit

smu7_calculate_ro_range.exit:                     ; preds = %if.end159.fold.split.i, %if.then151.i, %if.then143.i, %if.else136.i.smu7_calculate_ro_range.exit_crit_edge, %if.then130.i.smu7_calculate_ro_range.exit_crit_edge, %if.else127.i.smu7_calculate_ro_range.exit_crit_edge, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge268, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge269, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge266, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge267, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge264, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge265, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge258, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge259, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge260, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge261, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge262, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge263
  %max.0.i = phi i32 [ 2500, %if.then151.i ], [ 2500, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2500, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge264 ], [ 2500, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge265 ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge258 ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge259 ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge260 ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge261 ], [ 2100, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2100, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge268 ], [ 2100, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge269 ], [ 2100, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2100, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge266 ], [ 2300, %if.then130.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2300, %if.else136.i.smu7_calculate_ro_range.exit_crit_edge ], [ %..i, %if.then143.i ], [ 0, %if.end159.fold.split.i ], [ 2100, %if.else127.i.smu7_calculate_ro_range.exit_crit_edge ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge262 ], [ 2500, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge263 ], [ 2100, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge267 ]
  %min.0.i = phi i32 [ 1200, %if.then151.i ], [ 1200, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge ], [ 1200, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge264 ], [ 1200, %land.lhs.true37.i.smu7_calculate_ro_range.exit_crit_edge265 ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge258 ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge259 ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge260 ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge261 ], [ 900, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge ], [ 900, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge268 ], [ 900, %land.lhs.true96.i.smu7_calculate_ro_range.exit_crit_edge269 ], [ 900, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge ], [ 900, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge266 ], [ 1000, %if.then130.i.smu7_calculate_ro_range.exit_crit_edge ], [ 1000, %if.else136.i.smu7_calculate_ro_range.exit_crit_edge ], [ 1200, %if.then143.i ], [ 0, %if.end159.fold.split.i ], [ 1100, %if.else127.i.smu7_calculate_ro_range.exit_crit_edge ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge262 ], [ 1200, %land.lhs.true.i.smu7_calculate_ro_range.exit_crit_edge263 ], [ 900, %land.lhs.true78.i.smu7_calculate_ro_range.exit_crit_edge267 ]
  %ro_range_minimum.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 103
  %39 = ptrtoint ptr %ro_range_minimum.i to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 %min.0.i, ptr %ro_range_minimum.i, align 4
  %ro_range_maximum.i = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 104
  %40 = ptrtoint ptr %ro_range_maximum.i to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %max.0.i, ptr %ro_range_maximum.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %evv_revision.i) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %asicrev1.i) #15
  br label %if.end

if.end:                                           ; preds = %smu7_calculate_ro_range.exit, %entry.if.end_crit_edge
  %vdd_gfx_control = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 8
  %pp_table_version88 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %vddc_lookup_table = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %6, i32 0, i32 15
  %arrayidx.i246 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %cmp100 = icmp eq ptr %6, null
  %vddc_leakage = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 20
  %vddgfx_lookup_table = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %6, i32 0, i32 16
  %vddcgfx_leakage = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 22
  br label %for.body

for.body:                                         ; preds = %for.inc183.for.body_crit_edge, %if.end
  %i.0257 = phi i16 [ 0, %if.end ], [ %inc184, %for.inc183.for.body_crit_edge ]
  %add = add nuw nsw i16 %i.0257, -255
  %41 = ptrtoint ptr %vdd_gfx_control to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %vdd_gfx_control, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %42)
  %cmp10 = icmp eq i32 %42, 2
  %43 = ptrtoint ptr %pp_table_version88 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %pp_table_version88, align 4
  br i1 %cmp10, label %if.then12, label %if.else87

if.then12:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %44)
  %cmp13 = icmp eq i32 %44, 1
  br i1 %cmp13, label %land.lhs.true, label %if.then12.for.inc183_crit_edge

if.then12.for.inc183_crit_edge:                   ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc183

land.lhs.true:                                    ; preds = %if.then12
  %45 = ptrtoint ptr %vddgfx_lookup_table to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %vddgfx_lookup_table, align 4
  %call15 = call i32 @phm_get_sclk_for_voltage_evv(ptr noundef %hwmgr, ptr noundef %46, i16 noundef zeroext %add, ptr noundef nonnull %sclk) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool.not = icmp eq i32 %call15, 0
  br i1 %tobool.not, label %if.then16, label %land.lhs.true.for.inc183_crit_edge

land.lhs.true.for.inc183_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc183

if.then16:                                        ; preds = %land.lhs.true
  %47 = ptrtoint ptr %arrayidx.i246 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx.i246, align 4
  %and1.i = and i32 %48, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %if.then16.if.end36_crit_edge, label %if.then18

if.then16.if.end36_crit_edge:                     ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end36

if.then18:                                        ; preds = %if.then16
  %49 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %6, align 4
  %51 = ptrtoint ptr %50 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %50, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %52)
  %cmp21254 = icmp ugt i32 %52, 1
  br i1 %cmp21254, label %for.body23.lr.ph, label %if.then18.if.end36_crit_edge

if.then18.if.end36_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end36

for.body23.lr.ph:                                 ; preds = %if.then18
  %53 = ptrtoint ptr %sclk to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %sclk, align 4
  br label %for.body23

for.body23:                                       ; preds = %for.inc.for.body23_crit_edge, %for.body23.lr.ph
  %conv20256 = phi i32 [ 1, %for.body23.lr.ph ], [ %conv20, %for.inc.for.body23_crit_edge ]
  %j.0255 = phi i16 [ 1, %for.body23.lr.ph ], [ %inc, %for.inc.for.body23_crit_edge ]
  %arrayidx = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %50, i32 0, i32 1, i32 %conv20256
  %55 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %56, i32 %54)
  %cmp24 = icmp eq i32 %56, %54
  br i1 %cmp24, label %land.lhs.true26, label %for.body23.for.inc_crit_edge

for.body23.for.inc_crit_edge:                     ; preds = %for.body23
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

land.lhs.true26:                                  ; preds = %for.body23
  %cks_enable = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %50, i32 0, i32 1, i32 %conv20256, i32 10
  %57 = ptrtoint ptr %cks_enable to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %cks_enable, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %58)
  %cmp31 = icmp eq i8 %58, 0
  br i1 %cmp31, label %if.then33, label %land.lhs.true26.for.inc_crit_edge

land.lhs.true26.for.inc_crit_edge:                ; preds = %land.lhs.true26
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then33:                                        ; preds = %land.lhs.true26
  call void @__sanitizer_cov_trace_pc() #17
  %add34 = add i32 %54, 5000
  %59 = ptrtoint ptr %sclk to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 %add34, ptr %sclk, align 4
  br label %if.end36

for.inc:                                          ; preds = %land.lhs.true26.for.inc_crit_edge, %for.body23.for.inc_crit_edge
  %inc = add i16 %j.0255, 1
  %conv20 = zext i16 %inc to i32
  %cmp21 = icmp ugt i32 %52, %conv20
  br i1 %cmp21, label %for.inc.for.body23_crit_edge, label %for.inc.if.end36_crit_edge

for.inc.if.end36_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end36

for.inc.for.body23_crit_edge:                     ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body23

if.end36:                                         ; preds = %for.inc.if.end36_crit_edge, %if.then33, %if.then18.if.end36_crit_edge, %if.then16.if.end36_crit_edge
  %60 = ptrtoint ptr %sclk to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %sclk, align 4
  %call37 = call i32 @atomctrl_get_voltage_evv_on_sclk(ptr noundef %hwmgr, i8 noundef zeroext 5, i32 noundef %61, i16 noundef zeroext %add, ptr noundef nonnull %vddgfx) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call37)
  %cmp38 = icmp eq i32 %call37, 0
  br i1 %cmp38, label %do.body, label %do.end82

do.body:                                          ; preds = %if.end36
  %62 = ptrtoint ptr %vddgfx to i32
  call void @__asan_load2_noabort(i32 %62)
  %63 = load i16, ptr %vddgfx, align 2
  %64 = add i16 %63, -2000
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1999, i16 %64)
  %65 = icmp ult i16 %64, -1999
  br i1 %65, label %if.then48, label %if.then66

if.then48:                                        ; preds = %do.body
  %call49 = call i32 @___ratelimit(ptr noundef nonnull @smu7_get_evv_voltages._rs, ptr noundef nonnull @__func__.smu7_get_evv_voltages) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49)
  %tobool50.not = icmp eq i32 %call49, 0
  br i1 %tobool50.not, label %if.then48.cleanup_crit_edge, label %do.end

if.then48.cleanup_crit_edge:                      ; preds = %if.then48
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then48
  call void @__sanitizer_cov_trace_pc() #17
  %call53 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.6) #18
  br label %cleanup

if.then66:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  %66 = ptrtoint ptr %vddcgfx_leakage to i32
  call void @__asan_load2_noabort(i32 %66)
  %67 = load i16, ptr %vddcgfx_leakage, align 4
  %idxprom69 = zext i16 %67 to i32
  %arrayidx70 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 22, i32 2, i32 %idxprom69
  %68 = ptrtoint ptr %arrayidx70 to i32
  call void @__asan_store2_noabort(i32 %68)
  store i16 %63, ptr %arrayidx70, align 2
  %arrayidx75 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 22, i32 1, i32 %idxprom69
  %69 = ptrtoint ptr %arrayidx75 to i32
  call void @__asan_store2_noabort(i32 %69)
  store i16 %add, ptr %arrayidx75, align 2
  %inc78 = add i16 %67, 1
  store i16 %inc78, ptr %vddcgfx_leakage, align 4
  br label %for.inc183

do.end82:                                         ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #17
  %call84 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.8) #18
  br label %for.inc183

if.else87:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %44)
  %cmp89 = icmp eq i32 %44, 0
  br i1 %cmp89, label %if.else87.if.then94_crit_edge, label %lor.lhs.false91

if.else87.if.then94_crit_edge:                    ; preds = %if.else87
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then94

lor.lhs.false91:                                  ; preds = %if.else87
  %70 = ptrtoint ptr %vddc_lookup_table to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %vddc_lookup_table, align 4
  %call92 = call i32 @phm_get_sclk_for_voltage_evv(ptr noundef %hwmgr, ptr noundef %71, i16 noundef zeroext %add, ptr noundef nonnull %sclk) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call92)
  %tobool93.not = icmp eq i32 %call92, 0
  br i1 %tobool93.not, label %lor.lhs.false91.if.then94_crit_edge, label %lor.lhs.false91.for.inc183_crit_edge

lor.lhs.false91.for.inc183_crit_edge:             ; preds = %lor.lhs.false91
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc183

lor.lhs.false91.if.then94_crit_edge:              ; preds = %lor.lhs.false91
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then94

if.then94:                                        ; preds = %lor.lhs.false91.if.then94_crit_edge, %if.else87.if.then94_crit_edge
  %72 = ptrtoint ptr %arrayidx.i246 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx.i246, align 4
  %and1.i247 = and i32 %73, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i247)
  %cmp.i248.not = icmp eq i32 %and1.i247, 0
  br i1 %cmp.i248.not, label %if.then94.if.end131_crit_edge, label %if.then99

if.then94.if.end131_crit_edge:                    ; preds = %if.then94
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end131

if.then99:                                        ; preds = %if.then94
  br i1 %cmp100, label %if.then99.cleanup_crit_edge, label %if.end103

if.then99.cleanup_crit_edge:                      ; preds = %if.then99
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end103:                                        ; preds = %if.then99
  %74 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %6, align 4
  %76 = ptrtoint ptr %75 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %75, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %77)
  %cmp108251 = icmp ugt i32 %77, 1
  br i1 %cmp108251, label %for.body110.lr.ph, label %if.end103.if.end131_crit_edge

if.end103.if.end131_crit_edge:                    ; preds = %if.end103
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end131

for.body110.lr.ph:                                ; preds = %if.end103
  %78 = ptrtoint ptr %sclk to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %sclk, align 4
  br label %for.body110

for.body110:                                      ; preds = %for.inc128.for.body110_crit_edge, %for.body110.lr.ph
  %conv106253 = phi i32 [ 1, %for.body110.lr.ph ], [ %conv106, %for.inc128.for.body110_crit_edge ]
  %j.1252 = phi i16 [ 1, %for.body110.lr.ph ], [ %inc129, %for.inc128.for.body110_crit_edge ]
  %arrayidx113 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %75, i32 0, i32 1, i32 %conv106253
  %80 = ptrtoint ptr %arrayidx113 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %arrayidx113, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %81, i32 %79)
  %cmp115 = icmp eq i32 %81, %79
  br i1 %cmp115, label %land.lhs.true117, label %for.body110.for.inc128_crit_edge

for.body110.for.inc128_crit_edge:                 ; preds = %for.body110
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc128

land.lhs.true117:                                 ; preds = %for.body110
  %cks_enable121 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %75, i32 0, i32 1, i32 %conv106253, i32 10
  %82 = ptrtoint ptr %cks_enable121 to i32
  call void @__asan_load1_noabort(i32 %82)
  %83 = load i8, ptr %cks_enable121, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %83)
  %cmp123 = icmp eq i8 %83, 0
  br i1 %cmp123, label %if.then125, label %land.lhs.true117.for.inc128_crit_edge

land.lhs.true117.for.inc128_crit_edge:            ; preds = %land.lhs.true117
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc128

if.then125:                                       ; preds = %land.lhs.true117
  call void @__sanitizer_cov_trace_pc() #17
  %add126 = add i32 %79, 5000
  %84 = ptrtoint ptr %sclk to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 %add126, ptr %sclk, align 4
  br label %if.end131

for.inc128:                                       ; preds = %land.lhs.true117.for.inc128_crit_edge, %for.body110.for.inc128_crit_edge
  %inc129 = add i16 %j.1252, 1
  %conv106 = zext i16 %inc129 to i32
  %cmp108 = icmp ugt i32 %77, %conv106
  br i1 %cmp108, label %for.inc128.for.body110_crit_edge, label %for.inc128.if.end131_crit_edge

for.inc128.if.end131_crit_edge:                   ; preds = %for.inc128
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end131

for.inc128.for.body110_crit_edge:                 ; preds = %for.inc128
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body110

if.end131:                                        ; preds = %for.inc128.if.end131_crit_edge, %if.then125, %if.end103.if.end131_crit_edge, %if.then94.if.end131_crit_edge
  %85 = ptrtoint ptr %sclk to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %sclk, align 4
  %call132 = call i32 @phm_get_voltage_evv_on_sclk(ptr noundef %hwmgr, i8 noundef zeroext 1, i32 noundef %86, i16 noundef zeroext %add, ptr noundef nonnull %vddc) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call132)
  %cmp133 = icmp eq i32 %call132, 0
  br i1 %cmp133, label %if.then135, label %do.body146

if.then135:                                       ; preds = %if.end131
  %87 = ptrtoint ptr %vddc to i32
  call void @__asan_load2_noabort(i32 %87)
  %88 = load i16, ptr %vddc, align 2
  %89 = add i16 %88, -2000
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1999, i16 %89)
  %90 = icmp ult i16 %89, -1999
  br i1 %90, label %if.then135.cleanup_crit_edge, label %if.then165

if.then135.cleanup_crit_edge:                     ; preds = %if.then135
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.body146:                                       ; preds = %if.end131
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_get_evv_voltages.__UNIQUE_ID_ddebug343, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_get_evv_voltages, %if.then152)) #15
          to label %for.inc183 [label %if.then152], !srcloc !830

if.then152:                                       ; preds = %do.body146
  call void @__sanitizer_cov_trace_pc() #17
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_get_evv_voltages.__UNIQUE_ID_ddebug343, ptr noundef nonnull @.str.12) #15
  br label %for.inc183

if.then165:                                       ; preds = %if.then135
  call void @__sanitizer_cov_trace_pc() #17
  %91 = ptrtoint ptr %vddc_leakage to i32
  call void @__asan_load2_noabort(i32 %91)
  %92 = load i16, ptr %vddc_leakage, align 4
  %idxprom169 = zext i16 %92 to i32
  %arrayidx170 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 20, i32 2, i32 %idxprom169
  %93 = ptrtoint ptr %arrayidx170 to i32
  call void @__asan_store2_noabort(i32 %93)
  store i16 %88, ptr %arrayidx170, align 2
  %arrayidx176 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 20, i32 1, i32 %idxprom169
  %94 = ptrtoint ptr %arrayidx176 to i32
  call void @__asan_store2_noabort(i32 %94)
  store i16 %add, ptr %arrayidx176, align 2
  %inc179 = add i16 %92, 1
  store i16 %inc179, ptr %vddc_leakage, align 4
  br label %for.inc183

for.inc183:                                       ; preds = %if.then165, %if.then152, %do.body146, %lor.lhs.false91.for.inc183_crit_edge, %do.end82, %if.then66, %land.lhs.true.for.inc183_crit_edge, %if.then12.for.inc183_crit_edge
  %inc184 = add nuw nsw i16 %i.0257, 1
  %cmp6 = icmp ult i16 %i.0257, 7
  br i1 %cmp6, label %for.inc183.for.body_crit_edge, label %for.inc183.cleanup_crit_edge

for.inc183.cleanup_crit_edge:                     ; preds = %for.inc183
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.inc183.for.body_crit_edge:                    ; preds = %for.inc183
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

cleanup:                                          ; preds = %for.inc183.cleanup_crit_edge, %if.then135.cleanup_crit_edge, %if.then99.cleanup_crit_edge, %do.end, %if.then48.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end ], [ -22, %if.then48.cleanup_crit_edge ], [ 0, %for.inc183.cleanup_crit_edge ], [ -22, %if.then135.cleanup_crit_edge ], [ -22, %if.then99.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %sclk) #15
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %vddgfx) #15
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %vddc) #15
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_initializa_dynamic_state_adjustment_rule_settings(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #11

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #12

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @atomctrl_is_voltage_controlled_by_gpio_v3(ptr noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_svi2_info(ptr noundef, i8 noundef zeroext, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @atomctrl_is_asic_internal_ss_supported(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_sclk_for_voltage_evv(ptr noundef, ptr noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_voltage_evv_on_sclk(ptr noundef, i8 noundef zeroext, i32 noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_voltage_evv_on_sclk(ptr noundef, i8 noundef zeroext, i32 noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_read_efuse(ptr noundef, i16 noundef zeroext, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_leakage_id_from_efuse(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_leakage_vddc_base_on_leakage(ptr noundef, ptr noundef, ptr noundef, i16 noundef zeroext, i16 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @phm_add_voltage(ptr noundef %hwmgr, ptr noundef %look_up_table, ptr nocapture noundef readonly %record) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp.not = icmp eq ptr %look_up_table, null
  br i1 %cmp.not, label %if.then, label %do.body7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @phm_add_voltage._rs, ptr noundef nonnull @__func__.phm_add_voltage) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call3 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.15) #18
  br label %cleanup

do.body7:                                         ; preds = %entry
  %0 = ptrtoint ptr %look_up_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %look_up_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp8.not = icmp eq i32 %1, 0
  br i1 %cmp8.not, label %if.then9, label %do.end21

if.then9:                                         ; preds = %do.body7
  %call10 = tail call i32 @___ratelimit(ptr noundef nonnull @phm_add_voltage._rs.16, ptr noundef nonnull @__func__.phm_add_voltage) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.then9.cleanup_crit_edge, label %do.end15

if.then9.cleanup_crit_edge:                       ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end15:                                         ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #17
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.15) #18
  br label %cleanup

do.end21:                                         ; preds = %do.body7
  %call22 = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 5) #15
  %2 = ptrtoint ptr %look_up_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %look_up_table, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call22, i32 %3)
  %cmp25.not = icmp ult i32 %call22, %3
  br i1 %cmp25.not, label %if.then26, label %for.cond.preheader

for.cond.preheader:                               ; preds = %do.end21
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp403.not = icmp eq i32 %3, 0
  br i1 %cmp403.not, label %for.cond.preheader.for.end_crit_edge, label %for.body.lr.ph

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %us_vdd41 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %record, i32 0, i32 1
  %4 = ptrtoint ptr %us_vdd41 to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %us_vdd41, align 2
  br label %for.body

if.then26:                                        ; preds = %do.end21
  %call27 = tail call i32 @___ratelimit(ptr noundef nonnull @phm_add_voltage._rs.19, ptr noundef nonnull @__func__.phm_add_voltage) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27)
  %tobool28.not = icmp eq i32 %call27, 0
  br i1 %tobool28.not, label %if.then26.cleanup_crit_edge, label %do.end32

if.then26.cleanup_crit_edge:                      ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end32:                                         ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #17
  %call34 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.22) #18
  br label %cleanup

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.04 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %us_vdd = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.04, i32 1
  %6 = ptrtoint ptr %us_vdd to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %us_vdd, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %7, i16 %5)
  %cmp43 = icmp eq i16 %7, %5
  br i1 %cmp43, label %if.then45, label %for.inc

if.then45:                                        ; preds = %for.body
  %arrayidx = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.04
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %arrayidx, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 1, i16 %9)
  %cmp49 = icmp eq i16 %9, 1
  br i1 %cmp49, label %if.then45.cleanup_crit_edge, label %if.then45.for.end_crit_edge

if.then45.for.end_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

if.then45.cleanup_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.04, 1
  %exitcond.not = icmp eq i32 %inc, %3
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.then45.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %i.02 = phi i32 [ %i.04, %if.then45.for.end_crit_edge ], [ 0, %for.cond.preheader.for.end_crit_edge ], [ %3, %for.inc.for.end_crit_edge ]
  %arrayidx55 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.02
  %10 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_store2_noabort(i32 %10)
  store i16 1, ptr %arrayidx55, align 2
  %us_vdd57 = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %record, i32 0, i32 1
  %11 = ptrtoint ptr %us_vdd57 to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %us_vdd57, align 2
  %us_vdd60 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.02, i32 1
  %13 = ptrtoint ptr %us_vdd60 to i32
  call void @__asan_store2_noabort(i32 %13)
  store i16 %12, ptr %us_vdd60, align 2
  %us_cac_low = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %record, i32 0, i32 2
  %14 = ptrtoint ptr %us_cac_low to i32
  call void @__asan_load2_noabort(i32 %14)
  %15 = load i16, ptr %us_cac_low, align 2
  %us_cac_low63 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.02, i32 2
  %16 = ptrtoint ptr %us_cac_low63 to i32
  call void @__asan_store2_noabort(i32 %16)
  store i16 %15, ptr %us_cac_low63, align 2
  %us_cac_mid = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %record, i32 0, i32 3
  %17 = ptrtoint ptr %us_cac_mid to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %us_cac_mid, align 2
  %us_cac_mid66 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.02, i32 3
  %19 = ptrtoint ptr %us_cac_mid66 to i32
  call void @__asan_store2_noabort(i32 %19)
  store i16 %18, ptr %us_cac_mid66, align 2
  %us_cac_high = getelementptr inbounds %struct.phm_ppt_v1_voltage_lookup_record, ptr %record, i32 0, i32 4
  %20 = ptrtoint ptr %us_cac_high to i32
  call void @__asan_load2_noabort(i32 %20)
  %21 = load i16, ptr %us_cac_high, align 2
  %us_cac_high69 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %look_up_table, i32 0, i32 1, i32 %i.02, i32 4
  %22 = ptrtoint ptr %us_cac_high69 to i32
  call void @__asan_store2_noabort(i32 %22)
  store i16 %21, ptr %us_cac_high69, align 2
  %23 = ptrtoint ptr %look_up_table to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %look_up_table, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.02, i32 %24)
  %cmp71 = icmp eq i32 %i.02, %24
  br i1 %cmp71, label %if.then73, label %for.end.cleanup_crit_edge

for.end.cleanup_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then73:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  %inc75 = add i32 %i.02, 1
  %25 = ptrtoint ptr %look_up_table to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %inc75, ptr %look_up_table, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then73, %for.end.cleanup_crit_edge, %if.then45.cleanup_crit_edge, %do.end32, %if.then26.cleanup_crit_edge, %do.end15, %if.then9.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_get_mac_definition(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @atomctrl_get_pp_assign_pin(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_edc_hilo_leakage_offset_table(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_edc_leakage_table(ptr noundef, ptr noundef, i16 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc(ptr noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @smu7_get_profiling_clk(ptr nocapture noundef %hwmgr, i32 noundef %level, ptr nocapture noundef writeonly %sclk_mask, ptr nocapture noundef writeonly %mclk_mask, ptr nocapture noundef writeonly %pcie_mask) unnamed_addr #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mclk_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %2 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp = icmp eq i32 %3, 0
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %sub9 = add i32 %3, -1
  %value11 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 1, i32 %sub9, i32 1
  %4 = ptrtoint ptr %value11 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value11, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %3)
  %cmp14 = icmp eq i32 %3, 1
  br i1 %cmp14, label %if.end.if.end36_crit_edge, label %if.else

if.end.if.end36_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end36

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %golden_dpm_table1 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %golden_dpm_table1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %golden_dpm_table1, align 4
  %sub = add i32 %7, -1
  %value = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 0, i32 1, i32 %sub, i32 1
  %8 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value, align 4
  %mul = mul i32 %9, 100
  %div = udiv i32 %mul, %5
  %sub30 = add i32 %3, -2
  %value32 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 1, i32 %sub30, i32 1
  %10 = ptrtoint ptr %value32 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %value32, align 4
  br label %if.end36

if.end36:                                         ; preds = %if.else, %if.end.if.end36_crit_edge
  %storemerge = phi i32 [ %sub30, %if.else ], [ 0, %if.end.if.end36_crit_edge ]
  %percentage.0 = phi i32 [ %div, %if.else ], [ 70, %if.end.if.end36_crit_edge ]
  %tmp_mclk.0 = phi i32 [ %11, %if.else ], [ %5, %if.end.if.end36_crit_edge ]
  %12 = ptrtoint ptr %mclk_mask to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %storemerge, ptr %mclk_mask, align 4
  %mul37 = mul i32 %tmp_mclk.0, %percentage.0
  %div38 = udiv i32 %mul37, 100
  %pp_table_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 9
  %13 = ptrtoint ptr %pp_table_version to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %pp_table_version, align 4
  %15 = zext i32 %14 to i64
  call void @__sanitizer_cov_trace_switch(i64 %15, ptr @__sancov_gen_cov_switch_values.523)
  switch i32 %14, label %if.end36.if.end110_crit_edge [
    i32 0, label %if.then40
    i32 1, label %if.then74
  ]

if.end36.if.end110_crit_edge:                     ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end110

if.then40:                                        ; preds = %if.end36
  %dyn_state = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29
  %16 = ptrtoint ptr %dyn_state to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %dyn_state, align 4
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %17, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.body.for.cond_crit_edge, %if.then40
  %count.0.in = phi i32 [ %19, %if.then40 ], [ %count.0, %for.body.for.cond_crit_edge ]
  %count.0 = add i32 %count.0.in, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %count.0)
  %cmp43 = icmp sgt i32 %count.0, -1
  br i1 %cmp43, label %for.body, label %for.cond.if.then57_crit_edge

for.cond.if.then57_crit_edge:                     ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then57

for.body:                                         ; preds = %for.cond
  %arrayidx46 = getelementptr %struct.phm_clock_voltage_dependency_table, ptr %17, i32 0, i32 1, i32 %count.0
  %20 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx46, align 4
  %cmp47.not = icmp ult i32 %div38, %21
  br i1 %cmp47.not, label %for.body.for.cond_crit_edge, label %for.end

for.body.for.cond_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond

for.end:                                          ; preds = %for.body
  %22 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %count.0, ptr %sclk_mask, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %level)
  %cmp56 = icmp eq i32 %level, 32
  br i1 %cmp56, label %for.end.if.then57_crit_edge, label %for.end.if.end63_crit_edge

for.end.if.end63_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end63

for.end.if.then57_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then57

if.then57:                                        ; preds = %for.end.if.then57_crit_edge, %for.cond.if.then57_crit_edge
  %23 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 0, ptr %sclk_mask, align 4
  %24 = ptrtoint ptr %dyn_state to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %dyn_state, align 4
  %entries60 = getelementptr inbounds %struct.phm_clock_voltage_dependency_table, ptr %25, i32 0, i32 1
  %26 = ptrtoint ptr %entries60 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %entries60, align 4
  br label %if.end63

if.end63:                                         ; preds = %if.then57, %for.end.if.end63_crit_edge
  %tmp_sclk.1 = phi i32 [ %27, %if.then57 ], [ %21, %for.end.if.end63_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %level)
  %cmp64 = icmp eq i32 %level, 128
  br i1 %cmp64, label %if.end63.if.then115.sink.split_crit_edge, label %if.end63.if.end110_crit_edge

if.end63.if.end110_crit_edge:                     ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end110

if.end63.if.then115.sink.split_crit_edge:         ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then115.sink.split

if.then74:                                        ; preds = %if.end36
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %28 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %pptable, align 4
  %30 = ptrtoint ptr %29 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %29, align 4
  %32 = ptrtoint ptr %31 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %31, align 4
  br label %for.cond77

for.cond77:                                       ; preds = %for.body79.for.cond77_crit_edge, %if.then74
  %count.1.in = phi i32 [ %33, %if.then74 ], [ %count.1, %for.body79.for.cond77_crit_edge ]
  %count.1 = add i32 %count.1.in, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %count.1)
  %cmp78 = icmp sgt i32 %count.1, -1
  br i1 %cmp78, label %for.body79, label %for.cond77.if.then97_crit_edge

for.cond77.if.then97_crit_edge:                   ; preds = %for.cond77
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then97

for.body79:                                       ; preds = %for.cond77
  %arrayidx82 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %31, i32 0, i32 1, i32 %count.1
  %34 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx82, align 4
  %cmp84.not = icmp ult i32 %div38, %35
  br i1 %cmp84.not, label %for.body79.for.cond77_crit_edge, label %for.end93

for.body79.for.cond77_crit_edge:                  ; preds = %for.body79
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond77

for.end93:                                        ; preds = %for.body79
  %36 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %count.1, ptr %sclk_mask, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %level)
  %cmp96 = icmp eq i32 %level, 32
  br i1 %cmp96, label %for.end93.if.then97_crit_edge, label %for.end93.if.end102_crit_edge

for.end93.if.end102_crit_edge:                    ; preds = %for.end93
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end102

for.end93.if.then97_crit_edge:                    ; preds = %for.end93
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then97

if.then97:                                        ; preds = %for.end93.if.then97_crit_edge, %for.cond77.if.then97_crit_edge
  %37 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 0, ptr %sclk_mask, align 4
  %38 = ptrtoint ptr %29 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %29, align 4
  %entries99 = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %entries99 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %entries99, align 4
  br label %if.end102

if.end102:                                        ; preds = %if.then97, %for.end93.if.end102_crit_edge
  %tmp_sclk.3 = phi i32 [ %41, %if.then97 ], [ %35, %for.end93.if.end102_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %level)
  %cmp103 = icmp eq i32 %level, 128
  br i1 %cmp103, label %if.end102.if.then115.sink.split_crit_edge, label %if.end102.if.end110_crit_edge

if.end102.if.end110_crit_edge:                    ; preds = %if.end102
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end110

if.end102.if.then115.sink.split_crit_edge:        ; preds = %if.end102
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then115.sink.split

if.end110:                                        ; preds = %if.end102.if.end110_crit_edge, %if.end63.if.end110_crit_edge, %if.end36.if.end110_crit_edge
  %tmp_sclk.4 = phi i32 [ %tmp_sclk.1, %if.end63.if.end110_crit_edge ], [ %div38, %if.end36.if.end110_crit_edge ], [ %tmp_sclk.3, %if.end102.if.end110_crit_edge ]
  %42 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %42, ptr @__sancov_gen_cov_switch_values.524)
  switch i32 %level, label %if.end110.if.end120_crit_edge [
    i32 64, label %if.end110.if.end120.sink.split_crit_edge
    i32 128, label %if.end110.if.then115_crit_edge
  ]

if.end110.if.then115_crit_edge:                   ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then115

if.end110.if.end120.sink.split_crit_edge:         ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end120.sink.split

if.end110.if.end120_crit_edge:                    ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end120

if.then115.sink.split:                            ; preds = %if.end102.if.then115.sink.split_crit_edge, %if.end63.if.then115.sink.split_crit_edge
  %dyn_state.sink = phi ptr [ %dyn_state, %if.end63.if.then115.sink.split_crit_edge ], [ %29, %if.end102.if.then115.sink.split_crit_edge ]
  %tmp_sclk.4195.ph = phi i32 [ %tmp_sclk.1, %if.end63.if.then115.sink.split_crit_edge ], [ %tmp_sclk.3, %if.end102.if.then115.sink.split_crit_edge ]
  %43 = ptrtoint ptr %dyn_state.sink to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %dyn_state.sink, align 4
  %45 = ptrtoint ptr %44 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %44, align 4
  %sub69 = add i32 %46, -1
  %47 = ptrtoint ptr %sclk_mask to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %sub69, ptr %sclk_mask, align 4
  br label %if.then115

if.then115:                                       ; preds = %if.then115.sink.split, %if.end110.if.then115_crit_edge
  %tmp_sclk.4195 = phi i32 [ %tmp_sclk.4, %if.end110.if.then115_crit_edge ], [ %tmp_sclk.4195.ph, %if.then115.sink.split ]
  %48 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %mclk_table, align 4
  %sub118 = add i32 %49, -1
  br label %if.end120.sink.split

if.end120.sink.split:                             ; preds = %if.then115, %if.end110.if.end120.sink.split_crit_edge
  %sub118.sink = phi i32 [ %sub118, %if.then115 ], [ 0, %if.end110.if.end120.sink.split_crit_edge ]
  %tmp_sclk.4196.ph = phi i32 [ %tmp_sclk.4195, %if.then115 ], [ %tmp_sclk.4, %if.end110.if.end120.sink.split_crit_edge ]
  %50 = ptrtoint ptr %mclk_mask to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %sub118.sink, ptr %mclk_mask, align 4
  br label %if.end120

if.end120:                                        ; preds = %if.end120.sink.split, %if.end110.if.end120_crit_edge
  %tmp_sclk.4196 = phi i32 [ %tmp_sclk.4, %if.end110.if.end120_crit_edge ], [ %tmp_sclk.4196.ph, %if.end120.sink.split ]
  %pcie_speed_table = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 2
  %51 = ptrtoint ptr %pcie_speed_table to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %pcie_speed_table, align 4
  %sub122 = add i32 %52, -1
  %53 = ptrtoint ptr %pcie_mask to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %sub122, ptr %pcie_mask, align 4
  %pstate_sclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 51
  %54 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %tmp_sclk.4196, ptr %pstate_sclk, align 4
  %pstate_mclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 52
  %55 = ptrtoint ptr %pstate_mclk to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %tmp_mclk.0, ptr %pstate_mclk, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end120, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end120 ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc_with_parameter(ptr noundef, i16 noundef zeroext, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_lowest_enabled_level(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @smum_is_dpm_running(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @phm_apply_dal_min_voltage_request(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_initialize_mc_reg_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_process_firmware_header(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_init_smc_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_enable_didt_config(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_enable_smc_cac(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_enable_power_containment(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_power_control_set_level(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atomctrl_get_voltage_table_v3(ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_svi2_mvdd_voltage_table(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_svi2_vddci_voltage_table(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_svi2_vdd_voltage_table(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @phm_trim_voltage_table_to_fit_state_table(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @smu7_copy_and_switch_arb_sets(ptr nocapture noundef readonly %hwmgr, i32 noundef %arb_src, i32 noundef %arb_dest) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %arb_src to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.525)
  switch i32 %arb_src, label %entry.cleanup_crit_edge [
    i32 10, label %sw.bb
    i32 11, label %sw.bb12
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %1 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %device, align 4
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %2, align 4
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %4, align 4
  %call = tail call i32 %6(ptr noundef %2, i32 noundef 2525) #15
  %7 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %device, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %8, align 4
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %10, align 4
  %call6 = tail call i32 %12(ptr noundef %8, i32 noundef 2526) #15
  %13 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %device, align 4
  %15 = ptrtoint ptr %14 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %14, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %16, align 4
  %call11 = tail call i32 %18(ptr noundef %14, i32 noundef 2562) #15
  br label %sw.epilog

sw.bb12:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %device13 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %19 = ptrtoint ptr %device13 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %device13, align 4
  %21 = ptrtoint ptr %20 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %20, align 4
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %22, align 4
  %call17 = tail call i32 %24(ptr noundef %20, i32 noundef 2556) #15
  %25 = ptrtoint ptr %device13 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %device13, align 4
  %27 = ptrtoint ptr %26 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %26, align 4
  %29 = ptrtoint ptr %28 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %28, align 4
  %call22 = tail call i32 %30(ptr noundef %26, i32 noundef 2559) #15
  %31 = ptrtoint ptr %device13 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %device13, align 4
  %33 = ptrtoint ptr %32 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %32, align 4
  %35 = ptrtoint ptr %34 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %34, align 4
  %call27 = tail call i32 %36(ptr noundef %32, i32 noundef 2562) #15
  %and28 = lshr i32 %call27, 5
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb12, %sw.bb
  %mc_arb_dram_timing.0 = phi i32 [ %call17, %sw.bb12 ], [ %call, %sw.bb ]
  %mc_arb_dram_timing2.0 = phi i32 [ %call22, %sw.bb12 ], [ %call6, %sw.bb ]
  %burst_time.0.in = phi i32 [ %and28, %sw.bb12 ], [ %call11, %sw.bb ]
  %burst_time.0 = and i32 %burst_time.0.in, 31
  %37 = zext i32 %arb_dest to i64
  call void @__sanitizer_cov_trace_switch(i64 %37, ptr @__sancov_gen_cov_switch_values.526)
  switch i32 %arb_dest, label %sw.epilog.cleanup_crit_edge [
    i32 10, label %sw.bb30
    i32 11, label %sw.bb49
  ]

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

sw.bb30:                                          ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #17
  %device31 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %38 = ptrtoint ptr %device31 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %device31, align 4
  %40 = ptrtoint ptr %39 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %39, align 4
  %write_register = getelementptr inbounds %struct.cgs_ops, ptr %41, i32 0, i32 1
  %42 = ptrtoint ptr %write_register to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %write_register, align 4
  tail call void %43(ptr noundef %39, i32 noundef 2525, i32 noundef %mc_arb_dram_timing.0) #15
  %44 = ptrtoint ptr %device31 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %device31, align 4
  %46 = ptrtoint ptr %45 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %45, align 4
  %write_register36 = getelementptr inbounds %struct.cgs_ops, ptr %47, i32 0, i32 1
  %48 = ptrtoint ptr %write_register36 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %write_register36, align 4
  tail call void %49(ptr noundef %45, i32 noundef 2526, i32 noundef %mc_arb_dram_timing2.0) #15
  %50 = ptrtoint ptr %device31 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %device31, align 4
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %51, align 4
  %write_register40 = getelementptr inbounds %struct.cgs_ops, ptr %53, i32 0, i32 1
  %54 = ptrtoint ptr %write_register40 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %write_register40, align 4
  %56 = ptrtoint ptr %53 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %53, align 4
  %call46 = tail call i32 %57(ptr noundef %51, i32 noundef 2562) #15
  %and47 = and i32 %call46, -32
  %or = or i32 %and47, %burst_time.0
  tail call void %55(ptr noundef %51, i32 noundef 2562, i32 noundef %or) #15
  br label %sw.epilog72

sw.bb49:                                          ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #17
  %device50 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %58 = ptrtoint ptr %device50 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %device50, align 4
  %60 = ptrtoint ptr %59 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %59, align 4
  %write_register52 = getelementptr inbounds %struct.cgs_ops, ptr %61, i32 0, i32 1
  %62 = ptrtoint ptr %write_register52 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %write_register52, align 4
  tail call void %63(ptr noundef %59, i32 noundef 2556, i32 noundef %mc_arb_dram_timing.0) #15
  %64 = ptrtoint ptr %device50 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %device50, align 4
  %66 = ptrtoint ptr %65 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %65, align 4
  %write_register56 = getelementptr inbounds %struct.cgs_ops, ptr %67, i32 0, i32 1
  %68 = ptrtoint ptr %write_register56 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %write_register56, align 4
  tail call void %69(ptr noundef %65, i32 noundef 2559, i32 noundef %mc_arb_dram_timing2.0) #15
  %70 = ptrtoint ptr %device50 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %device50, align 4
  %72 = ptrtoint ptr %71 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %71, align 4
  %write_register60 = getelementptr inbounds %struct.cgs_ops, ptr %73, i32 0, i32 1
  %74 = ptrtoint ptr %write_register60 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %write_register60, align 4
  %76 = ptrtoint ptr %73 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %73, align 4
  %call66 = tail call i32 %77(ptr noundef %71, i32 noundef 2562) #15
  %and67 = and i32 %call66, -993
  %shl68 = shl nuw nsw i32 %burst_time.0, 5
  %or70 = or i32 %and67, %shl68
  tail call void %75(ptr noundef %71, i32 noundef 2562, i32 noundef %or70) #15
  br label %sw.epilog72

sw.epilog72:                                      ; preds = %sw.bb49, %sw.bb30
  %device73 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %78 = ptrtoint ptr %device73 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %device73, align 4
  %80 = ptrtoint ptr %79 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %79, align 4
  %82 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %81, align 4
  %call77 = tail call i32 %83(ptr noundef %79, i32 noundef 2415) #15
  %or78 = or i32 %call77, 15
  %84 = ptrtoint ptr %device73 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %device73, align 4
  %86 = ptrtoint ptr %85 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %85, align 4
  %write_register81 = getelementptr inbounds %struct.cgs_ops, ptr %87, i32 0, i32 1
  %88 = ptrtoint ptr %write_register81 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %write_register81, align 4
  tail call void %89(ptr noundef %85, i32 noundef 2415, i32 noundef %or78) #15
  %90 = ptrtoint ptr %device73 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %device73, align 4
  %92 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %91, align 4
  %write_register85 = getelementptr inbounds %struct.cgs_ops, ptr %93, i32 0, i32 1
  %94 = ptrtoint ptr %write_register85 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %write_register85, align 4
  %96 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %93, align 4
  %call91 = tail call i32 %97(ptr noundef %91, i32 noundef 2554) #15
  %and92 = and i32 %call91, -256
  %or95 = or i32 %and92, %arb_dest
  tail call void %95(ptr noundef %91, i32 noundef 2554, i32 noundef %or95) #15
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog72, %sw.epilog.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %sw.epilog72 ], [ -22, %entry.cleanup_crit_edge ], [ -22, %sw.epilog.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_check_dpm_table_updated(ptr nocapture noundef readonly %hwmgr) unnamed_addr #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %cmp = icmp eq ptr %3, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %for.cond.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp1118.not = icmp eq i32 %5, 0
  br i1 %cmp1118.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.0119, 1
  %exitcond.not = icmp eq i32 %inc, %5
  br i1 %exitcond.not, label %for.cond.for.end_crit_edge, label %for.cond.for.body_crit_edge

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0119 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 4, i32 %i.0119
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx, align 4
  %value = getelementptr %struct.smu7_single_dpm_table, ptr %1, i32 0, i32 1, i32 %i.0119, i32 1
  %8 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp5.not = icmp eq i32 %7, %9
  br i1 %cmp5.not, label %for.cond, label %if.then6

if.then6:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %10 = ptrtoint ptr %need_update_smu7_dpm_table to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %need_update_smu7_dpm_table, align 4
  %or = or i32 %11, 1
  store i32 %or, ptr %need_update_smu7_dpm_table, align 4
  br label %for.end

for.end:                                          ; preds = %if.then6, %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %mclk_table = getelementptr inbounds %struct.smu7_dpm_table, ptr %1, i32 0, i32 1
  %12 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %mclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp11120.not = icmp eq i32 %13, 0
  br i1 %cmp11120.not, label %for.end.for.end28_crit_edge, label %for.end.for.body12_crit_edge

for.end.for.body12_crit_edge:                     ; preds = %for.end
  br label %for.body12

for.end.for.end28_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end28

for.cond8:                                        ; preds = %for.body12
  %inc27 = add nuw i32 %i.1121, 1
  %exitcond126.not = icmp eq i32 %inc27, %13
  br i1 %exitcond126.not, label %for.cond8.for.end28_crit_edge, label %for.cond8.for.body12_crit_edge

for.cond8.for.body12_crit_edge:                   ; preds = %for.cond8
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body12

for.cond8.for.end28_crit_edge:                    ; preds = %for.cond8
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end28

for.body12:                                       ; preds = %for.cond8.for.body12_crit_edge, %for.end.for.body12_crit_edge
  %i.1121 = phi i32 [ %inc27, %for.cond8.for.body12_crit_edge ], [ 0, %for.end.for.body12_crit_edge ]
  %arrayidx14 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 4, i32 %i.1121
  %14 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx14, align 4
  %value20 = getelementptr %struct.smu7_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 %i.1121, i32 1
  %16 = ptrtoint ptr %value20 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %value20, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %15, i32 %17)
  %cmp21.not = icmp eq i32 %15, %17
  br i1 %cmp21.not, label %for.cond8, label %if.then22

if.then22:                                        ; preds = %for.body12
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table23 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %18 = ptrtoint ptr %need_update_smu7_dpm_table23 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %need_update_smu7_dpm_table23, align 4
  %or24 = or i32 %19, 2
  store i32 %or24, ptr %need_update_smu7_dpm_table23, align 4
  br label %for.end28

for.end28:                                        ; preds = %if.then22, %for.cond8.for.end28_crit_edge, %for.end.for.end28_crit_edge
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 1
  %20 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %21, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %cmp31122.not = icmp eq i32 %23, 0
  br i1 %cmp31122.not, label %for.end28.for.end47_crit_edge, label %for.body32.lr.ph

for.end28.for.end47_crit_edge:                    ; preds = %for.end28
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end47

for.body32.lr.ph:                                 ; preds = %for.end28
  %entries35 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 3, i32 1
  br label %for.body32

for.cond29:                                       ; preds = %for.body32
  %inc46 = add nuw i32 %i.2123, 1
  %exitcond127.not = icmp eq i32 %inc46, %23
  br i1 %exitcond127.not, label %for.cond29.for.end47_crit_edge, label %for.cond29.for.body32_crit_edge

for.cond29.for.body32_crit_edge:                  ; preds = %for.cond29
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body32

for.cond29.for.end47_crit_edge:                   ; preds = %for.cond29
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end47

for.body32:                                       ; preds = %for.cond29.for.body32_crit_edge, %for.body32.lr.ph
  %i.2123 = phi i32 [ 0, %for.body32.lr.ph ], [ %inc46, %for.cond29.for.body32_crit_edge ]
  %vddc = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %21, i32 0, i32 1, i32 %i.2123, i32 5
  %24 = ptrtoint ptr %vddc to i32
  call void @__asan_load2_noabort(i32 %24)
  %25 = load i16, ptr %vddc, align 2
  %vddc37 = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries35, i32 0, i32 %i.2123, i32 5
  %26 = ptrtoint ptr %vddc37 to i32
  call void @__asan_load2_noabort(i32 %26)
  %27 = load i16, ptr %vddc37, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %25, i16 %27)
  %cmp39.not = icmp eq i16 %25, %27
  br i1 %cmp39.not, label %for.cond29, label %if.then41

if.then41:                                        ; preds = %for.body32
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table42 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %28 = ptrtoint ptr %need_update_smu7_dpm_table42 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %need_update_smu7_dpm_table42, align 4
  %or43 = or i32 %29, 18
  store i32 %or43, ptr %need_update_smu7_dpm_table42, align 4
  br label %cleanup

for.end47:                                        ; preds = %for.cond29.for.end47_crit_edge, %for.end28.for.end47_crit_edge
  %30 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %3, align 4
  %32 = ptrtoint ptr %31 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %31, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %cmp50124.not = icmp eq i32 %33, 0
  br i1 %cmp50124.not, label %for.end47.for.end69_crit_edge, label %for.body52.lr.ph

for.end47.for.end69_crit_edge:                    ; preds = %for.end47
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end69

for.body52.lr.ph:                                 ; preds = %for.end47
  %entries57 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 2, i32 1
  br label %for.body52

for.cond48:                                       ; preds = %for.body52
  %inc68 = add nuw i32 %i.3125, 1
  %exitcond128.not = icmp eq i32 %inc68, %33
  br i1 %exitcond128.not, label %for.cond48.for.end69_crit_edge, label %for.cond48.for.body52_crit_edge

for.cond48.for.body52_crit_edge:                  ; preds = %for.cond48
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body52

for.cond48.for.end69_crit_edge:                   ; preds = %for.cond48
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end69

for.body52:                                       ; preds = %for.cond48.for.body52_crit_edge, %for.body52.lr.ph
  %i.3125 = phi i32 [ 0, %for.body52.lr.ph ], [ %inc68, %for.cond48.for.body52_crit_edge ]
  %vddc55 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %31, i32 0, i32 1, i32 %i.3125, i32 5
  %34 = ptrtoint ptr %vddc55 to i32
  call void @__asan_load2_noabort(i32 %34)
  %35 = load i16, ptr %vddc55, align 2
  %vddc59 = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries57, i32 0, i32 %i.3125, i32 5
  %36 = ptrtoint ptr %vddc59 to i32
  call void @__asan_load2_noabort(i32 %36)
  %37 = load i16, ptr %vddc59, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %35, i16 %37)
  %cmp61.not = icmp eq i16 %35, %37
  br i1 %cmp61.not, label %for.cond48, label %if.then63

if.then63:                                        ; preds = %for.body52
  call void @__sanitizer_cov_trace_pc() #17
  %need_update_smu7_dpm_table64 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %38 = ptrtoint ptr %need_update_smu7_dpm_table64 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %need_update_smu7_dpm_table64, align 4
  %or65 = or i32 %39, 17
  store i32 %or65, ptr %need_update_smu7_dpm_table64, align 4
  br label %cleanup

for.end69:                                        ; preds = %for.cond48.for.end69_crit_edge, %for.end47.for.end69_crit_edge
  %need_update_smu7_dpm_table70 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 71
  %40 = ptrtoint ptr %need_update_smu7_dpm_table70 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %need_update_smu7_dpm_table70, align 4
  %and = and i32 %41, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.end69.cleanup_crit_edge, label %if.then71

for.end69.cleanup_crit_edge:                      ; preds = %for.end69
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then71:                                        ; preds = %for.end69
  call void @__sanitizer_cov_trace_pc() #17
  %and73 = and i32 %41, -20
  %or75 = or i32 %and73, 3
  %42 = ptrtoint ptr %need_update_smu7_dpm_table70 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %or75, ptr %need_update_smu7_dpm_table70, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then71, %for.end69.cleanup_crit_edge, %if.then63, %if.then41, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_odn_initial_default_setting(ptr nocapture noundef readonly %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %cmp = icmp eq ptr %3, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 1
  %6 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %golden_dpm_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1
  %8 = ptrtoint ptr %golden_dpm_table to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %golden_dpm_table, align 4
  %num_of_pl = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 3
  %10 = ptrtoint ptr %num_of_pl to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %num_of_pl, align 4
  %entries2 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 0, i32 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp61.not = icmp eq i32 %9, 0
  br i1 %cmp61.not, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.02 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %value = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 0, i32 1, i32 %i.02, i32 1
  %11 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %value, align 4
  %arrayidx9 = getelementptr %struct.phm_odn_performance_level, ptr %entries2, i32 %i.02
  %13 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %arrayidx9, align 4
  %enabled = getelementptr %struct.phm_odn_performance_level, ptr %entries2, i32 %i.02, i32 2
  %14 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 1, ptr %enabled, align 4
  %vddc = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.02, i32 5
  %15 = ptrtoint ptr %vddc to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %vddc, align 2
  %conv = zext i16 %16 to i32
  %vddc14 = getelementptr %struct.phm_odn_performance_level, ptr %entries2, i32 %i.02, i32 1
  %17 = ptrtoint ptr %vddc14 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %conv, ptr %vddc14, align 4
  %inc = add nuw i32 %i.02, 1
  %18 = ptrtoint ptr %golden_dpm_table to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %golden_dpm_table, align 4
  %cmp6 = icmp ult i32 %inc, %19
  br i1 %cmp6, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end.for.end_crit_edge
  %vdd_dependency_on_sclk = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 2
  %call = tail call i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef %5, ptr noundef %vdd_dependency_on_sclk) #15
  %mclk_table = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %20 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %mclk_table, align 4
  %num_of_pl17 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 3
  %22 = ptrtoint ptr %num_of_pl17 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %num_of_pl17, align 4
  %entries19 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 1, i32 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp253.not = icmp eq i32 %21, 0
  br i1 %cmp253.not, label %for.end.for.end45_crit_edge, label %for.end.for.body27_crit_edge

for.end.for.body27_crit_edge:                     ; preds = %for.end
  br label %for.body27

for.end.for.end45_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end45

for.body27:                                       ; preds = %for.body27.for.body27_crit_edge, %for.end.for.body27_crit_edge
  %i.14 = phi i32 [ %inc44, %for.body27.for.body27_crit_edge ], [ 0, %for.end.for.body27_crit_edge ]
  %value32 = getelementptr %struct.smu7_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 1, i32 %i.14, i32 1
  %23 = ptrtoint ptr %value32 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %value32, align 4
  %arrayidx33 = getelementptr %struct.phm_odn_performance_level, ptr %entries19, i32 %i.14
  %25 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx33, align 4
  %enabled36 = getelementptr %struct.phm_odn_performance_level, ptr %entries19, i32 %i.14, i32 2
  %26 = ptrtoint ptr %enabled36 to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 1, ptr %enabled36, align 4
  %vddc39 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %7, i32 0, i32 1, i32 %i.14, i32 5
  %27 = ptrtoint ptr %vddc39 to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %vddc39, align 2
  %conv40 = zext i16 %28 to i32
  %vddc42 = getelementptr %struct.phm_odn_performance_level, ptr %entries19, i32 %i.14, i32 1
  %29 = ptrtoint ptr %vddc42 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %conv40, ptr %vddc42, align 4
  %inc44 = add nuw i32 %i.14, 1
  %30 = ptrtoint ptr %mclk_table to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %mclk_table, align 4
  %cmp25 = icmp ult i32 %inc44, %31
  br i1 %cmp25, label %for.body27.for.body27_crit_edge, label %for.body27.for.end45_crit_edge

for.body27.for.end45_crit_edge:                   ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end45

for.body27.for.body27_crit_edge:                  ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body27

for.end45:                                        ; preds = %for.body27.for.end45_crit_edge, %for.end.for.end45_crit_edge
  %vdd_dependency_on_mclk = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 2, i32 3
  %call46 = tail call i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef %7, ptr noundef %vdd_dependency_on_mclk) #15
  br label %cleanup

cleanup:                                          ; preds = %for.end45, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_reset_single_dpm_table(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @phm_setup_pcie_table_entry(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc zeroext i16 @get_pcie_lane_support(i32 noundef %pcie_lane_width_cap, i16 noundef zeroext %ns_pcie_lanes) unnamed_addr #13 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %0 = zext i32 %pcie_lane_width_cap to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.527)
  switch i32 %pcie_lane_width_cap, label %for.body.preheader [
    i32 0, label %do.end
    i32 65536, label %entry.sw.epilog_crit_edge
    i32 131072, label %sw.bb2
    i32 262144, label %sw.bb3
    i32 524288, label %sw.bb4
    i32 1048576, label %sw.bb5
    i32 2097152, label %sw.bb6
    i32 4194304, label %sw.bb7
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body.preheader:                               ; preds = %entry
  %1 = zext i16 %ns_pcie_lanes to i64
  call void @__sanitizer_cov_trace_switch(i64 %1, ptr @__sancov_gen_cov_switch_values.528)
  switch i16 %ns_pcie_lanes, label %for.body.preheader.sw.epilog_crit_edge [
    i16 1, label %for.body.preheader.if.then_crit_edge
    i16 2, label %if.then.fold.split
    i16 4, label %if.then.fold.split82
    i16 8, label %if.then.fold.split83
    i16 12, label %if.then.fold.split84
    i16 16, label %if.then.fold.split85
    i16 32, label %if.then.fold.split86
  ]

for.body.preheader.if.then_crit_edge:             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

for.body.preheader.sw.epilog_crit_edge:           ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.232) #18
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb3:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb5:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb6:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

if.then.fold.split:                               ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then.fold.split82:                             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then.fold.split83:                             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then.fold.split84:                             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then.fold.split85:                             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then.fold.split86:                             ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then:                                          ; preds = %if.then.fold.split86, %if.then.fold.split85, %if.then.fold.split84, %if.then.fold.split83, %if.then.fold.split82, %if.then.fold.split, %for.body.preheader.if.then_crit_edge
  %cmp13 = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ true, %if.then.fold.split85 ], [ true, %if.then.fold.split84 ], [ true, %if.then.fold.split83 ], [ true, %if.then.fold.split82 ], [ true, %if.then.fold.split ]
  %exitcond.not = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ false, %if.then.fold.split85 ], [ false, %if.then.fold.split84 ], [ false, %if.then.fold.split83 ], [ false, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %exitcond.not.6 = phi i1 [ true, %for.body.preheader.if.then_crit_edge ], [ false, %if.then.fold.split86 ], [ false, %if.then.fold.split85 ], [ false, %if.then.fold.split84 ], [ false, %if.then.fold.split83 ], [ false, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %cmp13.1 = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ true, %if.then.fold.split85 ], [ true, %if.then.fold.split84 ], [ true, %if.then.fold.split83 ], [ true, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %cmp13.2 = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ true, %if.then.fold.split85 ], [ true, %if.then.fold.split84 ], [ true, %if.then.fold.split83 ], [ false, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %cmp13.3 = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ true, %if.then.fold.split85 ], [ true, %if.then.fold.split84 ], [ false, %if.then.fold.split83 ], [ false, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %cmp13.4 = phi i1 [ false, %for.body.preheader.if.then_crit_edge ], [ true, %if.then.fold.split86 ], [ true, %if.then.fold.split85 ], [ false, %if.then.fold.split84 ], [ false, %if.then.fold.split83 ], [ false, %if.then.fold.split82 ], [ false, %if.then.fold.split ]
  %i.076.lcssa = phi i32 [ 0, %for.body.preheader.if.then_crit_edge ], [ 6, %if.then.fold.split86 ], [ 5, %if.then.fold.split85 ], [ 4, %if.then.fold.split84 ], [ 3, %if.then.fold.split83 ], [ 2, %if.then.fold.split82 ], [ 1, %if.then.fold.split ]
  %shl = shl nuw nsw i32 65536, %i.076.lcssa
  %and = and i32 %shl, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.cond12, label %if.then.sw.epilog_crit_edge

if.then.sw.epilog_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.cond12:                                       ; preds = %if.then
  br i1 %cmp13, label %for.body15, label %for.cond12.for.cond24_crit_edge

for.cond12.for.cond24_crit_edge:                  ; preds = %for.cond12
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond24

for.body15:                                       ; preds = %for.cond12
  %j.0 = add nsw i32 %i.076.lcssa, -1
  %shl16 = shl i32 65536, %j.0
  %and17 = and i32 %shl16, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17)
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %for.cond12.1, label %for.body15.for.end.thread_crit_edge

for.body15.for.end.thread_crit_edge:              ; preds = %for.body15
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.cond12.1:                                     ; preds = %for.body15
  br i1 %cmp13.1, label %for.body15.1, label %for.cond12.1.for.cond24_crit_edge

for.cond12.1.for.cond24_crit_edge:                ; preds = %for.cond12.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond24

for.body15.1:                                     ; preds = %for.cond12.1
  %j.0.1 = add nsw i32 %i.076.lcssa, -2
  %shl16.1 = shl i32 65536, %j.0.1
  %and17.1 = and i32 %shl16.1, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.1)
  %tobool18.not.1 = icmp eq i32 %and17.1, 0
  br i1 %tobool18.not.1, label %for.cond12.2, label %for.body15.1.for.end.thread_crit_edge

for.body15.1.for.end.thread_crit_edge:            ; preds = %for.body15.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.cond12.2:                                     ; preds = %for.body15.1
  br i1 %cmp13.2, label %for.body15.2, label %for.cond12.2.for.cond24_crit_edge

for.cond12.2.for.cond24_crit_edge:                ; preds = %for.cond12.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond24

for.body15.2:                                     ; preds = %for.cond12.2
  %j.0.2 = add nsw i32 %i.076.lcssa, -3
  %shl16.2 = shl i32 65536, %j.0.2
  %and17.2 = and i32 %shl16.2, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.2)
  %tobool18.not.2 = icmp eq i32 %and17.2, 0
  br i1 %tobool18.not.2, label %for.cond12.3, label %for.body15.2.for.end.thread_crit_edge

for.body15.2.for.end.thread_crit_edge:            ; preds = %for.body15.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.cond12.3:                                     ; preds = %for.body15.2
  br i1 %cmp13.3, label %for.body15.3, label %for.cond12.3.for.cond24_crit_edge

for.cond12.3.for.cond24_crit_edge:                ; preds = %for.cond12.3
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond24

for.body15.3:                                     ; preds = %for.cond12.3
  %j.0.3 = add nsw i32 %i.076.lcssa, -4
  %shl16.3 = shl i32 65536, %j.0.3
  %and17.3 = and i32 %shl16.3, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.3)
  %tobool18.not.3 = icmp eq i32 %and17.3, 0
  br i1 %tobool18.not.3, label %for.cond12.4, label %for.body15.3.for.end.thread_crit_edge

for.body15.3.for.end.thread_crit_edge:            ; preds = %for.body15.3
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.cond12.4:                                     ; preds = %for.body15.3
  br i1 %cmp13.4, label %for.body15.4, label %for.cond12.4.for.cond24_crit_edge

for.cond12.4.for.cond24_crit_edge:                ; preds = %for.cond12.4
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond24

for.body15.4:                                     ; preds = %for.cond12.4
  %j.0.4 = add nsw i32 %i.076.lcssa, -5
  %shl16.4 = shl i32 65536, %j.0.4
  %and17.4 = and i32 %shl16.4, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.4)
  %tobool18.not.4 = icmp eq i32 %and17.4, 0
  br i1 %tobool18.not.4, label %for.cond12.5, label %for.body15.4.for.end.thread_crit_edge

for.body15.4.for.end.thread_crit_edge:            ; preds = %for.body15.4
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.cond12.5:                                     ; preds = %for.body15.4
  br i1 %exitcond.not, label %for.body15.5, label %for.cond12.5.for.body27_crit_edge

for.cond12.5.for.body27_crit_edge:                ; preds = %for.cond12.5
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body27

for.body15.5:                                     ; preds = %for.cond12.5
  %j.0.5 = add nsw i32 %i.076.lcssa, -6
  %shl16.5 = shl i32 65536, %j.0.5
  %and17.5 = and i32 %shl16.5, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.5)
  %tobool18.not.5 = icmp eq i32 %and17.5, 0
  br i1 %tobool18.not.5, label %for.body15.5.sw.epilog_crit_edge, label %for.body15.5.for.end.thread_crit_edge

for.body15.5.for.end.thread_crit_edge:            ; preds = %for.body15.5
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.thread

for.body15.5.sw.epilog_crit_edge:                 ; preds = %for.body15.5
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.end.thread:                                   ; preds = %for.body15.5.for.end.thread_crit_edge, %for.body15.4.for.end.thread_crit_edge, %for.body15.3.for.end.thread_crit_edge, %for.body15.2.for.end.thread_crit_edge, %for.body15.1.for.end.thread_crit_edge, %for.body15.for.end.thread_crit_edge
  %j.0.lcssa = phi i32 [ %j.0, %for.body15.for.end.thread_crit_edge ], [ %j.0.1, %for.body15.1.for.end.thread_crit_edge ], [ %j.0.2, %for.body15.2.for.end.thread_crit_edge ], [ %j.0.3, %for.body15.3.for.end.thread_crit_edge ], [ %j.0.4, %for.body15.4.for.end.thread_crit_edge ], [ %j.0.5, %for.body15.5.for.end.thread_crit_edge ]
  %arrayidx20 = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.0.lcssa
  %2 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %arrayidx20, align 2
  br label %sw.epilog

for.cond24:                                       ; preds = %for.cond12.4.for.cond24_crit_edge, %for.cond12.3.for.cond24_crit_edge, %for.cond12.2.for.cond24_crit_edge, %for.cond12.1.for.cond24_crit_edge, %for.cond12.for.cond24_crit_edge
  br i1 %exitcond.not, label %for.cond24.sw.epilog_crit_edge, label %for.cond24.for.body27_crit_edge

for.cond24.for.body27_crit_edge:                  ; preds = %for.cond24
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body27

for.cond24.sw.epilog_crit_edge:                   ; preds = %for.cond24
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27:                                       ; preds = %for.cond24.for.body27_crit_edge, %for.cond12.5.for.body27_crit_edge
  %j.1 = add nuw nsw i32 %i.076.lcssa, 1
  %shl28 = shl i32 131072, %i.076.lcssa
  %and29 = and i32 %shl28, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29)
  %tobool30.not = icmp eq i32 %and29, 0
  br i1 %tobool30.not, label %for.cond24.1, label %for.body27.for.end35.thread_crit_edge

for.body27.for.end35.thread_crit_edge:            ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.1:                                     ; preds = %for.body27
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %j.1)
  %exitcond.not.1 = icmp eq i32 %j.1, 6
  br i1 %exitcond.not.1, label %for.cond24.1.sw.epilog_crit_edge, label %for.body27.1

for.cond24.1.sw.epilog_crit_edge:                 ; preds = %for.cond24.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.1:                                     ; preds = %for.cond24.1
  %j.1.1 = add nuw nsw i32 %i.076.lcssa, 2
  %shl28.1 = shl i32 262144, %i.076.lcssa
  %and29.1 = and i32 %shl28.1, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.1)
  %tobool30.not.1 = icmp eq i32 %and29.1, 0
  br i1 %tobool30.not.1, label %for.cond24.2, label %for.body27.1.for.end35.thread_crit_edge

for.body27.1.for.end35.thread_crit_edge:          ; preds = %for.body27.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.2:                                     ; preds = %for.body27.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %j.1.1)
  %exitcond.not.2 = icmp eq i32 %j.1.1, 6
  br i1 %exitcond.not.2, label %for.cond24.2.sw.epilog_crit_edge, label %for.body27.2

for.cond24.2.sw.epilog_crit_edge:                 ; preds = %for.cond24.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.2:                                     ; preds = %for.cond24.2
  %j.1.2 = add nuw nsw i32 %i.076.lcssa, 3
  %shl28.2 = shl i32 524288, %i.076.lcssa
  %and29.2 = and i32 %shl28.2, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.2)
  %tobool30.not.2 = icmp eq i32 %and29.2, 0
  br i1 %tobool30.not.2, label %for.cond24.3, label %for.body27.2.for.end35.thread_crit_edge

for.body27.2.for.end35.thread_crit_edge:          ; preds = %for.body27.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.3:                                     ; preds = %for.body27.2
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %j.1.2)
  %exitcond.not.3 = icmp eq i32 %j.1.2, 6
  br i1 %exitcond.not.3, label %for.cond24.3.sw.epilog_crit_edge, label %for.body27.3

for.cond24.3.sw.epilog_crit_edge:                 ; preds = %for.cond24.3
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.3:                                     ; preds = %for.cond24.3
  %j.1.3 = add nuw nsw i32 %i.076.lcssa, 4
  %shl28.3 = shl i32 1048576, %i.076.lcssa
  %and29.3 = and i32 %shl28.3, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.3)
  %tobool30.not.3 = icmp eq i32 %and29.3, 0
  br i1 %tobool30.not.3, label %for.cond24.4, label %for.body27.3.for.end35.thread_crit_edge

for.body27.3.for.end35.thread_crit_edge:          ; preds = %for.body27.3
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.4:                                     ; preds = %for.body27.3
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %j.1.3)
  %exitcond.not.4 = icmp eq i32 %j.1.3, 6
  br i1 %exitcond.not.4, label %for.cond24.4.sw.epilog_crit_edge, label %for.body27.4

for.cond24.4.sw.epilog_crit_edge:                 ; preds = %for.cond24.4
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.4:                                     ; preds = %for.cond24.4
  %j.1.4 = add nuw nsw i32 %i.076.lcssa, 5
  %shl28.4 = shl i32 2097152, %i.076.lcssa
  %and29.4 = and i32 %shl28.4, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.4)
  %tobool30.not.4 = icmp eq i32 %and29.4, 0
  br i1 %tobool30.not.4, label %for.cond24.5, label %for.body27.4.for.end35.thread_crit_edge

for.body27.4.for.end35.thread_crit_edge:          ; preds = %for.body27.4
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.5:                                     ; preds = %for.body27.4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %j.1.4)
  %exitcond.not.5 = icmp eq i32 %j.1.4, 6
  br i1 %exitcond.not.5, label %for.cond24.5.sw.epilog_crit_edge, label %for.body27.5

for.cond24.5.sw.epilog_crit_edge:                 ; preds = %for.cond24.5
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.5:                                     ; preds = %for.cond24.5
  %j.1.5 = add nuw nsw i32 %i.076.lcssa, 6
  %shl28.5 = shl i32 4194304, %i.076.lcssa
  %and29.5 = and i32 %shl28.5, %pcie_lane_width_cap
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29.5)
  %tobool30.not.5 = icmp eq i32 %and29.5, 0
  br i1 %tobool30.not.5, label %for.cond24.6, label %for.body27.5.for.end35.thread_crit_edge

for.body27.5.for.end35.thread_crit_edge:          ; preds = %for.body27.5
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end35.thread

for.cond24.6:                                     ; preds = %for.body27.5
  br i1 %exitcond.not.6, label %for.cond24.6.sw.epilog_crit_edge, label %for.body27.6

for.cond24.6.sw.epilog_crit_edge:                 ; preds = %for.cond24.6
  call void @__sanitizer_cov_trace_pc() #17
  br label %sw.epilog

for.body27.6:                                     ; preds = %for.cond24.6
  call void @__sanitizer_cov_trace_pc() #17
  %j.1.6 = add nuw nsw i32 %i.076.lcssa, 7
  br label %for.end35.thread

for.end35.thread:                                 ; preds = %for.body27.6, %for.body27.5.for.end35.thread_crit_edge, %for.body27.4.for.end35.thread_crit_edge, %for.body27.3.for.end35.thread_crit_edge, %for.body27.2.for.end35.thread_crit_edge, %for.body27.1.for.end35.thread_crit_edge, %for.body27.for.end35.thread_crit_edge
  %j.1.lcssa = phi i32 [ %j.1, %for.body27.for.end35.thread_crit_edge ], [ %j.1.1, %for.body27.1.for.end35.thread_crit_edge ], [ %j.1.2, %for.body27.2.for.end35.thread_crit_edge ], [ %j.1.3, %for.body27.3.for.end35.thread_crit_edge ], [ %j.1.4, %for.body27.4.for.end35.thread_crit_edge ], [ %j.1.5, %for.body27.5.for.end35.thread_crit_edge ], [ %j.1.6, %for.body27.6 ]
  %arrayidx32 = getelementptr [7 x i16], ptr @__const.get_pcie_lane_support.pcie_lanes, i32 0, i32 %j.1.lcssa
  %4 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %arrayidx32, align 2
  br label %sw.epilog

sw.epilog:                                        ; preds = %for.end35.thread, %for.cond24.6.sw.epilog_crit_edge, %for.cond24.5.sw.epilog_crit_edge, %for.cond24.4.sw.epilog_crit_edge, %for.cond24.3.sw.epilog_crit_edge, %for.cond24.2.sw.epilog_crit_edge, %for.cond24.1.sw.epilog_crit_edge, %for.cond24.sw.epilog_crit_edge, %for.end.thread, %for.body15.5.sw.epilog_crit_edge, %if.then.sw.epilog_crit_edge, %sw.bb7, %sw.bb6, %sw.bb5, %sw.bb4, %sw.bb3, %sw.bb2, %do.end, %for.body.preheader.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  %new_pcie_lanes.2 = phi i16 [ %ns_pcie_lanes, %if.then.sw.epilog_crit_edge ], [ 32, %sw.bb7 ], [ 16, %sw.bb6 ], [ 12, %sw.bb5 ], [ 8, %sw.bb4 ], [ 4, %sw.bb3 ], [ 2, %sw.bb2 ], [ %ns_pcie_lanes, %do.end ], [ 1, %entry.sw.epilog_crit_edge ], [ %3, %for.end.thread ], [ %5, %for.end35.thread ], [ %ns_pcie_lanes, %for.body.preheader.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.body15.5.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.6.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.5.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.4.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.3.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.2.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.1.sw.epilog_crit_edge ], [ %ns_pcie_lanes, %for.cond24.sw.epilog_crit_edge ]
  ret i16 %new_pcie_lanes.2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_update_smc_table(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @atomctrl_get_voltage_range(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_get_offsetof(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_set_dpm_event_sources(ptr nocapture noundef readonly %hwmgr, i32 noundef %sources) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %sources to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.529)
  switch i32 %sources, label %do.end [
    i32 0, label %entry.if.else_crit_edge
    i32 1, label %entry.if.then_crit_edge
    i32 2, label %sw.bb2
    i32 3, label %sw.bb3
  ]

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.else

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.261) #18
  br label %if.else

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

sw.bb3:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.then

if.then:                                          ; preds = %sw.bb3, %sw.bb2, %entry.if.then_crit_edge
  %src.0.ph = phi i32 [ 1, %sw.bb2 ], [ 4, %sw.bb3 ], [ 2, %entry.if.then_crit_edge ]
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %1 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %device, align 4
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %2, align 4
  %write_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %write_ind_register to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %write_ind_register, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %4, i32 0, i32 2
  %7 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %read_ind_register, align 4
  %call8 = tail call i32 %8(ptr noundef %2, i32 noundef 1, i32 noundef -1070596092) #15
  %and = and i32 %call8, -8
  %or = or i32 %and, %src.0.ph
  tail call void %6(ptr noundef %2, i32 noundef 1, i32 noundef -1070596092, i32 noundef %or) #15
  %9 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %device, align 4
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %10, align 4
  %write_ind_register12 = getelementptr inbounds %struct.cgs_ops, ptr %12, i32 0, i32 3
  %13 = ptrtoint ptr %write_ind_register12 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %write_ind_register12, align 4
  %read_ind_register16 = getelementptr inbounds %struct.cgs_ops, ptr %12, i32 0, i32 2
  %15 = ptrtoint ptr %read_ind_register16 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %read_ind_register16, align 4
  %call18 = tail call i32 %16(ptr noundef %10, i32 noundef 1, i32 noundef -1071644672) #15
  %and19 = and i32 %call18, -5
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %17 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %platform_descriptor, align 4
  %and1.i = lshr i32 %18, 2
  %19 = and i32 %and1.i, 4
  %20 = or i32 %19, %and19
  %or23 = xor i32 %20, 4
  tail call void %14(ptr noundef %10, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or23) #15
  br label %if.end

if.else:                                          ; preds = %do.end, %entry.if.else_crit_edge
  %device24 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %21 = ptrtoint ptr %device24 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %device24, align 4
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %22, align 4
  %write_ind_register26 = getelementptr inbounds %struct.cgs_ops, ptr %24, i32 0, i32 3
  %25 = ptrtoint ptr %write_ind_register26 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %write_ind_register26, align 4
  %read_ind_register30 = getelementptr inbounds %struct.cgs_ops, ptr %24, i32 0, i32 2
  %27 = ptrtoint ptr %read_ind_register30 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %read_ind_register30, align 4
  %call32 = tail call i32 %28(ptr noundef %22, i32 noundef 1, i32 noundef -1071644672) #15
  %or34 = or i32 %call32, 4
  tail call void %26(ptr noundef %22, i32 noundef 1, i32 noundef -1071644672, i32 noundef %or34) #15
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_disable_power_containment(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_disable_smc_cac(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_disable_didt_config(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_stop_smc(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @smu_atom_get_data_table(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #12

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i8 @decode_pcie_lane_width(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_get_pp_table_entry_v0(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %vddci_dependency_on_mclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 1
  %2 = ptrtoint ptr %vddci_dependency_on_mclk to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %vddci_dependency_on_mclk, align 4
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 11
  %4 = ptrtoint ptr %hardware to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 538116871, ptr %hardware, align 4
  %call = tail call i32 @pp_tables_get_entry(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state, ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v0) #15
  %cmp.not = icmp eq ptr %3, null
  br i1 %cmp.not, label %entry.if.end34_crit_edge, label %land.lhs.true

entry.if.end34_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

land.lhs.true:                                    ; preds = %entry
  %5 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %6)
  %cmp3 = icmp eq i32 %6, 1
  br i1 %cmp3, label %if.then, label %land.lhs.true.if.end34_crit_edge

land.lhs.true.if.end34_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

if.then:                                          ; preds = %land.lhs.true
  %entries = getelementptr inbounds %struct.phm_clock_voltage_dependency_table, ptr %3, i32 0, i32 1
  %7 = ptrtoint ptr %entries to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %entries, align 4
  %mclk_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 5
  %9 = ptrtoint ptr %mclk_bootup_value to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %mclk_bootup_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %8, i32 %10)
  %cmp4.not = icmp eq i32 %8, %10
  br i1 %cmp4.not, label %if.then.if.end10_crit_edge, label %do.body

if.then.if.end10_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

do.body:                                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug346, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_get_pp_table_entry_v0, %if.then9)) #15
          to label %if.end10 [label %if.then9], !srcloc !830

if.then9:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug346, ptr noundef nonnull @.str.321) #15
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %do.body, %if.then.if.end10_crit_edge
  %v = getelementptr inbounds %struct.phm_clock_voltage_dependency_table, ptr %3, i32 2
  %11 = ptrtoint ptr %v to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %v, align 4
  %vddci_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 2
  %13 = ptrtoint ptr %vddci_bootup_value to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %vddci_bootup_value, align 4
  %conv = zext i16 %14 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %12, i32 %conv)
  %cmp14.not = icmp eq i32 %12, %conv
  br i1 %cmp14.not, label %if.end10.if.end34_crit_edge, label %do.body17

if.end10.if.end34_crit_edge:                      ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

do.body17:                                        ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug347, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_get_pp_table_entry_v0, %if.then29)) #15
          to label %if.end34 [label %if.then29], !srcloc !830

if.then29:                                        ; preds = %do.body17
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug347, ptr noundef nonnull @.str.323) #15
  br label %if.end34

if.end34:                                         ; preds = %if.then29, %do.body17, %if.end10.if.end34_crit_edge, %land.lhs.true.if.end34_crit_edge, %entry.if.end34_crit_edge
  %disallowOnDC = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 4, i32 1
  %15 = ptrtoint ptr %disallowOnDC to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %disallowOnDC, align 1, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool35.not = icmp eq i8 %16, 0
  br i1 %tobool35.not, label %if.then36, label %if.end34.if.end37_crit_edge

if.end34.if.end37_crit_edge:                      ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end37

if.then36:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  %dc_compatible = getelementptr inbounds %struct.smu7_power_state, ptr %hardware, i32 0, i32 5
  %17 = ptrtoint ptr %dc_compatible to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 1, ptr %dc_compatible, align 2
  br label %if.end37

if.end37:                                         ; preds = %if.then36, %if.end34.if.end37_crit_edge
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 3
  %flags = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 3, i32 1
  %18 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %flags, align 4
  %and = and i32 %19, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool38.not = icmp eq i32 %and, 0
  br i1 %tobool38.not, label %if.end37.if.end41_crit_edge, label %if.then39

if.end37.if.end41_crit_edge:                      ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end41

if.then39:                                        ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_gen = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 4
  %20 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_load2_noabort(i32 %20)
  %21 = load i16, ptr %pcie_gen, align 4
  %acpi_pcie_gen = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 16
  %22 = ptrtoint ptr %acpi_pcie_gen to i32
  call void @__asan_store2_noabort(i32 %22)
  store i16 %21, ptr %acpi_pcie_gen, align 4
  br label %if.end41

if.end41:                                         ; preds = %if.then39, %if.end37.if.end41_crit_edge
  %uvd_clocks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10
  %23 = ptrtoint ptr %uvd_clocks to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %uvd_clocks, align 4
  %uvd_clks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1
  %25 = ptrtoint ptr %uvd_clks to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %uvd_clks, align 4
  %DCLK = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10, i32 1
  %26 = ptrtoint ptr %DCLK to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %DCLK, align 4
  %dclk = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 1
  %28 = ptrtoint ptr %dclk to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %dclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool44.not = icmp eq i32 %call, 0
  br i1 %tobool44.not, label %if.then45, label %if.end41.if.end181_crit_edge

if.end41.if.end181_crit_edge:                     ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

if.then45:                                        ; preds = %if.end41
  %29 = ptrtoint ptr %classification to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %classification, align 4
  %31 = zext i32 %30 to i64
  call void @__sanitizer_cov_trace_switch(i64 %31, ptr @__sancov_gen_cov_switch_values.530)
  switch i32 %30, label %if.then45.if.end181_crit_edge [
    i32 5, label %sw.bb
    i32 1, label %sw.bb109
  ]

if.then45.if.end181_crit_edge:                    ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

sw.bb:                                            ; preds = %if.then45
  %use_pcie_performance_levels = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 80
  %32 = ptrtoint ptr %use_pcie_performance_levels to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 1, ptr %use_pcie_performance_levels, align 4
  %performance_level_count = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3
  %33 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %34)
  %cmp4811.not = icmp eq i16 %34, 0
  br i1 %cmp4811.not, label %sw.bb.if.end181_crit_edge, label %for.body.lr.ph

sw.bb.if.end181_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.body.lr.ph:                                   ; preds = %sw.bb
  %pcie_gen_performance = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 76
  %performance_levels51 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3, i32 2
  %min = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 76, i32 1
  %pcie_lane_performance = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 77
  %min94 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 77, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.012 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %35 = ptrtoint ptr %pcie_gen_performance to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %pcie_gen_performance, align 4
  %pcie_gen53 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels51, i32 0, i32 %i.012, i32 2
  %37 = ptrtoint ptr %pcie_gen53 to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %pcie_gen53, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %36, i16 %38)
  %cmp55 = icmp ult i16 %36, %38
  br i1 %cmp55, label %if.then57, label %for.body.if.end63_crit_edge

for.body.if.end63_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end63

if.then57:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %39 = ptrtoint ptr %pcie_gen_performance to i32
  call void @__asan_store2_noabort(i32 %39)
  store i16 %38, ptr %pcie_gen_performance, align 4
  br label %if.end63

if.end63:                                         ; preds = %if.then57, %for.body.if.end63_crit_edge
  %40 = ptrtoint ptr %min to i32
  call void @__asan_load2_noabort(i32 %40)
  %41 = load i16, ptr %min, align 2
  %42 = ptrtoint ptr %pcie_gen53 to i32
  call void @__asan_load2_noabort(i32 %42)
  %43 = load i16, ptr %pcie_gen53, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %41, i16 %43)
  %cmp70 = icmp ugt i16 %41, %43
  br i1 %cmp70, label %if.then72, label %if.end63.if.end78_crit_edge

if.end63.if.end78_crit_edge:                      ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78

if.then72:                                        ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  %44 = ptrtoint ptr %min to i32
  call void @__asan_store2_noabort(i32 %44)
  store i16 %43, ptr %min, align 2
  br label %if.end78

if.end78:                                         ; preds = %if.then72, %if.end63.if.end78_crit_edge
  %45 = ptrtoint ptr %pcie_lane_performance to i32
  call void @__asan_load2_noabort(i32 %45)
  %46 = load i16, ptr %pcie_lane_performance, align 4
  %pcie_lane = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels51, i32 0, i32 %i.012, i32 3
  %47 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_load2_noabort(i32 %47)
  %48 = load i16, ptr %pcie_lane, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %46, i16 %48)
  %cmp84 = icmp ult i16 %46, %48
  br i1 %cmp84, label %if.then86, label %if.end78.if.end92_crit_edge

if.end78.if.end92_crit_edge:                      ; preds = %if.end78
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end92

if.then86:                                        ; preds = %if.end78
  call void @__sanitizer_cov_trace_pc() #17
  %49 = ptrtoint ptr %pcie_lane_performance to i32
  call void @__asan_store2_noabort(i32 %49)
  store i16 %48, ptr %pcie_lane_performance, align 4
  br label %if.end92

if.end92:                                         ; preds = %if.then86, %if.end78.if.end92_crit_edge
  %50 = ptrtoint ptr %min94 to i32
  call void @__asan_load2_noabort(i32 %50)
  %51 = load i16, ptr %min94, align 2
  %52 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_load2_noabort(i32 %52)
  %53 = load i16, ptr %pcie_lane, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %51, i16 %53)
  %cmp100 = icmp ugt i16 %51, %53
  br i1 %cmp100, label %if.then102, label %if.end92.for.inc_crit_edge

if.end92.for.inc_crit_edge:                       ; preds = %if.end92
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then102:                                       ; preds = %if.end92
  call void @__sanitizer_cov_trace_pc() #17
  %54 = ptrtoint ptr %min94 to i32
  call void @__asan_store2_noabort(i32 %54)
  store i16 %53, ptr %min94, align 2
  br label %for.inc

for.inc:                                          ; preds = %if.then102, %if.end92.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.012, 1
  %55 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %55)
  %56 = load i16, ptr %performance_level_count, align 4
  %conv47 = zext i16 %56 to i32
  %cmp48 = icmp ult i32 %inc, %conv47
  br i1 %cmp48, label %for.inc.for.body_crit_edge, label %for.inc.if.end181_crit_edge

for.inc.if.end181_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

sw.bb109:                                         ; preds = %if.then45
  %use_pcie_power_saving_levels = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 81
  %57 = ptrtoint ptr %use_pcie_power_saving_levels to i32
  call void @__asan_store1_noabort(i32 %57)
  store i8 1, ptr %use_pcie_power_saving_levels, align 1
  %performance_level_count111 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3
  %58 = ptrtoint ptr %performance_level_count111 to i32
  call void @__asan_load2_noabort(i32 %58)
  %59 = load i16, ptr %performance_level_count111, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %59)
  %cmp1138.not = icmp eq i16 %59, 0
  br i1 %cmp1138.not, label %sw.bb109.if.end181_crit_edge, label %for.body115.lr.ph

sw.bb109.if.end181_crit_edge:                     ; preds = %sw.bb109
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.body115.lr.ph:                                ; preds = %sw.bb109
  %pcie_gen_power_saving = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 78
  %performance_levels118 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3, i32 2
  %min132 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 78, i32 1
  %pcie_lane_power_saving = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 79
  %min163 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 79, i32 1
  br label %for.body115

for.body115:                                      ; preds = %for.inc178.for.body115_crit_edge, %for.body115.lr.ph
  %i.19 = phi i32 [ 0, %for.body115.lr.ph ], [ %inc179, %for.inc178.for.body115_crit_edge ]
  %60 = ptrtoint ptr %pcie_gen_power_saving to i32
  call void @__asan_load2_noabort(i32 %60)
  %61 = load i16, ptr %pcie_gen_power_saving, align 4
  %pcie_gen120 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels118, i32 0, i32 %i.19, i32 2
  %62 = ptrtoint ptr %pcie_gen120 to i32
  call void @__asan_load2_noabort(i32 %62)
  %63 = load i16, ptr %pcie_gen120, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %61, i16 %63)
  %cmp122 = icmp ult i16 %61, %63
  br i1 %cmp122, label %if.then124, label %for.body115.if.end130_crit_edge

for.body115.if.end130_crit_edge:                  ; preds = %for.body115
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end130

if.then124:                                       ; preds = %for.body115
  call void @__sanitizer_cov_trace_pc() #17
  %64 = ptrtoint ptr %pcie_gen_power_saving to i32
  call void @__asan_store2_noabort(i32 %64)
  store i16 %63, ptr %pcie_gen_power_saving, align 4
  br label %if.end130

if.end130:                                        ; preds = %if.then124, %for.body115.if.end130_crit_edge
  %65 = ptrtoint ptr %min132 to i32
  call void @__asan_load2_noabort(i32 %65)
  %66 = load i16, ptr %min132, align 2
  %67 = ptrtoint ptr %pcie_gen120 to i32
  call void @__asan_load2_noabort(i32 %67)
  %68 = load i16, ptr %pcie_gen120, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %66, i16 %68)
  %cmp138 = icmp ugt i16 %66, %68
  br i1 %cmp138, label %if.then140, label %if.end130.if.end146_crit_edge

if.end130.if.end146_crit_edge:                    ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end146

if.then140:                                       ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #17
  %69 = ptrtoint ptr %min132 to i32
  call void @__asan_store2_noabort(i32 %69)
  store i16 %68, ptr %min132, align 2
  br label %if.end146

if.end146:                                        ; preds = %if.then140, %if.end130.if.end146_crit_edge
  %70 = ptrtoint ptr %pcie_lane_power_saving to i32
  call void @__asan_load2_noabort(i32 %70)
  %71 = load i16, ptr %pcie_lane_power_saving, align 4
  %pcie_lane151 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels118, i32 0, i32 %i.19, i32 3
  %72 = ptrtoint ptr %pcie_lane151 to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %pcie_lane151, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %71, i16 %73)
  %cmp153 = icmp ult i16 %71, %73
  br i1 %cmp153, label %if.then155, label %if.end146.if.end161_crit_edge

if.end146.if.end161_crit_edge:                    ; preds = %if.end146
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end161

if.then155:                                       ; preds = %if.end146
  call void @__sanitizer_cov_trace_pc() #17
  %74 = ptrtoint ptr %pcie_lane_power_saving to i32
  call void @__asan_store2_noabort(i32 %74)
  store i16 %73, ptr %pcie_lane_power_saving, align 4
  br label %if.end161

if.end161:                                        ; preds = %if.then155, %if.end146.if.end161_crit_edge
  %75 = ptrtoint ptr %min163 to i32
  call void @__asan_load2_noabort(i32 %75)
  %76 = load i16, ptr %min163, align 2
  %77 = ptrtoint ptr %pcie_lane151 to i32
  call void @__asan_load2_noabort(i32 %77)
  %78 = load i16, ptr %pcie_lane151, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %76, i16 %78)
  %cmp169 = icmp ugt i16 %76, %78
  br i1 %cmp169, label %if.then171, label %if.end161.for.inc178_crit_edge

if.end161.for.inc178_crit_edge:                   ; preds = %if.end161
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc178

if.then171:                                       ; preds = %if.end161
  call void @__sanitizer_cov_trace_pc() #17
  %79 = ptrtoint ptr %min163 to i32
  call void @__asan_store2_noabort(i32 %79)
  store i16 %78, ptr %min163, align 2
  br label %for.inc178

for.inc178:                                       ; preds = %if.then171, %if.end161.for.inc178_crit_edge
  %inc179 = add nuw nsw i32 %i.19, 1
  %80 = ptrtoint ptr %performance_level_count111 to i32
  call void @__asan_load2_noabort(i32 %80)
  %81 = load i16, ptr %performance_level_count111, align 4
  %conv112 = zext i16 %81 to i32
  %cmp113 = icmp ult i32 %inc179, %conv112
  br i1 %cmp113, label %for.inc178.for.body115_crit_edge, label %for.inc178.if.end181_crit_edge

for.inc178.if.end181_crit_edge:                   ; preds = %for.inc178
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.inc178.for.body115_crit_edge:                 ; preds = %for.inc178
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body115

if.end181:                                        ; preds = %for.inc178.if.end181_crit_edge, %sw.bb109.if.end181_crit_edge, %for.inc.if.end181_crit_edge, %sw.bb.if.end181_crit_edge, %if.then45.if.end181_crit_edge, %if.end41.if.end181_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_get_pp_table_entry_v1(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v1_information, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 11
  %6 = ptrtoint ptr %hardware to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 538116871, ptr %hardware, align 4
  %call = tail call i32 @get_powerplay_table_entry_v1_0(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state, ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v1) #15
  %cmp.not = icmp eq ptr %5, null
  br i1 %cmp.not, label %entry.if.end34_crit_edge, label %land.lhs.true

entry.if.end34_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

land.lhs.true:                                    ; preds = %entry
  %7 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %8)
  %cmp2 = icmp eq i32 %8, 1
  br i1 %cmp2, label %if.then, label %land.lhs.true.if.end34_crit_edge

land.lhs.true.if.end34_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

if.then:                                          ; preds = %land.lhs.true
  %entries = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1
  %9 = ptrtoint ptr %entries to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %entries, align 4
  %mclk_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 5
  %11 = ptrtoint ptr %mclk_bootup_value to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %mclk_bootup_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %10, i32 %12)
  %cmp3.not = icmp eq i32 %10, %12
  br i1 %cmp3.not, label %if.then.if.end9_crit_edge, label %do.body

if.then.if.end9_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end9

do.body:                                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug344, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_get_pp_table_entry_v1, %if.then8)) #15
          to label %if.end9 [label %if.then8], !srcloc !830

if.then8:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug344, ptr noundef nonnull @.str.321) #15
  br label %if.end9

if.end9:                                          ; preds = %if.then8, %do.body, %if.then.if.end9_crit_edge
  %vddci = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_record, ptr %entries, i32 0, i32 7
  %13 = ptrtoint ptr %vddci to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %vddci, align 2
  %vddci_bootup_value = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 31, i32 2
  %15 = ptrtoint ptr %vddci_bootup_value to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %vddci_bootup_value, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %14, i16 %16)
  %cmp14.not = icmp eq i16 %14, %16
  br i1 %cmp14.not, label %if.end9.if.end34_crit_edge, label %do.body17

if.end9.if.end34_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end34

do.body17:                                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug345, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_get_pp_table_entry_v1, %if.then29)) #15
          to label %if.end34 [label %if.then29], !srcloc !830

if.then29:                                        ; preds = %do.body17
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug345, ptr noundef nonnull @.str.323) #15
  br label %if.end34

if.end34:                                         ; preds = %if.then29, %do.body17, %if.end9.if.end34_crit_edge, %land.lhs.true.if.end34_crit_edge, %entry.if.end34_crit_edge
  %disallowOnDC = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 4, i32 1
  %17 = ptrtoint ptr %disallowOnDC to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %disallowOnDC, align 1, !range !823
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool35.not = icmp eq i8 %18, 0
  br i1 %tobool35.not, label %if.then36, label %if.end34.if.end37_crit_edge

if.end34.if.end37_crit_edge:                      ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end37

if.then36:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  %dc_compatible = getelementptr inbounds %struct.smu7_power_state, ptr %hardware, i32 0, i32 5
  %19 = ptrtoint ptr %dc_compatible to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 1, ptr %dc_compatible, align 2
  br label %if.end37

if.end37:                                         ; preds = %if.then36, %if.end34.if.end37_crit_edge
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 3
  %flags = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 3, i32 1
  %20 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %flags, align 4
  %and = and i32 %21, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool38.not = icmp eq i32 %and, 0
  br i1 %tobool38.not, label %if.end37.if.end41_crit_edge, label %if.then39

if.end37.if.end41_crit_edge:                      ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end41

if.then39:                                        ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #17
  %pcie_gen = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 4
  %22 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_load2_noabort(i32 %22)
  %23 = load i16, ptr %pcie_gen, align 4
  %acpi_pcie_gen = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 16
  %24 = ptrtoint ptr %acpi_pcie_gen to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 %23, ptr %acpi_pcie_gen, align 4
  br label %if.end41

if.end41:                                         ; preds = %if.then39, %if.end37.if.end41_crit_edge
  %uvd_clocks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10
  %25 = ptrtoint ptr %uvd_clocks to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %uvd_clocks, align 4
  %uvd_clks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1
  %27 = ptrtoint ptr %uvd_clks to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %uvd_clks, align 4
  %DCLK = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10, i32 1
  %28 = ptrtoint ptr %DCLK to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %DCLK, align 4
  %dclk = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 1
  %30 = ptrtoint ptr %dclk to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %29, ptr %dclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool44.not = icmp eq i32 %call, 0
  br i1 %tobool44.not, label %if.then45, label %if.end41.if.end181_crit_edge

if.end41.if.end181_crit_edge:                     ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

if.then45:                                        ; preds = %if.end41
  %31 = ptrtoint ptr %classification to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %classification, align 4
  %33 = zext i32 %32 to i64
  call void @__sanitizer_cov_trace_switch(i64 %33, ptr @__sancov_gen_cov_switch_values.531)
  switch i32 %32, label %if.then45.if.end181_crit_edge [
    i32 5, label %sw.bb
    i32 1, label %sw.bb109
  ]

if.then45.if.end181_crit_edge:                    ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

sw.bb:                                            ; preds = %if.then45
  %use_pcie_performance_levels = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 80
  %34 = ptrtoint ptr %use_pcie_performance_levels to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 1, ptr %use_pcie_performance_levels, align 4
  %performance_level_count = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3
  %35 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %36)
  %cmp4811.not = icmp eq i16 %36, 0
  br i1 %cmp4811.not, label %sw.bb.if.end181_crit_edge, label %for.body.lr.ph

sw.bb.if.end181_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.body.lr.ph:                                   ; preds = %sw.bb
  %pcie_gen_performance = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 76
  %performance_levels51 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3, i32 2
  %min = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 76, i32 1
  %pcie_lane_performance = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 77
  %min94 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 77, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.012 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %37 = ptrtoint ptr %pcie_gen_performance to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %pcie_gen_performance, align 4
  %pcie_gen53 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels51, i32 0, i32 %i.012, i32 2
  %39 = ptrtoint ptr %pcie_gen53 to i32
  call void @__asan_load2_noabort(i32 %39)
  %40 = load i16, ptr %pcie_gen53, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %38, i16 %40)
  %cmp55 = icmp ult i16 %38, %40
  br i1 %cmp55, label %if.then57, label %for.body.if.end63_crit_edge

for.body.if.end63_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end63

if.then57:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %41 = ptrtoint ptr %pcie_gen_performance to i32
  call void @__asan_store2_noabort(i32 %41)
  store i16 %40, ptr %pcie_gen_performance, align 4
  br label %if.end63

if.end63:                                         ; preds = %if.then57, %for.body.if.end63_crit_edge
  %42 = ptrtoint ptr %min to i32
  call void @__asan_load2_noabort(i32 %42)
  %43 = load i16, ptr %min, align 2
  %44 = ptrtoint ptr %pcie_gen53 to i32
  call void @__asan_load2_noabort(i32 %44)
  %45 = load i16, ptr %pcie_gen53, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %43, i16 %45)
  %cmp70 = icmp ugt i16 %43, %45
  br i1 %cmp70, label %if.then72, label %if.end63.if.end78_crit_edge

if.end63.if.end78_crit_edge:                      ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end78

if.then72:                                        ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #17
  %46 = ptrtoint ptr %min to i32
  call void @__asan_store2_noabort(i32 %46)
  store i16 %45, ptr %min, align 2
  br label %if.end78

if.end78:                                         ; preds = %if.then72, %if.end63.if.end78_crit_edge
  %47 = ptrtoint ptr %pcie_lane_performance to i32
  call void @__asan_load2_noabort(i32 %47)
  %48 = load i16, ptr %pcie_lane_performance, align 4
  %pcie_lane = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels51, i32 0, i32 %i.012, i32 3
  %49 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %pcie_lane, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %48, i16 %50)
  %cmp84 = icmp ult i16 %48, %50
  br i1 %cmp84, label %if.then86, label %if.end78.if.end92_crit_edge

if.end78.if.end92_crit_edge:                      ; preds = %if.end78
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end92

if.then86:                                        ; preds = %if.end78
  call void @__sanitizer_cov_trace_pc() #17
  %51 = ptrtoint ptr %pcie_lane_performance to i32
  call void @__asan_store2_noabort(i32 %51)
  store i16 %50, ptr %pcie_lane_performance, align 4
  br label %if.end92

if.end92:                                         ; preds = %if.then86, %if.end78.if.end92_crit_edge
  %52 = ptrtoint ptr %min94 to i32
  call void @__asan_load2_noabort(i32 %52)
  %53 = load i16, ptr %min94, align 2
  %54 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_load2_noabort(i32 %54)
  %55 = load i16, ptr %pcie_lane, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %53, i16 %55)
  %cmp100 = icmp ugt i16 %53, %55
  br i1 %cmp100, label %if.then102, label %if.end92.for.inc_crit_edge

if.end92.for.inc_crit_edge:                       ; preds = %if.end92
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then102:                                       ; preds = %if.end92
  call void @__sanitizer_cov_trace_pc() #17
  %56 = ptrtoint ptr %min94 to i32
  call void @__asan_store2_noabort(i32 %56)
  store i16 %55, ptr %min94, align 2
  br label %for.inc

for.inc:                                          ; preds = %if.then102, %if.end92.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.012, 1
  %57 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %57)
  %58 = load i16, ptr %performance_level_count, align 4
  %conv47 = zext i16 %58 to i32
  %cmp48 = icmp ult i32 %inc, %conv47
  br i1 %cmp48, label %for.inc.for.body_crit_edge, label %for.inc.if.end181_crit_edge

for.inc.if.end181_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

sw.bb109:                                         ; preds = %if.then45
  %use_pcie_power_saving_levels = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 81
  %59 = ptrtoint ptr %use_pcie_power_saving_levels to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 1, ptr %use_pcie_power_saving_levels, align 1
  %performance_level_count111 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3
  %60 = ptrtoint ptr %performance_level_count111 to i32
  call void @__asan_load2_noabort(i32 %60)
  %61 = load i16, ptr %performance_level_count111, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %61)
  %cmp1138.not = icmp eq i16 %61, 0
  br i1 %cmp1138.not, label %sw.bb109.if.end181_crit_edge, label %for.body115.lr.ph

sw.bb109.if.end181_crit_edge:                     ; preds = %sw.bb109
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.body115.lr.ph:                                ; preds = %sw.bb109
  %pcie_gen_power_saving = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 78
  %performance_levels118 = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 3, i32 2
  %min132 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 78, i32 1
  %pcie_lane_power_saving = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 79
  %min163 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 79, i32 1
  br label %for.body115

for.body115:                                      ; preds = %for.inc178.for.body115_crit_edge, %for.body115.lr.ph
  %i.19 = phi i32 [ 0, %for.body115.lr.ph ], [ %inc179, %for.inc178.for.body115_crit_edge ]
  %62 = ptrtoint ptr %pcie_gen_power_saving to i32
  call void @__asan_load2_noabort(i32 %62)
  %63 = load i16, ptr %pcie_gen_power_saving, align 4
  %pcie_gen120 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels118, i32 0, i32 %i.19, i32 2
  %64 = ptrtoint ptr %pcie_gen120 to i32
  call void @__asan_load2_noabort(i32 %64)
  %65 = load i16, ptr %pcie_gen120, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %63, i16 %65)
  %cmp122 = icmp ult i16 %63, %65
  br i1 %cmp122, label %if.then124, label %for.body115.if.end130_crit_edge

for.body115.if.end130_crit_edge:                  ; preds = %for.body115
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end130

if.then124:                                       ; preds = %for.body115
  call void @__sanitizer_cov_trace_pc() #17
  %66 = ptrtoint ptr %pcie_gen_power_saving to i32
  call void @__asan_store2_noabort(i32 %66)
  store i16 %65, ptr %pcie_gen_power_saving, align 4
  br label %if.end130

if.end130:                                        ; preds = %if.then124, %for.body115.if.end130_crit_edge
  %67 = ptrtoint ptr %min132 to i32
  call void @__asan_load2_noabort(i32 %67)
  %68 = load i16, ptr %min132, align 2
  %69 = ptrtoint ptr %pcie_gen120 to i32
  call void @__asan_load2_noabort(i32 %69)
  %70 = load i16, ptr %pcie_gen120, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %68, i16 %70)
  %cmp138 = icmp ugt i16 %68, %70
  br i1 %cmp138, label %if.then140, label %if.end130.if.end146_crit_edge

if.end130.if.end146_crit_edge:                    ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end146

if.then140:                                       ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #17
  %71 = ptrtoint ptr %min132 to i32
  call void @__asan_store2_noabort(i32 %71)
  store i16 %70, ptr %min132, align 2
  br label %if.end146

if.end146:                                        ; preds = %if.then140, %if.end130.if.end146_crit_edge
  %72 = ptrtoint ptr %pcie_lane_power_saving to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %pcie_lane_power_saving, align 4
  %pcie_lane151 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels118, i32 0, i32 %i.19, i32 3
  %74 = ptrtoint ptr %pcie_lane151 to i32
  call void @__asan_load2_noabort(i32 %74)
  %75 = load i16, ptr %pcie_lane151, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %73, i16 %75)
  %cmp153 = icmp ult i16 %73, %75
  br i1 %cmp153, label %if.then155, label %if.end146.if.end161_crit_edge

if.end146.if.end161_crit_edge:                    ; preds = %if.end146
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end161

if.then155:                                       ; preds = %if.end146
  call void @__sanitizer_cov_trace_pc() #17
  %76 = ptrtoint ptr %pcie_lane_power_saving to i32
  call void @__asan_store2_noabort(i32 %76)
  store i16 %75, ptr %pcie_lane_power_saving, align 4
  br label %if.end161

if.end161:                                        ; preds = %if.then155, %if.end146.if.end161_crit_edge
  %77 = ptrtoint ptr %min163 to i32
  call void @__asan_load2_noabort(i32 %77)
  %78 = load i16, ptr %min163, align 2
  %79 = ptrtoint ptr %pcie_lane151 to i32
  call void @__asan_load2_noabort(i32 %79)
  %80 = load i16, ptr %pcie_lane151, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %78, i16 %80)
  %cmp169 = icmp ugt i16 %78, %80
  br i1 %cmp169, label %if.then171, label %if.end161.for.inc178_crit_edge

if.end161.for.inc178_crit_edge:                   ; preds = %if.end161
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc178

if.then171:                                       ; preds = %if.end161
  call void @__sanitizer_cov_trace_pc() #17
  %81 = ptrtoint ptr %min163 to i32
  call void @__asan_store2_noabort(i32 %81)
  store i16 %80, ptr %min163, align 2
  br label %for.inc178

for.inc178:                                       ; preds = %if.then171, %if.end161.for.inc178_crit_edge
  %inc179 = add nuw nsw i32 %i.19, 1
  %82 = ptrtoint ptr %performance_level_count111 to i32
  call void @__asan_load2_noabort(i32 %82)
  %83 = load i16, ptr %performance_level_count111, align 4
  %conv112 = zext i16 %83 to i32
  %cmp113 = icmp ult i32 %inc179, %conv112
  br i1 %cmp113, label %for.inc178.for.body115_crit_edge, label %for.inc178.if.end181_crit_edge

for.inc178.if.end181_crit_edge:                   ; preds = %for.inc178
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end181

for.inc178.for.body115_crit_edge:                 ; preds = %for.inc178
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body115

if.end181:                                        ; preds = %for.inc178.if.end181_crit_edge, %sw.bb109.if.end181_crit_edge, %for.inc.if.end181_crit_edge, %sw.bb.if.end181_crit_edge, %if.then45.if.end181_crit_edge, %if.end41.if.end181_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_tables_get_entry(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_pp_table_entry_callback_func_v0(ptr noundef %hwmgr, ptr nocapture noundef %power_state, i32 noundef %index, ptr nocapture noundef readonly %clock_info) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = ptrtoint ptr %power_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %power_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %entry.cast_phw_smu7_power_state.exit_crit_edge, label %if.then.i

entry.cast_phw_smu7_power_state.exit_crit_edge:   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

if.then.i:                                        ; preds = %entry
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_smu7_power_state._rs, ptr noundef nonnull @__func__.cast_phw_smu7_power_state) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_smu7_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cast_phw_smu7_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #17
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #18
  br label %cast_phw_smu7_power_state.exit

cast_phw_smu7_power_state.exit:                   ; preds = %do.end.i, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge, %entry.cast_phw_smu7_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_smu7_power_state.exit_crit_edge ], [ %power_state, %entry.cast_phw_smu7_power_state.exit_crit_edge ]
  %ucEngineClockHigh = getelementptr inbounds %struct._ATOM_PPLIB_CI_CLOCK_INFO, ptr %clock_info, i32 0, i32 1
  %4 = ptrtoint ptr %ucEngineClockHigh to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %ucEngineClockHigh, align 1
  %conv = zext i8 %5 to i32
  %shl = shl nuw nsw i32 %conv, 16
  %6 = ptrtoint ptr %clock_info to i32
  call void @__asan_loadN_noabort(i32 %6, i32 2)
  %7 = load i16, ptr %clock_info, align 1
  %conv1 = zext i16 %7 to i32
  %or = or i32 %shl, %conv1
  %ucMemoryClockHigh = getelementptr inbounds %struct._ATOM_PPLIB_CI_CLOCK_INFO, ptr %clock_info, i32 0, i32 3
  %8 = ptrtoint ptr %ucMemoryClockHigh to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %ucMemoryClockHigh, align 1
  %conv2 = zext i8 %9 to i32
  %shl3 = shl nuw nsw i32 %conv2, 16
  %usMemoryClockLow = getelementptr inbounds %struct._ATOM_PPLIB_CI_CLOCK_INFO, ptr %clock_info, i32 0, i32 2
  %10 = ptrtoint ptr %usMemoryClockLow to i32
  call void @__asan_loadN_noabort(i32 %10, i32 2)
  %11 = load i16, ptr %usMemoryClockLow, align 1
  %conv4 = zext i16 %11 to i32
  %or5 = or i32 %shl3, %conv4
  %mc_micro_code_feature = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 48
  %12 = ptrtoint ptr %mc_micro_code_feature to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %mc_micro_code_feature, align 4
  %and = and i32 %13, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %land.lhs.true, label %cast_phw_smu7_power_state.exit.do.body_crit_edge

cast_phw_smu7_power_state.exit.do.body_crit_edge: ; preds = %cast_phw_smu7_power_state.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body

land.lhs.true:                                    ; preds = %cast_phw_smu7_power_state.exit
  %highest_mclk = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 49
  %14 = ptrtoint ptr %highest_mclk to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %highest_mclk, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %or5, i32 %15)
  %cmp = icmp ugt i32 %or5, %15
  br i1 %cmp, label %if.then, label %land.lhs.true.do.body_crit_edge

land.lhs.true.do.body_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %highest_mclk to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %or5, ptr %highest_mclk, align 4
  br label %do.body

do.body:                                          ; preds = %if.then, %land.lhs.true.do.body_crit_edge, %cast_phw_smu7_power_state.exit.do.body_crit_edge
  %performance_level_count = getelementptr inbounds %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 4
  %17 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %performance_level_count, align 4
  %conv8 = zext i16 %18 to i32
  %call9 = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 0) #15
  call void @__sanitizer_cov_trace_cmp4(i32 %call9, i32 %conv8)
  %cmp10 = icmp ugt i32 %call9, %conv8
  br i1 %cmp10, label %do.body22, label %if.then12

if.then12:                                        ; preds = %do.body
  %call13 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v0._rs, ptr noundef nonnull @__func__.smu7_get_pp_table_entry_callback_func_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %if.then12.cleanup_crit_edge, label %do.end

if.then12.cleanup_crit_edge:                      ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #17
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.324) #18
  br label %cleanup

do.body22:                                        ; preds = %do.body
  %19 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %19)
  %20 = load i16, ptr %performance_level_count, align 4
  %conv24 = zext i16 %20 to i32
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %21 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %hardwareActivityPerformanceLevels, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %22, i32 %conv24)
  %cmp25 = icmp ugt i32 %22, %conv24
  br i1 %cmp25, label %do.end39, label %if.then27

if.then27:                                        ; preds = %do.body22
  %call28 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v0._rs.325, ptr noundef nonnull @__func__.smu7_get_pp_table_entry_callback_func_v0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.then27.cleanup_crit_edge, label %do.end33

if.then27.cleanup_crit_edge:                      ; preds = %if.then27
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end33:                                         ; preds = %if.then27
  call void @__sanitizer_cov_trace_pc() #17
  %call35 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.328) #18
  br label %cleanup

do.end39:                                         ; preds = %do.body22
  %inc = add i16 %20, 1
  %23 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_store2_noabort(i32 %23)
  store i16 %inc, ptr %performance_level_count, align 4
  %arrayidx = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %conv24
  %24 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %or5, ptr %arrayidx, align 4
  %engine_clock42 = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %conv24, i32 1
  %25 = ptrtoint ptr %engine_clock42 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %or, ptr %engine_clock42, align 4
  %ucPCIEGen = getelementptr inbounds %struct._ATOM_PPLIB_CI_CLOCK_INFO, ptr %clock_info, i32 0, i32 4
  %26 = ptrtoint ptr %ucPCIEGen to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %ucPCIEGen, align 1
  %conv43 = zext i8 %27 to i16
  %pcie_gen_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 17
  %28 = ptrtoint ptr %pcie_gen_cap to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %pcie_gen_cap, align 4
  %trunc.i = trunc i32 %29 to i16
  %30 = zext i16 %trunc.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %30, ptr @__sancov_gen_cov_switch_values.532)
  switch i16 %trunc.i, label %sw.default.i [
    i16 1, label %do.end39.get_pcie_gen_support.exit_crit_edge
    i16 2, label %sw.bb2.i
    i16 4, label %sw.bb3.i
  ]

do.end39.get_pcie_gen_support.exit_crit_edge:     ; preds = %do.end39
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.bb2.i:                                         ; preds = %do.end39
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.bb3.i:                                         ; preds = %do.end39
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.default.i:                                     ; preds = %do.end39
  %and.i.i = and i32 %29, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp ne i32 %and.i.i, 0
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %27)
  %cmp.i71 = icmp eq i8 %27, 2
  %or.cond.i = and i1 %cmp.i71, %tobool.not.i.i
  br i1 %or.cond.i, label %sw.default.i.get_pcie_gen_support.exit_crit_edge, label %if.else.i

sw.default.i.get_pcie_gen_support.exit_crit_edge: ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

if.else.i:                                        ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i = and i32 %29, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i22.i)
  %tobool.not.i23.i = icmp ne i32 %and.i22.i, 0
  %ns_pcie_gen.off.i = add nsw i16 %conv43, -1
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %ns_pcie_gen.off.i)
  %switch.i = icmp ult i16 %ns_pcie_gen.off.i, 2
  %or.cond21.i = and i1 %tobool.not.i23.i, %switch.i
  %spec.select.i = zext i1 %or.cond21.i to i16
  br label %get_pcie_gen_support.exit

get_pcie_gen_support.exit:                        ; preds = %if.else.i, %sw.default.i.get_pcie_gen_support.exit_crit_edge, %sw.bb3.i, %sw.bb2.i, %do.end39.get_pcie_gen_support.exit_crit_edge
  %retval.0.i72 = phi i16 [ 2, %sw.bb3.i ], [ 1, %sw.bb2.i ], [ 0, %do.end39.get_pcie_gen_support.exit_crit_edge ], [ 2, %sw.default.i.get_pcie_gen_support.exit_crit_edge ], [ %spec.select.i, %if.else.i ]
  %pcie_gen = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %conv24, i32 2
  %31 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_store2_noabort(i32 %31)
  store i16 %retval.0.i72, ptr %pcie_gen, align 4
  %pcie_lane_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 18
  %32 = ptrtoint ptr %pcie_lane_cap to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pcie_lane_cap, align 4
  %usPCIELane = getelementptr inbounds %struct._ATOM_PPLIB_CI_CLOCK_INFO, ptr %clock_info, i32 0, i32 5
  %34 = ptrtoint ptr %usPCIELane to i32
  call void @__asan_loadN_noabort(i32 %34, i32 2)
  %35 = load i16, ptr %usPCIELane, align 1
  %call45 = tail call fastcc zeroext i16 @get_pcie_lane_support(i32 noundef %33, i16 noundef zeroext %35)
  %pcie_lane = getelementptr %struct.smu7_power_state, ptr %retval.0.i, i32 0, i32 7, i32 %conv24, i32 3
  %36 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_store2_noabort(i32 %36)
  store i16 %call45, ptr %pcie_lane, align 2
  br label %cleanup

cleanup:                                          ; preds = %get_pcie_gen_support.exit, %do.end33, %if.then27.cleanup_crit_edge, %do.end, %if.then12.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %get_pcie_gen_support.exit ], [ -22, %do.end ], [ -22, %if.then12.cleanup_crit_edge ], [ 0, %do.end33 ], [ 0, %if.then27.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @get_powerplay_table_entry_v1_0(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @smu7_get_pp_table_entry_callback_func_v1(ptr noundef %hwmgr, ptr nocapture noundef readonly %state, ptr nocapture noundef %power_state, ptr noundef %pp_table, i32 noundef %classification_flag) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = ptrtoint ptr %pp_table to i32
  %usSclkDependencyTableOffset = getelementptr inbounds %struct._ATOM_Tonga_POWERPLAYTABLE, ptr %pp_table, i32 0, i32 17
  %3 = ptrtoint ptr %usSclkDependencyTableOffset to i32
  call void @__asan_loadN_noabort(i32 %3, i32 2)
  %4 = load i16, ptr %usSclkDependencyTableOffset, align 1
  %5 = tail call i16 @llvm.bswap.i16(i16 %4)
  %conv = zext i16 %5 to i32
  %add = add i32 %conv, %2
  %6 = inttoptr i32 %add to ptr
  %usMclkDependencyTableOffset = getelementptr inbounds %struct._ATOM_Tonga_POWERPLAYTABLE, ptr %pp_table, i32 0, i32 16
  %7 = ptrtoint ptr %usMclkDependencyTableOffset to i32
  call void @__asan_loadN_noabort(i32 %7, i32 2)
  %8 = load i16, ptr %usMclkDependencyTableOffset, align 1
  %9 = tail call i16 @llvm.bswap.i16(i16 %8)
  %conv1 = zext i16 %9 to i32
  %add2 = add i32 %conv1, %2
  %10 = inttoptr i32 %add2 to ptr
  %usClassification = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 8
  %11 = ptrtoint ptr %usClassification to i32
  call void @__asan_loadN_noabort(i32 %11, i32 2)
  %12 = load i16, ptr %usClassification, align 1
  %13 = lshr i16 %12, 8
  %14 = and i16 %13, 7
  %and = zext i16 %14 to i32
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3
  %15 = ptrtoint ptr %classification to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %and, ptr %classification, align 4
  %flags = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 1
  %16 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %classification_flag, ptr %flags, align 4
  %temporary_state = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 3
  %17 = ptrtoint ptr %temporary_state to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 0, ptr %temporary_state, align 4
  %to_be_deleted = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 4
  %18 = ptrtoint ptr %to_be_deleted to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 0, ptr %to_be_deleted, align 1
  %ulCapsAndSettings = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 9
  %19 = ptrtoint ptr %ulCapsAndSettings to i32
  call void @__asan_loadN_noabort(i32 %19, i32 4)
  %20 = load i32, ptr %ulCapsAndSettings, align 1
  %disallowOnDC = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 4, i32 1
  %21 = lshr i32 %20, 22
  %22 = trunc i32 %21 to i8
  %23 = and i8 %22, 1
  %24 = ptrtoint ptr %disallowOnDC to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 %23, ptr %disallowOnDC, align 1
  %pcie = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 5
  %25 = ptrtoint ptr %pcie to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 0, ptr %pcie, align 4
  %display = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6
  %26 = ptrtoint ptr %display to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 0, ptr %display, align 4
  %limitRefreshrate = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6, i32 1
  %27 = ptrtoint ptr %limitRefreshrate to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 0, ptr %limitRefreshrate, align 1
  %28 = load i32, ptr %ulCapsAndSettings, align 1
  %enableVariBright = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6, i32 5
  %29 = lshr i32 %28, 23
  %30 = trunc i32 %29 to i8
  %31 = and i8 %30, 1
  %32 = ptrtoint ptr %enableVariBright to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %31, ptr %enableVariBright, align 4
  %supportedPowerLevels = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 4, i32 2
  %33 = ptrtoint ptr %supportedPowerLevels to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 0, ptr %supportedPowerLevels, align 2
  %uvd_clocks = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 10
  %34 = ptrtoint ptr %uvd_clocks to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 0, ptr %uvd_clocks, align 4
  %DCLK = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 10, i32 1
  %35 = ptrtoint ptr %DCLK to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 0, ptr %DCLK, align 4
  %temperatures = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 8
  %36 = ptrtoint ptr %temperatures to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 0, ptr %temperatures, align 4
  %max = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 8, i32 1
  %37 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 0, ptr %max, align 4
  %performance_levels = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 1, i32 3, i32 2
  %performance_level_count = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 1, i32 3
  %38 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %38)
  %39 = load i16, ptr %performance_level_count, align 4
  %inc = add i16 %39, 1
  store i16 %inc, ptr %performance_level_count, align 4
  %idxprom = zext i16 %39 to i32
  %arrayidx = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom
  %conv20 = zext i16 %inc to i32
  %call = tail call i32 @smum_get_mac_definition(ptr noundef %hwmgr, i32 noundef 0) #15
  call void @__sanitizer_cov_trace_cmp4(i32 %call, i32 %conv20)
  %cmp21 = icmp ugt i32 %call, %conv20
  br i1 %cmp21, label %do.body30, label %if.then

if.then:                                          ; preds = %entry
  %call23 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v1._rs, ptr noundef nonnull @__func__.smu7_get_pp_table_entry_callback_func_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call23)
  %tobool.not = icmp eq i32 %call23, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %call26 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.324) #18
  br label %cleanup

do.body30:                                        ; preds = %entry
  %40 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %40)
  %41 = load i16, ptr %performance_level_count, align 4
  %conv32 = zext i16 %41 to i32
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %42 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %hardwareActivityPerformanceLevels, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %43, i32 %conv32)
  %cmp33.not = icmp ult i32 %43, %conv32
  br i1 %cmp33.not, label %if.then35, label %do.end47

if.then35:                                        ; preds = %do.body30
  %call36 = tail call i32 @___ratelimit(ptr noundef nonnull @smu7_get_pp_table_entry_callback_func_v1._rs.330, ptr noundef nonnull @__func__.smu7_get_pp_table_entry_callback_func_v1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call36)
  %tobool37.not = icmp eq i32 %call36, 0
  br i1 %tobool37.not, label %if.then35.cleanup_crit_edge, label %do.end41

if.then35.cleanup_crit_edge:                      ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

do.end41:                                         ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #17
  %call43 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.333) #18
  br label %cleanup

do.end47:                                         ; preds = %do.body30
  %ucMemoryClockIndexLow = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 3
  %44 = ptrtoint ptr %ucMemoryClockIndexLow to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %ucMemoryClockIndexLow, align 1
  %idxprom48 = zext i8 %45 to i32
  %ulMclk = getelementptr %struct._ATOM_Tonga_MCLK_Dependency_Table, ptr %10, i32 0, i32 2, i32 %idxprom48, i32 4
  %46 = ptrtoint ptr %ulMclk to i32
  call void @__asan_loadN_noabort(i32 %46, i32 4)
  %47 = load i32, ptr %ulMclk, align 1
  %48 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %47, ptr %arrayidx, align 4
  %49 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %6, align 1
  %51 = zext i8 %50 to i64
  call void @__sanitizer_cov_trace_switch(i64 %51, ptr @__sancov_gen_cov_switch_values.533)
  switch i8 %50, label %do.end47.if.end69_crit_edge [
    i8 0, label %if.then53
    i8 1, label %if.then61
  ]

do.end47.if.end69_crit_edge:                      ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end69

if.then53:                                        ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #17
  %ucEngineClockIndexLow = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 1
  %52 = ptrtoint ptr %ucEngineClockIndexLow to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %ucEngineClockIndexLow, align 1
  %idxprom55 = zext i8 %53 to i32
  %ulSclk = getelementptr %struct._ATOM_Tonga_SCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom55, i32 2
  br label %if.end69.sink.split

if.then61:                                        ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #17
  %ucEngineClockIndexLow63 = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 1
  %54 = ptrtoint ptr %ucEngineClockIndexLow63 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %ucEngineClockIndexLow63, align 1
  %idxprom64 = zext i8 %55 to i32
  %ulSclk66 = getelementptr %struct._ATOM_Polaris_SCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom64, i32 2
  br label %if.end69.sink.split

if.end69.sink.split:                              ; preds = %if.then61, %if.then53
  %ulSclk66.sink = phi ptr [ %ulSclk66, %if.then61 ], [ %ulSclk, %if.then53 ]
  %56 = ptrtoint ptr %ulSclk66.sink to i32
  call void @__asan_loadN_noabort(i32 %56, i32 4)
  %57 = load i32, ptr %ulSclk66.sink, align 1
  %engine_clock67 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom, i32 1
  %58 = ptrtoint ptr %engine_clock67 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %57, ptr %engine_clock67, align 4
  br label %if.end69

if.end69:                                         ; preds = %if.end69.sink.split, %do.end47.if.end69_crit_edge
  %pcie_gen_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 17
  %59 = ptrtoint ptr %pcie_gen_cap to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %pcie_gen_cap, align 4
  %ucPCIEGenLow = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 4
  %61 = ptrtoint ptr %ucPCIEGenLow to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %ucPCIEGenLow, align 1
  %conv70 = zext i8 %62 to i16
  %trunc.i = trunc i32 %60 to i16
  %63 = zext i16 %trunc.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %63, ptr @__sancov_gen_cov_switch_values.534)
  switch i16 %trunc.i, label %sw.default.i [
    i16 1, label %if.end69.get_pcie_gen_support.exit_crit_edge
    i16 2, label %sw.bb2.i
    i16 4, label %sw.bb3.i
  ]

if.end69.get_pcie_gen_support.exit_crit_edge:     ; preds = %if.end69
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.bb2.i:                                         ; preds = %if.end69
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.bb3.i:                                         ; preds = %if.end69
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

sw.default.i:                                     ; preds = %if.end69
  %and.i.i = and i32 %60, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp ne i32 %and.i.i, 0
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %62)
  %cmp.i = icmp eq i8 %62, 2
  %or.cond.i = and i1 %tobool.not.i.i, %cmp.i
  br i1 %or.cond.i, label %sw.default.i.get_pcie_gen_support.exit_crit_edge, label %if.else.i

sw.default.i.get_pcie_gen_support.exit_crit_edge: ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit

if.else.i:                                        ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i = and i32 %60, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i22.i)
  %tobool.not.i23.i = icmp ne i32 %and.i22.i, 0
  %ns_pcie_gen.off.i = add nsw i16 %conv70, -1
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %ns_pcie_gen.off.i)
  %switch.i = icmp ult i16 %ns_pcie_gen.off.i, 2
  %or.cond21.i = and i1 %tobool.not.i23.i, %switch.i
  %spec.select.i = zext i1 %or.cond21.i to i16
  br label %get_pcie_gen_support.exit

get_pcie_gen_support.exit:                        ; preds = %if.else.i, %sw.default.i.get_pcie_gen_support.exit_crit_edge, %sw.bb3.i, %sw.bb2.i, %if.end69.get_pcie_gen_support.exit_crit_edge
  %retval.0.i = phi i16 [ 2, %sw.bb3.i ], [ 1, %sw.bb2.i ], [ 0, %if.end69.get_pcie_gen_support.exit_crit_edge ], [ 2, %sw.default.i.get_pcie_gen_support.exit_crit_edge ], [ %spec.select.i, %if.else.i ]
  %pcie_gen = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom, i32 2
  %64 = ptrtoint ptr %pcie_gen to i32
  call void @__asan_store2_noabort(i32 %64)
  store i16 %retval.0.i, ptr %pcie_gen, align 4
  %pcie_lane_cap = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 18
  %65 = ptrtoint ptr %pcie_lane_cap to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %pcie_lane_cap, align 4
  %ucPCIELaneLow = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 6
  %67 = ptrtoint ptr %ucPCIELaneLow to i32
  call void @__asan_load1_noabort(i32 %67)
  %68 = load i8, ptr %ucPCIELaneLow, align 1
  %conv72 = zext i8 %68 to i16
  %call73 = tail call fastcc zeroext i16 @get_pcie_lane_support(i32 noundef %66, i16 noundef zeroext %conv72)
  %pcie_lane = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom, i32 3
  %69 = ptrtoint ptr %pcie_lane to i32
  call void @__asan_store2_noabort(i32 %69)
  store i16 %call73, ptr %pcie_lane, align 2
  %70 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %70)
  %71 = load i16, ptr %performance_level_count, align 4
  %inc76 = add i16 %71, 1
  store i16 %inc76, ptr %performance_level_count, align 4
  %idxprom77 = zext i16 %71 to i32
  %arrayidx78 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom77
  %ucMemoryClockIndexHigh = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 2
  %72 = ptrtoint ptr %ucMemoryClockIndexHigh to i32
  call void @__asan_load1_noabort(i32 %72)
  %73 = load i8, ptr %ucMemoryClockIndexHigh, align 1
  %idxprom80 = zext i8 %73 to i32
  %ulMclk82 = getelementptr %struct._ATOM_Tonga_MCLK_Dependency_Table, ptr %10, i32 0, i32 2, i32 %idxprom80, i32 4
  %74 = ptrtoint ptr %ulMclk82 to i32
  call void @__asan_loadN_noabort(i32 %74, i32 4)
  %75 = load i32, ptr %ulMclk82, align 1
  %76 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 %75, ptr %arrayidx78, align 4
  %77 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %6, align 1
  %79 = zext i8 %78 to i64
  call void @__sanitizer_cov_trace_switch(i64 %79, ptr @__sancov_gen_cov_switch_values.535)
  switch i8 %78, label %get_pcie_gen_support.exit.if.end107_crit_edge [
    i8 0, label %if.then88
    i8 1, label %if.then99
  ]

get_pcie_gen_support.exit.if.end107_crit_edge:    ; preds = %get_pcie_gen_support.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end107

if.then88:                                        ; preds = %get_pcie_gen_support.exit
  call void @__sanitizer_cov_trace_pc() #17
  %80 = ptrtoint ptr %state to i32
  call void @__asan_load1_noabort(i32 %80)
  %81 = load i8, ptr %state, align 1
  %idxprom90 = zext i8 %81 to i32
  %ulSclk92 = getelementptr %struct._ATOM_Tonga_SCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom90, i32 2
  br label %if.end107.sink.split

if.then99:                                        ; preds = %get_pcie_gen_support.exit
  call void @__sanitizer_cov_trace_pc() #17
  %82 = ptrtoint ptr %state to i32
  call void @__asan_load1_noabort(i32 %82)
  %83 = load i8, ptr %state, align 1
  %idxprom102 = zext i8 %83 to i32
  %ulSclk104 = getelementptr %struct._ATOM_Polaris_SCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom102, i32 2
  br label %if.end107.sink.split

if.end107.sink.split:                             ; preds = %if.then99, %if.then88
  %ulSclk104.sink = phi ptr [ %ulSclk104, %if.then99 ], [ %ulSclk92, %if.then88 ]
  %84 = ptrtoint ptr %ulSclk104.sink to i32
  call void @__asan_loadN_noabort(i32 %84, i32 4)
  %85 = load i32, ptr %ulSclk104.sink, align 1
  %engine_clock105 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom77, i32 1
  %86 = ptrtoint ptr %engine_clock105 to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %85, ptr %engine_clock105, align 4
  br label %if.end107

if.end107:                                        ; preds = %if.end107.sink.split, %get_pcie_gen_support.exit.if.end107_crit_edge
  %87 = ptrtoint ptr %pcie_gen_cap to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %pcie_gen_cap, align 4
  %ucPCIEGenHigh = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 5
  %89 = ptrtoint ptr %ucPCIEGenHigh to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %ucPCIEGenHigh, align 1
  %conv109 = zext i8 %90 to i16
  %trunc.i178 = trunc i32 %88 to i16
  %91 = zext i16 %trunc.i178 to i64
  call void @__sanitizer_cov_trace_switch(i64 %91, ptr @__sancov_gen_cov_switch_values.536)
  switch i16 %trunc.i178, label %sw.default.i185 [
    i16 1, label %if.end107.get_pcie_gen_support.exit194_crit_edge
    i16 2, label %sw.bb2.i179
    i16 4, label %sw.bb3.i180
  ]

if.end107.get_pcie_gen_support.exit194_crit_edge: ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit194

sw.bb2.i179:                                      ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit194

sw.bb3.i180:                                      ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit194

sw.default.i185:                                  ; preds = %if.end107
  %and.i.i181 = and i32 %88, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i181)
  %tobool.not.i.i182 = icmp ne i32 %and.i.i181, 0
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %90)
  %cmp.i183 = icmp eq i8 %90, 2
  %or.cond.i184 = and i1 %tobool.not.i.i182, %cmp.i183
  br i1 %or.cond.i184, label %sw.default.i185.get_pcie_gen_support.exit194_crit_edge, label %if.else.i192

sw.default.i185.get_pcie_gen_support.exit194_crit_edge: ; preds = %sw.default.i185
  call void @__sanitizer_cov_trace_pc() #17
  br label %get_pcie_gen_support.exit194

if.else.i192:                                     ; preds = %sw.default.i185
  call void @__sanitizer_cov_trace_pc() #17
  %and.i22.i186 = and i32 %88, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i22.i186)
  %tobool.not.i23.i187 = icmp ne i32 %and.i22.i186, 0
  %ns_pcie_gen.off.i188 = add nsw i16 %conv109, -1
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %ns_pcie_gen.off.i188)
  %switch.i189 = icmp ult i16 %ns_pcie_gen.off.i188, 2
  %or.cond21.i190 = and i1 %tobool.not.i23.i187, %switch.i189
  %spec.select.i191 = zext i1 %or.cond21.i190 to i16
  br label %get_pcie_gen_support.exit194

get_pcie_gen_support.exit194:                     ; preds = %if.else.i192, %sw.default.i185.get_pcie_gen_support.exit194_crit_edge, %sw.bb3.i180, %sw.bb2.i179, %if.end107.get_pcie_gen_support.exit194_crit_edge
  %retval.0.i193 = phi i16 [ 2, %sw.bb3.i180 ], [ 1, %sw.bb2.i179 ], [ 0, %if.end107.get_pcie_gen_support.exit194_crit_edge ], [ 2, %sw.default.i185.get_pcie_gen_support.exit194_crit_edge ], [ %spec.select.i191, %if.else.i192 ]
  %pcie_gen111 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom77, i32 2
  %92 = ptrtoint ptr %pcie_gen111 to i32
  call void @__asan_store2_noabort(i32 %92)
  store i16 %retval.0.i193, ptr %pcie_gen111, align 4
  %93 = ptrtoint ptr %pcie_lane_cap to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %pcie_lane_cap, align 4
  %ucPCIELaneHigh = getelementptr inbounds %struct._ATOM_Tonga_State, ptr %state, i32 0, i32 7
  %95 = ptrtoint ptr %ucPCIELaneHigh to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %ucPCIELaneHigh, align 1
  %conv113 = zext i8 %96 to i16
  %call114 = tail call fastcc zeroext i16 @get_pcie_lane_support(i32 noundef %94, i16 noundef zeroext %conv113)
  %pcie_lane115 = getelementptr [2 x %struct.smu7_performance_level], ptr %performance_levels, i32 0, i32 %idxprom77, i32 3
  %97 = ptrtoint ptr %pcie_lane115 to i32
  call void @__asan_store2_noabort(i32 %97)
  store i16 %call114, ptr %pcie_lane115, align 2
  br label %cleanup

cleanup:                                          ; preds = %get_pcie_gen_support.exit194, %do.end41, %if.then35.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %get_pcie_gen_support.exit194 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ -22, %do.end41 ], [ -22, %if.then35.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_tables_get_num_of_entries(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @get_number_of_powerplay_table_entries_v1_0(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_update_sclk_threshold(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_populate_all_graphic_levels(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_populate_all_memory_levels(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_get_dpm_level_enable_mask_value(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @smu7_program_display_gap(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %device = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 10
  %2 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %device, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %read_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %5, i32 0, i32 2
  %6 = ptrtoint ptr %read_ind_register to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %read_ind_register, align 4
  %call = tail call i32 %7(ptr noundef %3, i32 noundef 1, i32 noundef -1071644576) #15
  %and = and i32 %call, -4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %8 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %9, i32 0, i32 4
  %10 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp.not = icmp eq i32 %11, 0
  %cond = select i1 %cmp.not, i32 3, i32 0
  %or = or i32 %cond, %and
  %12 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %device, align 4
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %13, align 4
  %write_ind_register = getelementptr inbounds %struct.cgs_ops, ptr %15, i32 0, i32 3
  %16 = ptrtoint ptr %write_ind_register to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %write_ind_register, align 4
  tail call void %17(ptr noundef %13, i32 noundef 1, i32 noundef -1071644576, i32 noundef %or) #15
  %18 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %hwmgr, align 4
  %asic_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %asic_funcs to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %asic_funcs, align 4
  %get_xclk = getelementptr inbounds %struct.amdgpu_asic_funcs, ptr %21, i32 0, i32 6
  %22 = ptrtoint ptr %get_xclk to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %get_xclk, align 4
  %call7 = tail call i32 %23(ptr noundef %19) #15
  %24 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %display_config, align 4
  %vrefresh = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %25, i32 0, i32 12
  %26 = ptrtoint ptr %vrefresh to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %vrefresh, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %27)
  %cmp9 = icmp eq i32 %27, 0
  %spec.store.select = select i1 %cmp9, i32 60, i32 %27
  %div = udiv i32 1000000, %spec.store.select
  %min_vblank_time = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %25, i32 0, i32 13
  %28 = ptrtoint ptr %min_vblank_time to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %min_vblank_time, align 4
  %div12 = udiv i32 %div, 50
  %frame_time_x2 = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 97
  %30 = ptrtoint ptr %frame_time_x2 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %div12, ptr %frame_time_x2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 71, i32 %spec.store.select)
  %cmp14 = icmp ugt i32 %spec.store.select, 71
  br i1 %cmp14, label %do.body, label %entry.if.end23_crit_edge

entry.if.end23_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end23

do.body:                                          ; preds = %entry
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @smu7_program_display_gap.__UNIQUE_ID_ddebug348, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@smu7_program_display_gap, %if.then19)) #15
          to label %do.end [label %if.then19], !srcloc !830

if.then19:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  %31 = ptrtoint ptr %frame_time_x2 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %frame_time_x2, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @smu7_program_display_gap.__UNIQUE_ID_ddebug348, ptr noundef nonnull @.str.409, ptr noundef nonnull @.str.407, i32 noundef %32) #15
  br label %do.end

do.end:                                           ; preds = %if.then19, %do.body
  %33 = ptrtoint ptr %frame_time_x2 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 280, ptr %frame_time_x2, align 4
  br label %if.end23

if.end23:                                         ; preds = %do.end, %entry.if.end23_crit_edge
  %sub = add nsw i32 %div, -200
  %sub11 = sub i32 %sub, %29
  %div24 = udiv i32 %call7, 100
  %mul25 = mul i32 %sub11, %div24
  %34 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %device, align 4
  %36 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %35, align 4
  %write_ind_register28 = getelementptr inbounds %struct.cgs_ops, ptr %37, i32 0, i32 3
  %38 = ptrtoint ptr %write_ind_register28 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %write_ind_register28, align 4
  tail call void %39(ptr noundef %35, i32 noundef 1, i32 noundef -1071644112, i32 noundef %mul25) #15
  %40 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %device, align 4
  %42 = ptrtoint ptr %41 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %41, align 4
  %write_ind_register32 = getelementptr inbounds %struct.cgs_ops, ptr %43, i32 0, i32 3
  %44 = ptrtoint ptr %write_ind_register32 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %write_ind_register32, align 4
  %soft_regs_start = getelementptr inbounds %struct.smu7_hwmgr, ptr %1, i32 0, i32 39
  %46 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %soft_regs_start, align 4
  %call34 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 4) #15
  %add = add i32 %call34, %47
  tail call void %45(ptr noundef %41, i32 noundef 1, i32 noundef %add, i32 noundef 100) #15
  %48 = ptrtoint ptr %device to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %device, align 4
  %50 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %49, align 4
  %write_ind_register37 = getelementptr inbounds %struct.cgs_ops, ptr %51, i32 0, i32 3
  %52 = ptrtoint ptr %write_ind_register37 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %write_ind_register37, align 4
  %54 = ptrtoint ptr %soft_regs_start to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %soft_regs_start, align 4
  %call40 = tail call i32 @smum_get_offsetof(ptr noundef %hwmgr, i32 noundef 0, i32 noundef 5) #15
  %add41 = add i32 %call40, %55
  %sub42 = sub i32 %div, %sub11
  tail call void %53(ptr noundef %49, i32 noundef 1, i32 noundef %add41, i32 noundef %sub42) #15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_stop_smc_fan_control(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_set_static_mode(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_fan_ctrl_start_smc_fan_control(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phm_irq_process(ptr noundef, ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_copy_bytes_to_smc(ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.cttz.i32(i32, i1 immarg) #12

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #14

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu7_thermal_get_temperature(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i16 @convert_to_vddc(i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sysfs_emit_at(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_update_dpm_settings(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #12

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #15

declare void @__sanitizer_cov_trace_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_loadN_noabort(i32, i32)

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #16 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 402)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #16 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 402)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #10 = { mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #11 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #12 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #13 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #14 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #15 = { nounwind }
attributes #16 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #17 = { nomerge }
attributes #18 = { cold nounwind }
attributes #19 = { nounwind allocsize(2) }

!llvm.asan.globals = !{!0, !2, !4, !5, !6, !7, !8, !9, !10, !11, !13, !15, !16, !17, !18, !20, !21, !22, !23, !24, !26, !27, !28, !30, !31, !32, !33, !35, !36, !37, !38, !40, !41, !42, !43, !44, !46, !47, !48, !50, !51, !52, !53, !55, !56, !57, !58, !59, !61, !62, !63, !64, !65, !67, !68, !69, !70, !72, !73, !74, !75, !77, !78, !79, !80, !82, !83, !84, !86, !87, !88, !89, !90, !92, !93, !94, !95, !97, !98, !99, !100, !102, !103, !104, !105, !107, !108, !109, !110, !111, !113, !114, !115, !116, !118, !119, !120, !121, !123, !124, !125, !126, !128, !129, !130, !131, !133, !134, !135, !136, !138, !139, !140, !141, !142, !144, !145, !146, !147, !148, !150, !151, !152, !153, !154, !156, !157, !158, !159, !161, !162, !163, !164, !166, !167, !168, !169, !171, !172, !173, !174, !176, !177, !178, !179, !181, !182, !183, !184, !186, !187, !188, !189, !191, !192, !193, !194, !196, !197, !198, !199, !201, !202, !203, !204, !206, !207, !208, !209, !211, !212, !213, !214, !216, !217, !218, !220, !221, !222, !223, !225, !226, !227, !228, !230, !231, !232, !234, !235, !236, !237, !239, !240, !241, !242, !244, !245, !246, !247, !249, !250, !251, !252, !254, !255, !256, !257, !259, !260, !261, !262, !264, !265, !266, !267, !268, !270, !271, !272, !273, !275, !276, !277, !278, !280, !281, !282, !283, !285, !286, !287, !288, !290, !291, !292, !293, !295, !296, !297, !298, !300, !301, !302, !303, !305, !306, !307, !309, !310, !311, !312, !314, !315, !316, !317, !319, !320, !321, !322, !323, !325, !326, !327, !328, !329, !331, !332, !333, !334, !336, !337, !338, !339, !341, !342, !343, !344, !346, !347, !348, !349, !350, !352, !353, !354, !355, !357, !358, !359, !360, !362, !363, !364, !365, !367, !368, !369, !371, !372, !373, !374, !375, !377, !378, !379, !380, !381, !383, !384, !385, !387, !388, !389, !390, !391, !393, !394, !395, !396, !398, !399, !400, !401, !403, !404, !405, !406, !408, !409, !410, !411, !413, !414, !415, !416, !418, !419, !420, !421, !422, !424, !425, !426, !427, !429, !430, !431, !432, !434, !435, !436, !437, !438, !440, !441, !442, !443, !445, !446, !447, !448, !450, !451, !452, !453, !455, !456, !457, !458, !460, !461, !462, !463, !465, !466, !467, !468, !470, !471, !472, !473, !475, !476, !477, !478, !480, !481, !482, !483, !485, !486, !487, !488, !490, !491, !492, !493, !495, !496, !497, !498, !499, !501, !502, !503, !504, !506, !507, !508, !509, !510, !512, !513, !514, !515, !517, !518, !519, !520, !522, !523, !524, !525, !526, !528, !529, !530, !531, !533, !534, !535, !537, !538, !539, !540, !541, !543, !544, !545, !546, !548, !549, !551, !553, !554, !555, !556, !558, !559, !560, !561, !563, !564, !565, !566, !567, !569, !570, !571, !572, !574, !575, !576, !577, !579, !580, !581, !582, !584, !585, !586, !587, !589, !590, !591, !592, !594, !595, !596, !597, !599, !600, !601, !602, !604, !605, !606, !607, !609, !610, !611, !612, !614, !615, !616, !617, !619, !620, !621, !622, !624, !625, !626, !627, !628, !630, !631, !632, !633, !635, !636, !637, !638, !640, !641, !642, !643, !645, !646, !647, !648, !649, !651, !652, !653, !654, !656, !657, !658, !659, !660, !662, !663, !664, !665, !666, !668, !669, !670, !671, !673, !674, !675, !676, !678, !679, !680, !681, !683, !684, !685, !686, !688, !690, !691, !692, !693, !694, !696, !697, !698, !699, !700, !702, !704, !706, !708, !710, !712, !714, !716, !718, !720, !722, !724, !726, !728, !730, !732, !733, !734, !735, !736, !738, !739, !740, !742, !744, !746, !748, !750, !752, !754, !756, !758, !760, !762, !764, !766, !768, !770, !772, !774, !776, !778, !779, !780, !781, !782, !784, !785, !786, !788, !789, !790, !791, !793, !794, !795, !796, !798, !799, !800, !802, !803, !804, !805, !807, !808, !809, !811, !812}
!llvm.module.flags = !{!813, !814, !815, !816, !817, !818, !819, !820}
!llvm.ident = !{!821}

!0 = !{ptr @DIDTEDCConfig_P12, !1, !"DIDTEDCConfig_P12", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 145, i32 10}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5751, i32 2}
!4 = !{ptr @smu7_get_sleep_divider_id_from_clock._rs, !3, !"_rs", i1 false, i1 false}
!5 = !{ptr @__func__.smu7_get_sleep_divider_id_from_clock, !3, !"<string literal>", i1 false, i1 false}
!6 = !{ptr @.str.1, !3, !"<string literal>", i1 false, i1 false}
!7 = !{ptr @.str.2, !3, !"<string literal>", i1 false, i1 false}
!8 = !{ptr @smu7_get_sleep_divider_id_from_clock._entry, !3, !"_entry", i1 false, i1 false}
!9 = !{ptr @smu7_get_sleep_divider_id_from_clock._entry_ptr, !3, !"_entry_ptr", i1 false, i1 false}
!10 = !{ptr @.str.3, !3, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @smu7_hwmgr_funcs, !12, !"smu7_hwmgr_funcs", i1 false, i1 false}
!12 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5679, i32 35}
!13 = !{ptr @.str.4, !14, !"<string literal>", i1 false, i1 false}
!14 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2926, i32 4}
!15 = !{ptr @.str.5, !14, !"<string literal>", i1 false, i1 false}
!16 = !{ptr @smu7_hwmgr_backend_init._entry, !14, !"_entry", i1 false, i1 false}
!17 = !{ptr @smu7_hwmgr_backend_init._entry_ptr, !14, !"_entry_ptr", i1 false, i1 false}
!18 = !{ptr @smu7_get_evv_voltages._rs, !19, !"_rs", i1 false, i1 false}
!19 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2035, i32 6}
!20 = !{ptr @__func__.smu7_get_evv_voltages, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @smu7_get_evv_voltages._entry, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @smu7_get_evv_voltages._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @.str.6, !19, !"<string literal>", i1 false, i1 false}
!24 = !{ptr @.str.8, !25, !"<string literal>", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2044, i32 6}
!26 = !{ptr @smu7_get_evv_voltages._entry.7, !25, !"_entry", i1 false, i1 false}
!27 = !{ptr @smu7_get_evv_voltages._entry_ptr.9, !25, !"_entry_ptr", i1 false, i1 false}
!28 = !{ptr @.str.10, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2072, i32 6}
!30 = !{ptr @.str.11, !29, !"<string literal>", i1 false, i1 false}
!31 = !{ptr @smu7_get_evv_voltages.__UNIQUE_ID_ddebug343, !29, !"__UNIQUE_ID_ddebug343", i1 false, i1 false}
!32 = !{ptr @.str.12, !29, !"<string literal>", i1 false, i1 false}
!33 = !{ptr @.str.13, !34, !"<string literal>", i1 false, i1 false}
!34 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2112, i32 3}
!35 = !{ptr @.str.14, !34, !"<string literal>", i1 false, i1 false}
!36 = !{ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry, !34, !"_entry", i1 false, i1 false}
!37 = !{ptr @smu7_patch_ppt_v1_with_vdd_leakage._entry_ptr, !34, !"_entry_ptr", i1 false, i1 false}
!38 = !{ptr @phm_add_voltage._rs, !39, !"_rs", i1 false, i1 false}
!39 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2200, i32 2}
!40 = !{ptr @__func__.phm_add_voltage, !39, !"<string literal>", i1 false, i1 false}
!41 = !{ptr @phm_add_voltage._entry, !39, !"_entry", i1 false, i1 false}
!42 = !{ptr @phm_add_voltage._entry_ptr, !39, !"_entry_ptr", i1 false, i1 false}
!43 = !{ptr @.str.15, !39, !"<string literal>", i1 false, i1 false}
!44 = !{ptr @phm_add_voltage._rs.16, !45, !"_rs", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2202, i32 2}
!46 = !{ptr @phm_add_voltage._entry.17, !45, !"_entry", i1 false, i1 false}
!47 = !{ptr @phm_add_voltage._entry_ptr.18, !45, !"_entry_ptr", i1 false, i1 false}
!48 = !{ptr @phm_add_voltage._rs.19, !49, !"_rs", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2206, i32 2}
!50 = !{ptr @phm_add_voltage._entry.20, !49, !"_entry", i1 false, i1 false}
!51 = !{ptr @phm_add_voltage._entry_ptr.21, !49, !"_entry_ptr", i1 false, i1 false}
!52 = !{ptr @.str.22, !49, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @smu7_sort_lookup_table._rs, !54, !"_rs", i1 false, i1 false}
!54 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2305, i32 2}
!55 = !{ptr @__func__.smu7_sort_lookup_table, !54, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @smu7_sort_lookup_table._entry, !54, !"_entry", i1 false, i1 false}
!57 = !{ptr @smu7_sort_lookup_table._entry_ptr, !54, !"_entry_ptr", i1 false, i1 false}
!58 = !{ptr @.str.23, !54, !"<string literal>", i1 false, i1 false}
!59 = !{ptr @smu7_set_private_data_based_on_pptable_v1._rs, !60, !"_rs", i1 false, i1 false}
!60 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2406, i32 2}
!61 = !{ptr @__func__.smu7_set_private_data_based_on_pptable_v1, !60, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry, !60, !"_entry", i1 false, i1 false}
!63 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr, !60, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @.str.24, !60, !"<string literal>", i1 false, i1 false}
!65 = !{ptr @smu7_set_private_data_based_on_pptable_v1._rs.25, !66, !"_rs", i1 false, i1 false}
!66 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2409, i32 2}
!67 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry.26, !66, !"_entry", i1 false, i1 false}
!68 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.27, !66, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.28, !66, !"<string literal>", i1 false, i1 false}
!70 = !{ptr @smu7_set_private_data_based_on_pptable_v1._rs.29, !71, !"_rs", i1 false, i1 false}
!71 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2413, i32 2}
!72 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry.30, !71, !"_entry", i1 false, i1 false}
!73 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.31, !71, !"_entry_ptr", i1 false, i1 false}
!74 = !{ptr @.str.32, !71, !"<string literal>", i1 false, i1 false}
!75 = !{ptr @smu7_set_private_data_based_on_pptable_v1._rs.33, !76, !"_rs", i1 false, i1 false}
!76 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2416, i32 2}
!77 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry.34, !76, !"_entry", i1 false, i1 false}
!78 = !{ptr @smu7_set_private_data_based_on_pptable_v1._entry_ptr.35, !76, !"_entry_ptr", i1 false, i1 false}
!79 = !{ptr @.str.36, !76, !"<string literal>", i1 false, i1 false}
!80 = !{ptr @.str.37, !81, !"<string literal>", i1 false, i1 false}
!81 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2595, i32 3}
!82 = !{ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry, !81, !"_entry", i1 false, i1 false}
!83 = !{ptr @smu7_patch_ppt_v0_with_vdd_leakage._entry_ptr, !81, !"_entry_ptr", i1 false, i1 false}
!84 = !{ptr @smu7_set_private_data_based_on_pptable_v0._rs, !85, !"_rs", i1 false, i1 false}
!85 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2799, i32 2}
!86 = !{ptr @__func__.smu7_set_private_data_based_on_pptable_v0, !85, !"<string literal>", i1 false, i1 false}
!87 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry, !85, !"_entry", i1 false, i1 false}
!88 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr, !85, !"_entry_ptr", i1 false, i1 false}
!89 = !{ptr @.str.38, !85, !"<string literal>", i1 false, i1 false}
!90 = !{ptr @smu7_set_private_data_based_on_pptable_v0._rs.39, !91, !"_rs", i1 false, i1 false}
!91 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2802, i32 2}
!92 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry.40, !91, !"_entry", i1 false, i1 false}
!93 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.41, !91, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.42, !91, !"<string literal>", i1 false, i1 false}
!95 = !{ptr @smu7_set_private_data_based_on_pptable_v0._rs.43, !96, !"_rs", i1 false, i1 false}
!96 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2806, i32 2}
!97 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry.44, !96, !"_entry", i1 false, i1 false}
!98 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.45, !96, !"_entry_ptr", i1 false, i1 false}
!99 = !{ptr @.str.46, !96, !"<string literal>", i1 false, i1 false}
!100 = !{ptr @smu7_set_private_data_based_on_pptable_v0._rs.47, !101, !"_rs", i1 false, i1 false}
!101 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 2809, i32 2}
!102 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry.48, !101, !"_entry", i1 false, i1 false}
!103 = !{ptr @smu7_set_private_data_based_on_pptable_v0._entry_ptr.49, !101, !"_entry_ptr", i1 false, i1 false}
!104 = !{ptr @.str.50, !101, !"<string literal>", i1 false, i1 false}
!105 = distinct !{null, !106, !"_rs", i1 false, i1 false}
!106 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4832, i32 2}
!107 = !{ptr @__func__.smu7_setup_asic_task, !106, !"<string literal>", i1 false, i1 false}
!108 = !{ptr @smu7_setup_asic_task._entry, !106, !"_entry", i1 false, i1 false}
!109 = !{ptr @smu7_setup_asic_task._entry_ptr, !106, !"_entry_ptr", i1 false, i1 false}
!110 = distinct !{null, !106, !"<string literal>", i1 false, i1 false}
!111 = distinct !{null, !112, !"_rs", i1 false, i1 false}
!112 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4836, i32 2}
!113 = !{ptr @smu7_setup_asic_task._entry.53, !112, !"_entry", i1 false, i1 false}
!114 = !{ptr @smu7_setup_asic_task._entry_ptr.54, !112, !"_entry_ptr", i1 false, i1 false}
!115 = distinct !{null, !112, !"<string literal>", i1 false, i1 false}
!116 = distinct !{null, !117, !"_rs", i1 false, i1 false}
!117 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4840, i32 2}
!118 = !{ptr @smu7_setup_asic_task._entry.57, !117, !"_entry", i1 false, i1 false}
!119 = !{ptr @smu7_setup_asic_task._entry_ptr.58, !117, !"_entry_ptr", i1 false, i1 false}
!120 = distinct !{null, !117, !"<string literal>", i1 false, i1 false}
!121 = distinct !{null, !122, !"_rs", i1 false, i1 false}
!122 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4844, i32 2}
!123 = !{ptr @smu7_setup_asic_task._entry.61, !122, !"_entry", i1 false, i1 false}
!124 = !{ptr @smu7_setup_asic_task._entry_ptr.62, !122, !"_entry_ptr", i1 false, i1 false}
!125 = distinct !{null, !122, !"<string literal>", i1 false, i1 false}
!126 = distinct !{null, !127, !"_rs", i1 false, i1 false}
!127 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4848, i32 2}
!128 = !{ptr @smu7_setup_asic_task._entry.65, !127, !"_entry", i1 false, i1 false}
!129 = !{ptr @smu7_setup_asic_task._entry_ptr.66, !127, !"_entry_ptr", i1 false, i1 false}
!130 = distinct !{null, !127, !"<string literal>", i1 false, i1 false}
!131 = distinct !{null, !132, !"_rs", i1 false, i1 false}
!132 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4852, i32 2}
!133 = !{ptr @smu7_setup_asic_task._entry.69, !132, !"_entry", i1 false, i1 false}
!134 = !{ptr @smu7_setup_asic_task._entry_ptr.70, !132, !"_entry_ptr", i1 false, i1 false}
!135 = distinct !{null, !132, !"<string literal>", i1 false, i1 false}
!136 = !{ptr @smu7_apply_state_adjust_rules._rs, !137, !"_rs", i1 false, i1 false}
!137 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3298, i32 2}
!138 = !{ptr @__func__.smu7_apply_state_adjust_rules, !137, !"<string literal>", i1 false, i1 false}
!139 = !{ptr @smu7_apply_state_adjust_rules._entry, !137, !"_entry", i1 false, i1 false}
!140 = !{ptr @smu7_apply_state_adjust_rules._entry_ptr, !137, !"_entry_ptr", i1 false, i1 false}
!141 = !{ptr @.str.72, !137, !"<string literal>", i1 false, i1 false}
!142 = !{ptr @cast_phw_smu7_power_state._rs, !143, !"_rs", i1 false, i1 false}
!143 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 181, i32 2}
!144 = !{ptr @__func__.cast_phw_smu7_power_state, !143, !"<string literal>", i1 false, i1 false}
!145 = !{ptr @cast_phw_smu7_power_state._entry, !143, !"_entry", i1 false, i1 false}
!146 = !{ptr @cast_phw_smu7_power_state._entry_ptr, !143, !"_entry_ptr", i1 false, i1 false}
!147 = !{ptr @.str.73, !143, !"<string literal>", i1 false, i1 false}
!148 = distinct !{null, !149, !"_rs", i1 false, i1 false}
!149 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1511, i32 3}
!150 = !{ptr @__func__.smu7_enable_dpm_tasks, !149, !"<string literal>", i1 false, i1 false}
!151 = !{ptr @smu7_enable_dpm_tasks._entry, !149, !"_entry", i1 false, i1 false}
!152 = !{ptr @smu7_enable_dpm_tasks._entry_ptr, !149, !"_entry_ptr", i1 false, i1 false}
!153 = distinct !{null, !149, !"<string literal>", i1 false, i1 false}
!154 = !{ptr @smu7_enable_dpm_tasks._rs.75, !155, !"_rs", i1 false, i1 false}
!155 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1516, i32 3}
!156 = !{ptr @smu7_enable_dpm_tasks._entry.76, !155, !"_entry", i1 false, i1 false}
!157 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.77, !155, !"_entry_ptr", i1 false, i1 false}
!158 = !{ptr @.str.78, !155, !"<string literal>", i1 false, i1 false}
!159 = distinct !{null, !160, !"_rs", i1 false, i1 false}
!160 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1533, i32 2}
!161 = !{ptr @smu7_enable_dpm_tasks._entry.80, !160, !"_entry", i1 false, i1 false}
!162 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.81, !160, !"_entry_ptr", i1 false, i1 false}
!163 = distinct !{null, !160, !"<string literal>", i1 false, i1 false}
!164 = distinct !{null, !165, !"_rs", i1 false, i1 false}
!165 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1538, i32 2}
!166 = !{ptr @smu7_enable_dpm_tasks._entry.84, !165, !"_entry", i1 false, i1 false}
!167 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.85, !165, !"_entry_ptr", i1 false, i1 false}
!168 = distinct !{null, !165, !"<string literal>", i1 false, i1 false}
!169 = distinct !{null, !170, !"_rs", i1 false, i1 false}
!170 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1542, i32 2}
!171 = !{ptr @smu7_enable_dpm_tasks._entry.88, !170, !"_entry", i1 false, i1 false}
!172 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.89, !170, !"_entry_ptr", i1 false, i1 false}
!173 = distinct !{null, !170, !"<string literal>", i1 false, i1 false}
!174 = !{ptr @smu7_enable_dpm_tasks._rs.91, !175, !"_rs", i1 false, i1 false}
!175 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1546, i32 2}
!176 = !{ptr @smu7_enable_dpm_tasks._entry.92, !175, !"_entry", i1 false, i1 false}
!177 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.93, !175, !"_entry_ptr", i1 false, i1 false}
!178 = !{ptr @.str.94, !175, !"<string literal>", i1 false, i1 false}
!179 = distinct !{null, !180, !"_rs", i1 false, i1 false}
!180 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1551, i32 3}
!181 = !{ptr @smu7_enable_dpm_tasks._entry.96, !180, !"_entry", i1 false, i1 false}
!182 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.97, !180, !"_entry_ptr", i1 false, i1 false}
!183 = distinct !{null, !180, !"<string literal>", i1 false, i1 false}
!184 = distinct !{null, !185, !"_rs", i1 false, i1 false}
!185 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1557, i32 2}
!186 = !{ptr @smu7_enable_dpm_tasks._entry.100, !185, !"_entry", i1 false, i1 false}
!187 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.101, !185, !"_entry_ptr", i1 false, i1 false}
!188 = distinct !{null, !185, !"<string literal>", i1 false, i1 false}
!189 = !{ptr @smu7_enable_dpm_tasks._rs.103, !190, !"_rs", i1 false, i1 false}
!190 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1561, i32 2}
!191 = !{ptr @smu7_enable_dpm_tasks._entry.104, !190, !"_entry", i1 false, i1 false}
!192 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.105, !190, !"_entry_ptr", i1 false, i1 false}
!193 = !{ptr @.str.106, !190, !"<string literal>", i1 false, i1 false}
!194 = !{ptr @smu7_enable_dpm_tasks._rs.107, !195, !"_rs", i1 false, i1 false}
!195 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1565, i32 2}
!196 = !{ptr @smu7_enable_dpm_tasks._entry.108, !195, !"_entry", i1 false, i1 false}
!197 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.109, !195, !"_entry_ptr", i1 false, i1 false}
!198 = !{ptr @.str.110, !195, !"<string literal>", i1 false, i1 false}
!199 = !{ptr @smu7_enable_dpm_tasks._rs.111, !200, !"_rs", i1 false, i1 false}
!200 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1571, i32 3}
!201 = !{ptr @smu7_enable_dpm_tasks._entry.112, !200, !"_entry", i1 false, i1 false}
!202 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.113, !200, !"_entry_ptr", i1 false, i1 false}
!203 = !{ptr @.str.114, !200, !"<string literal>", i1 false, i1 false}
!204 = !{ptr @smu7_enable_dpm_tasks._rs.115, !205, !"_rs", i1 false, i1 false}
!205 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1580, i32 3}
!206 = !{ptr @smu7_enable_dpm_tasks._entry.116, !205, !"_entry", i1 false, i1 false}
!207 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.117, !205, !"_entry_ptr", i1 false, i1 false}
!208 = !{ptr @.str.118, !205, !"<string literal>", i1 false, i1 false}
!209 = distinct !{null, !210, !"_rs", i1 false, i1 false}
!210 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1585, i32 2}
!211 = !{ptr @smu7_enable_dpm_tasks._entry.120, !210, !"_entry", i1 false, i1 false}
!212 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.121, !210, !"_entry_ptr", i1 false, i1 false}
!213 = distinct !{null, !210, !"<string literal>", i1 false, i1 false}
!214 = distinct !{null, !215, !"_rs", i1 false, i1 false}
!215 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1589, i32 2}
!216 = !{ptr @smu7_enable_dpm_tasks._entry.124, !215, !"_entry", i1 false, i1 false}
!217 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.125, !215, !"_entry_ptr", i1 false, i1 false}
!218 = !{ptr @smu7_enable_dpm_tasks._rs.126, !219, !"_rs", i1 false, i1 false}
!219 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1593, i32 2}
!220 = !{ptr @smu7_enable_dpm_tasks._entry.127, !219, !"_entry", i1 false, i1 false}
!221 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.128, !219, !"_entry_ptr", i1 false, i1 false}
!222 = !{ptr @.str.129, !219, !"<string literal>", i1 false, i1 false}
!223 = !{ptr @smu7_enable_dpm_tasks._rs.130, !224, !"_rs", i1 false, i1 false}
!224 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1597, i32 2}
!225 = !{ptr @smu7_enable_dpm_tasks._entry.131, !224, !"_entry", i1 false, i1 false}
!226 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.132, !224, !"_entry_ptr", i1 false, i1 false}
!227 = !{ptr @.str.133, !224, !"<string literal>", i1 false, i1 false}
!228 = !{ptr @smu7_enable_dpm_tasks._rs.134, !229, !"_rs", i1 false, i1 false}
!229 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1601, i32 2}
!230 = !{ptr @smu7_enable_dpm_tasks._entry.135, !229, !"_entry", i1 false, i1 false}
!231 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.136, !229, !"_entry_ptr", i1 false, i1 false}
!232 = !{ptr @smu7_enable_dpm_tasks._rs.137, !233, !"_rs", i1 false, i1 false}
!233 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1605, i32 2}
!234 = !{ptr @smu7_enable_dpm_tasks._entry.138, !233, !"_entry", i1 false, i1 false}
!235 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.139, !233, !"_entry_ptr", i1 false, i1 false}
!236 = !{ptr @.str.140, !233, !"<string literal>", i1 false, i1 false}
!237 = !{ptr @smu7_enable_dpm_tasks._rs.141, !238, !"_rs", i1 false, i1 false}
!238 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1609, i32 2}
!239 = !{ptr @smu7_enable_dpm_tasks._entry.142, !238, !"_entry", i1 false, i1 false}
!240 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.143, !238, !"_entry_ptr", i1 false, i1 false}
!241 = !{ptr @.str.144, !238, !"<string literal>", i1 false, i1 false}
!242 = !{ptr @smu7_enable_dpm_tasks._rs.145, !243, !"_rs", i1 false, i1 false}
!243 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1613, i32 2}
!244 = !{ptr @smu7_enable_dpm_tasks._entry.146, !243, !"_entry", i1 false, i1 false}
!245 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.147, !243, !"_entry_ptr", i1 false, i1 false}
!246 = !{ptr @.str.148, !243, !"<string literal>", i1 false, i1 false}
!247 = !{ptr @smu7_enable_dpm_tasks._rs.149, !248, !"_rs", i1 false, i1 false}
!248 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1617, i32 2}
!249 = !{ptr @smu7_enable_dpm_tasks._entry.150, !248, !"_entry", i1 false, i1 false}
!250 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.151, !248, !"_entry_ptr", i1 false, i1 false}
!251 = !{ptr @.str.152, !248, !"<string literal>", i1 false, i1 false}
!252 = distinct !{null, !253, !"_rs", i1 false, i1 false}
!253 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1621, i32 2}
!254 = !{ptr @smu7_enable_dpm_tasks._entry.154, !253, !"_entry", i1 false, i1 false}
!255 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.155, !253, !"_entry_ptr", i1 false, i1 false}
!256 = distinct !{null, !253, !"<string literal>", i1 false, i1 false}
!257 = distinct !{null, !258, !"_rs", i1 false, i1 false}
!258 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1625, i32 2}
!259 = !{ptr @smu7_enable_dpm_tasks._entry.158, !258, !"_entry", i1 false, i1 false}
!260 = !{ptr @smu7_enable_dpm_tasks._entry_ptr.159, !258, !"_entry_ptr", i1 false, i1 false}
!261 = distinct !{null, !258, !"<string literal>", i1 false, i1 false}
!262 = !{ptr @smu7_construct_voltage_tables._rs, !263, !"_rs", i1 false, i1 false}
!263 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 329, i32 3}
!264 = !{ptr @__func__.smu7_construct_voltage_tables, !263, !"<string literal>", i1 false, i1 false}
!265 = !{ptr @smu7_construct_voltage_tables._entry, !263, !"_entry", i1 false, i1 false}
!266 = !{ptr @smu7_construct_voltage_tables._entry_ptr, !263, !"_entry_ptr", i1 false, i1 false}
!267 = !{ptr @.str.161, !263, !"<string literal>", i1 false, i1 false}
!268 = !{ptr @smu7_construct_voltage_tables._rs.162, !269, !"_rs", i1 false, i1 false}
!269 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 340, i32 3}
!270 = !{ptr @smu7_construct_voltage_tables._entry.163, !269, !"_entry", i1 false, i1 false}
!271 = !{ptr @smu7_construct_voltage_tables._entry_ptr.164, !269, !"_entry_ptr", i1 false, i1 false}
!272 = !{ptr @.str.165, !269, !"<string literal>", i1 false, i1 false}
!273 = !{ptr @smu7_construct_voltage_tables._rs.166, !274, !"_rs", i1 false, i1 false}
!274 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 349, i32 3}
!275 = !{ptr @smu7_construct_voltage_tables._entry.167, !274, !"_entry", i1 false, i1 false}
!276 = !{ptr @smu7_construct_voltage_tables._entry_ptr.168, !274, !"_entry_ptr", i1 false, i1 false}
!277 = !{ptr @.str.169, !274, !"<string literal>", i1 false, i1 false}
!278 = !{ptr @smu7_construct_voltage_tables._rs.170, !279, !"_rs", i1 false, i1 false}
!279 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 359, i32 3}
!280 = !{ptr @smu7_construct_voltage_tables._entry.171, !279, !"_entry", i1 false, i1 false}
!281 = !{ptr @smu7_construct_voltage_tables._entry_ptr.172, !279, !"_entry_ptr", i1 false, i1 false}
!282 = !{ptr @.str.173, !279, !"<string literal>", i1 false, i1 false}
!283 = !{ptr @smu7_construct_voltage_tables._rs.174, !284, !"_rs", i1 false, i1 false}
!284 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 368, i32 3}
!285 = !{ptr @smu7_construct_voltage_tables._entry.175, !284, !"_entry", i1 false, i1 false}
!286 = !{ptr @smu7_construct_voltage_tables._entry_ptr.176, !284, !"_entry_ptr", i1 false, i1 false}
!287 = !{ptr @.str.177, !284, !"<string literal>", i1 false, i1 false}
!288 = !{ptr @smu7_construct_voltage_tables._rs.178, !289, !"_rs", i1 false, i1 false}
!289 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 377, i32 3}
!290 = !{ptr @smu7_construct_voltage_tables._entry.179, !289, !"_entry", i1 false, i1 false}
!291 = !{ptr @smu7_construct_voltage_tables._entry_ptr.180, !289, !"_entry_ptr", i1 false, i1 false}
!292 = !{ptr @.str.181, !289, !"<string literal>", i1 false, i1 false}
!293 = !{ptr @smu7_construct_voltage_tables._rs.182, !294, !"_rs", i1 false, i1 false}
!294 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 388, i32 3}
!295 = !{ptr @smu7_construct_voltage_tables._entry.183, !294, !"_entry", i1 false, i1 false}
!296 = !{ptr @smu7_construct_voltage_tables._entry_ptr.184, !294, !"_entry_ptr", i1 false, i1 false}
!297 = !{ptr @.str.185, !294, !"<string literal>", i1 false, i1 false}
!298 = !{ptr @smu7_construct_voltage_tables._rs.186, !299, !"_rs", i1 false, i1 false}
!299 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 393, i32 2}
!300 = !{ptr @smu7_construct_voltage_tables._entry.187, !299, !"_entry", i1 false, i1 false}
!301 = !{ptr @smu7_construct_voltage_tables._entry_ptr.188, !299, !"_entry_ptr", i1 false, i1 false}
!302 = !{ptr @.str.189, !299, !"<string literal>", i1 false, i1 false}
!303 = !{ptr @smu7_construct_voltage_tables._rs.190, !304, !"_rs", i1 false, i1 false}
!304 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 400, i32 2}
!305 = !{ptr @smu7_construct_voltage_tables._entry.191, !304, !"_entry", i1 false, i1 false}
!306 = !{ptr @smu7_construct_voltage_tables._entry_ptr.192, !304, !"_entry_ptr", i1 false, i1 false}
!307 = !{ptr @smu7_construct_voltage_tables._rs.193, !308, !"_rs", i1 false, i1 false}
!308 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 407, i32 2}
!309 = !{ptr @smu7_construct_voltage_tables._entry.194, !308, !"_entry", i1 false, i1 false}
!310 = !{ptr @smu7_construct_voltage_tables._entry_ptr.195, !308, !"_entry_ptr", i1 false, i1 false}
!311 = !{ptr @.str.196, !308, !"<string literal>", i1 false, i1 false}
!312 = !{ptr @smu7_construct_voltage_tables._rs.197, !313, !"_rs", i1 false, i1 false}
!313 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 414, i32 2}
!314 = !{ptr @smu7_construct_voltage_tables._entry.198, !313, !"_entry", i1 false, i1 false}
!315 = !{ptr @smu7_construct_voltage_tables._entry_ptr.199, !313, !"_entry_ptr", i1 false, i1 false}
!316 = !{ptr @.str.200, !313, !"<string literal>", i1 false, i1 false}
!317 = distinct !{null, !318, !"_rs", i1 false, i1 false}
!318 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 294, i32 2}
!319 = !{ptr @__func__.phm_get_svi2_voltage_table_v0, !318, !"<string literal>", i1 false, i1 false}
!320 = !{ptr @phm_get_svi2_voltage_table_v0._entry, !318, !"_entry", i1 false, i1 false}
!321 = !{ptr @phm_get_svi2_voltage_table_v0._entry_ptr, !318, !"_entry_ptr", i1 false, i1 false}
!322 = distinct !{null, !318, !"<string literal>", i1 false, i1 false}
!323 = !{ptr @smu7_setup_dpm_tables_v1._rs, !324, !"_rs", i1 false, i1 false}
!324 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 884, i32 2}
!325 = !{ptr @__func__.smu7_setup_dpm_tables_v1, !324, !"<string literal>", i1 false, i1 false}
!326 = !{ptr @smu7_setup_dpm_tables_v1._entry, !324, !"_entry", i1 false, i1 false}
!327 = !{ptr @smu7_setup_dpm_tables_v1._entry_ptr, !324, !"_entry_ptr", i1 false, i1 false}
!328 = !{ptr @.str.202, !324, !"<string literal>", i1 false, i1 false}
!329 = !{ptr @smu7_setup_dpm_tables_v1._rs.203, !330, !"_rs", i1 false, i1 false}
!330 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 887, i32 2}
!331 = !{ptr @smu7_setup_dpm_tables_v1._entry.204, !330, !"_entry", i1 false, i1 false}
!332 = !{ptr @smu7_setup_dpm_tables_v1._entry_ptr.205, !330, !"_entry_ptr", i1 false, i1 false}
!333 = !{ptr @.str.206, !330, !"<string literal>", i1 false, i1 false}
!334 = !{ptr @smu7_setup_dpm_tables_v1._rs.207, !335, !"_rs", i1 false, i1 false}
!335 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 891, i32 2}
!336 = !{ptr @smu7_setup_dpm_tables_v1._entry.208, !335, !"_entry", i1 false, i1 false}
!337 = !{ptr @smu7_setup_dpm_tables_v1._entry_ptr.209, !335, !"_entry_ptr", i1 false, i1 false}
!338 = !{ptr @.str.210, !335, !"<string literal>", i1 false, i1 false}
!339 = !{ptr @smu7_setup_dpm_tables_v1._rs.211, !340, !"_rs", i1 false, i1 false}
!340 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 894, i32 2}
!341 = !{ptr @smu7_setup_dpm_tables_v1._entry.212, !340, !"_entry", i1 false, i1 false}
!342 = !{ptr @smu7_setup_dpm_tables_v1._entry_ptr.213, !340, !"_entry_ptr", i1 false, i1 false}
!343 = !{ptr @.str.214, !340, !"<string literal>", i1 false, i1 false}
!344 = !{ptr @smu7_setup_dpm_tables_v0._rs, !345, !"_rs", i1 false, i1 false}
!345 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 793, i32 2}
!346 = !{ptr @__func__.smu7_setup_dpm_tables_v0, !345, !"<string literal>", i1 false, i1 false}
!347 = !{ptr @smu7_setup_dpm_tables_v0._entry, !345, !"_entry", i1 false, i1 false}
!348 = !{ptr @smu7_setup_dpm_tables_v0._entry_ptr, !345, !"_entry_ptr", i1 false, i1 false}
!349 = !{ptr @.str.215, !345, !"<string literal>", i1 false, i1 false}
!350 = !{ptr @smu7_setup_dpm_tables_v0._rs.216, !351, !"_rs", i1 false, i1 false}
!351 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 795, i32 2}
!352 = !{ptr @smu7_setup_dpm_tables_v0._entry.217, !351, !"_entry", i1 false, i1 false}
!353 = !{ptr @smu7_setup_dpm_tables_v0._entry_ptr.218, !351, !"_entry_ptr", i1 false, i1 false}
!354 = !{ptr @.str.219, !351, !"<string literal>", i1 false, i1 false}
!355 = !{ptr @smu7_setup_dpm_tables_v0._rs.220, !356, !"_rs", i1 false, i1 false}
!356 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 798, i32 2}
!357 = !{ptr @smu7_setup_dpm_tables_v0._entry.221, !356, !"_entry", i1 false, i1 false}
!358 = !{ptr @smu7_setup_dpm_tables_v0._entry_ptr.222, !356, !"_entry_ptr", i1 false, i1 false}
!359 = !{ptr @.str.223, !356, !"<string literal>", i1 false, i1 false}
!360 = !{ptr @smu7_setup_dpm_tables_v0._rs.224, !361, !"_rs", i1 false, i1 false}
!361 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 800, i32 2}
!362 = !{ptr @smu7_setup_dpm_tables_v0._entry.225, !361, !"_entry", i1 false, i1 false}
!363 = !{ptr @smu7_setup_dpm_tables_v0._entry_ptr.226, !361, !"_entry_ptr", i1 false, i1 false}
!364 = !{ptr @.str.227, !361, !"<string literal>", i1 false, i1 false}
!365 = distinct !{null, !366, !"_rs", i1 false, i1 false}
!366 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 817, i32 2}
!367 = !{ptr @smu7_setup_dpm_tables_v0._entry.229, !366, !"_entry", i1 false, i1 false}
!368 = !{ptr @smu7_setup_dpm_tables_v0._entry_ptr.230, !366, !"_entry_ptr", i1 false, i1 false}
!369 = !{ptr @smu7_setup_default_pcie_table._rs, !370, !"_rs", i1 false, i1 false}
!370 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 646, i32 2}
!371 = !{ptr @__func__.smu7_setup_default_pcie_table, !370, !"<string literal>", i1 false, i1 false}
!372 = !{ptr @smu7_setup_default_pcie_table._entry, !370, !"_entry", i1 false, i1 false}
!373 = !{ptr @smu7_setup_default_pcie_table._entry_ptr, !370, !"_entry_ptr", i1 false, i1 false}
!374 = !{ptr @.str.231, !370, !"<string literal>", i1 false, i1 false}
!375 = !{ptr @.str.232, !376, !"<string literal>", i1 false, i1 false}
!376 = !{!"../drivers/gpu/drm/amd/amdgpu/../include/amd_pcie_helpers.h", i32 85, i32 3}
!377 = !{ptr @.str.233, !376, !"<string literal>", i1 false, i1 false}
!378 = !{ptr @.str.234, !376, !"<string literal>", i1 false, i1 false}
!379 = !{ptr @get_pcie_lane_support._entry, !376, !"_entry", i1 false, i1 false}
!380 = !{ptr @get_pcie_lane_support._entry_ptr, !376, !"_entry_ptr", i1 false, i1 false}
!381 = !{ptr @.str.236, !382, !"<string literal>", i1 false, i1 false}
!382 = !{!"../drivers/gpu/drm/amd/amdgpu/../include/amd_pcie_helpers.h", i32 129, i32 8}
!383 = !{ptr @get_pcie_lane_support._entry.235, !382, !"_entry", i1 false, i1 false}
!384 = !{ptr @get_pcie_lane_support._entry_ptr.237, !382, !"_entry_ptr", i1 false, i1 false}
!385 = !{ptr @smu7_enable_deep_sleep_master_switch._rs, !386, !"_rs", i1 false, i1 false}
!386 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1133, i32 4}
!387 = !{ptr @__func__.smu7_enable_deep_sleep_master_switch, !386, !"<string literal>", i1 false, i1 false}
!388 = !{ptr @smu7_enable_deep_sleep_master_switch._entry, !386, !"_entry", i1 false, i1 false}
!389 = !{ptr @smu7_enable_deep_sleep_master_switch._entry_ptr, !386, !"_entry_ptr", i1 false, i1 false}
!390 = !{ptr @.str.238, !386, !"<string literal>", i1 false, i1 false}
!391 = !{ptr @smu7_enable_deep_sleep_master_switch._rs.239, !392, !"_rs", i1 false, i1 false}
!392 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1140, i32 4}
!393 = !{ptr @smu7_enable_deep_sleep_master_switch._entry.240, !392, !"_entry", i1 false, i1 false}
!394 = !{ptr @smu7_enable_deep_sleep_master_switch._entry_ptr.241, !392, !"_entry_ptr", i1 false, i1 false}
!395 = !{ptr @.str.242, !392, !"<string literal>", i1 false, i1 false}
!396 = !{ptr @.str.243, !397, !"<string literal>", i1 false, i1 false}
!397 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1290, i32 3}
!398 = !{ptr @.str.244, !397, !"<string literal>", i1 false, i1 false}
!399 = !{ptr @smu7_start_dpm._entry, !397, !"_entry", i1 false, i1 false}
!400 = !{ptr @smu7_start_dpm._entry_ptr, !397, !"_entry_ptr", i1 false, i1 false}
!401 = !{ptr @smu7_start_dpm._rs, !402, !"_rs", i1 false, i1 false}
!402 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1296, i32 3}
!403 = !{ptr @smu7_start_dpm._entry.245, !402, !"_entry", i1 false, i1 false}
!404 = !{ptr @smu7_start_dpm._entry_ptr.246, !402, !"_entry_ptr", i1 false, i1 false}
!405 = !{ptr @.str.247, !402, !"<string literal>", i1 false, i1 false}
!406 = !{ptr @smu7_start_dpm._rs.248, !407, !"_rs", i1 false, i1 false}
!407 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1303, i32 3}
!408 = !{ptr @smu7_start_dpm._entry.249, !407, !"_entry", i1 false, i1 false}
!409 = !{ptr @smu7_start_dpm._entry_ptr.250, !407, !"_entry_ptr", i1 false, i1 false}
!410 = !{ptr @.str.251, !407, !"<string literal>", i1 false, i1 false}
!411 = !{ptr @smu7_start_dpm._rs.252, !412, !"_rs", i1 false, i1 false}
!412 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1313, i32 3}
!413 = !{ptr @smu7_start_dpm._entry.253, !412, !"_entry", i1 false, i1 false}
!414 = !{ptr @smu7_start_dpm._entry_ptr.254, !412, !"_entry_ptr", i1 false, i1 false}
!415 = !{ptr @.str.255, !412, !"<string literal>", i1 false, i1 false}
!416 = !{ptr @smu7_enable_sclk_mclk_dpm._rs, !417, !"_rs", i1 false, i1 false}
!417 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1208, i32 3}
!418 = !{ptr @__func__.smu7_enable_sclk_mclk_dpm, !417, !"<string literal>", i1 false, i1 false}
!419 = !{ptr @smu7_enable_sclk_mclk_dpm._entry, !417, !"_entry", i1 false, i1 false}
!420 = !{ptr @smu7_enable_sclk_mclk_dpm._entry_ptr, !417, !"_entry_ptr", i1 false, i1 false}
!421 = !{ptr @.str.256, !417, !"<string literal>", i1 false, i1 false}
!422 = !{ptr @smu7_enable_sclk_mclk_dpm._rs.257, !423, !"_rs", i1 false, i1 false}
!423 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1219, i32 3}
!424 = !{ptr @smu7_enable_sclk_mclk_dpm._entry.258, !423, !"_entry", i1 false, i1 false}
!425 = !{ptr @smu7_enable_sclk_mclk_dpm._entry_ptr.259, !423, !"_entry_ptr", i1 false, i1 false}
!426 = !{ptr @.str.260, !423, !"<string literal>", i1 false, i1 false}
!427 = !{ptr @.str.261, !428, !"<string literal>", i1 false, i1 false}
!428 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1385, i32 3}
!429 = !{ptr @.str.262, !428, !"<string literal>", i1 false, i1 false}
!430 = !{ptr @smu7_set_dpm_event_sources._entry, !428, !"_entry", i1 false, i1 false}
!431 = !{ptr @smu7_set_dpm_event_sources._entry_ptr, !428, !"_entry_ptr", i1 false, i1 false}
!432 = !{ptr @smu7_disable_dpm_tasks._rs, !433, !"_rs", i1 false, i1 false}
!433 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1684, i32 2}
!434 = !{ptr @__func__.smu7_disable_dpm_tasks, !433, !"<string literal>", i1 false, i1 false}
!435 = !{ptr @smu7_disable_dpm_tasks._entry, !433, !"_entry", i1 false, i1 false}
!436 = !{ptr @smu7_disable_dpm_tasks._entry_ptr, !433, !"_entry_ptr", i1 false, i1 false}
!437 = !{ptr @.str.263, !433, !"<string literal>", i1 false, i1 false}
!438 = !{ptr @smu7_disable_dpm_tasks._rs.264, !439, !"_rs", i1 false, i1 false}
!439 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1688, i32 2}
!440 = !{ptr @smu7_disable_dpm_tasks._entry.265, !439, !"_entry", i1 false, i1 false}
!441 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.266, !439, !"_entry_ptr", i1 false, i1 false}
!442 = !{ptr @.str.267, !439, !"<string literal>", i1 false, i1 false}
!443 = !{ptr @smu7_disable_dpm_tasks._rs.268, !444, !"_rs", i1 false, i1 false}
!444 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1692, i32 2}
!445 = !{ptr @smu7_disable_dpm_tasks._entry.269, !444, !"_entry", i1 false, i1 false}
!446 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.270, !444, !"_entry_ptr", i1 false, i1 false}
!447 = !{ptr @.str.271, !444, !"<string literal>", i1 false, i1 false}
!448 = distinct !{null, !449, !"_rs", i1 false, i1 false}
!449 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1701, i32 2}
!450 = !{ptr @smu7_disable_dpm_tasks._entry.273, !449, !"_entry", i1 false, i1 false}
!451 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.274, !449, !"_entry_ptr", i1 false, i1 false}
!452 = distinct !{null, !449, !"<string literal>", i1 false, i1 false}
!453 = !{ptr @smu7_disable_dpm_tasks._rs.276, !454, !"_rs", i1 false, i1 false}
!454 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1705, i32 2}
!455 = !{ptr @smu7_disable_dpm_tasks._entry.277, !454, !"_entry", i1 false, i1 false}
!456 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.278, !454, !"_entry_ptr", i1 false, i1 false}
!457 = !{ptr @.str.279, !454, !"<string literal>", i1 false, i1 false}
!458 = !{ptr @smu7_disable_dpm_tasks._rs.280, !459, !"_rs", i1 false, i1 false}
!459 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1709, i32 2}
!460 = !{ptr @smu7_disable_dpm_tasks._entry.281, !459, !"_entry", i1 false, i1 false}
!461 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.282, !459, !"_entry_ptr", i1 false, i1 false}
!462 = !{ptr @.str.283, !459, !"<string literal>", i1 false, i1 false}
!463 = !{ptr @smu7_disable_dpm_tasks._rs.284, !464, !"_rs", i1 false, i1 false}
!464 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1713, i32 2}
!465 = !{ptr @smu7_disable_dpm_tasks._entry.285, !464, !"_entry", i1 false, i1 false}
!466 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.286, !464, !"_entry_ptr", i1 false, i1 false}
!467 = !{ptr @.str.287, !464, !"<string literal>", i1 false, i1 false}
!468 = !{ptr @smu7_disable_dpm_tasks._rs.288, !469, !"_rs", i1 false, i1 false}
!469 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1717, i32 2}
!470 = !{ptr @smu7_disable_dpm_tasks._entry.289, !469, !"_entry", i1 false, i1 false}
!471 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.290, !469, !"_entry_ptr", i1 false, i1 false}
!472 = !{ptr @.str.291, !469, !"<string literal>", i1 false, i1 false}
!473 = distinct !{null, !474, !"_rs", i1 false, i1 false}
!474 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1721, i32 2}
!475 = !{ptr @smu7_disable_dpm_tasks._entry.293, !474, !"_entry", i1 false, i1 false}
!476 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.294, !474, !"_entry_ptr", i1 false, i1 false}
!477 = distinct !{null, !474, !"<string literal>", i1 false, i1 false}
!478 = !{ptr @smu7_disable_dpm_tasks._rs.296, !479, !"_rs", i1 false, i1 false}
!479 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1725, i32 2}
!480 = !{ptr @smu7_disable_dpm_tasks._entry.297, !479, !"_entry", i1 false, i1 false}
!481 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.298, !479, !"_entry_ptr", i1 false, i1 false}
!482 = !{ptr @.str.299, !479, !"<string literal>", i1 false, i1 false}
!483 = !{ptr @smu7_disable_dpm_tasks._rs.300, !484, !"_rs", i1 false, i1 false}
!484 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1729, i32 2}
!485 = !{ptr @smu7_disable_dpm_tasks._entry.301, !484, !"_entry", i1 false, i1 false}
!486 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.302, !484, !"_entry_ptr", i1 false, i1 false}
!487 = !{ptr @.str.303, !484, !"<string literal>", i1 false, i1 false}
!488 = !{ptr @smu7_disable_dpm_tasks._rs.304, !489, !"_rs", i1 false, i1 false}
!489 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1733, i32 2}
!490 = !{ptr @smu7_disable_dpm_tasks._entry.305, !489, !"_entry", i1 false, i1 false}
!491 = !{ptr @smu7_disable_dpm_tasks._entry_ptr.306, !489, !"_entry_ptr", i1 false, i1 false}
!492 = !{ptr @.str.307, !489, !"<string literal>", i1 false, i1 false}
!493 = !{ptr @smu7_stop_dpm._rs, !494, !"_rs", i1 false, i1 false}
!494 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1359, i32 3}
!495 = !{ptr @__func__.smu7_stop_dpm, !494, !"<string literal>", i1 false, i1 false}
!496 = !{ptr @smu7_stop_dpm._entry, !494, !"_entry", i1 false, i1 false}
!497 = !{ptr @smu7_stop_dpm._entry_ptr, !494, !"_entry_ptr", i1 false, i1 false}
!498 = !{ptr @.str.308, !494, !"<string literal>", i1 false, i1 false}
!499 = !{ptr @smu7_stop_dpm._rs.309, !500, !"_rs", i1 false, i1 false}
!500 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1369, i32 2}
!501 = !{ptr @smu7_stop_dpm._entry.310, !500, !"_entry", i1 false, i1 false}
!502 = !{ptr @smu7_stop_dpm._entry_ptr.311, !500, !"_entry_ptr", i1 false, i1 false}
!503 = !{ptr @.str.312, !500, !"<string literal>", i1 false, i1 false}
!504 = !{ptr @smu7_disable_sclk_mclk_dpm._rs, !505, !"_rs", i1 false, i1 false}
!505 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1329, i32 3}
!506 = !{ptr @__func__.smu7_disable_sclk_mclk_dpm, !505, !"<string literal>", i1 false, i1 false}
!507 = !{ptr @smu7_disable_sclk_mclk_dpm._entry, !505, !"_entry", i1 false, i1 false}
!508 = !{ptr @smu7_disable_sclk_mclk_dpm._entry_ptr, !505, !"_entry_ptr", i1 false, i1 false}
!509 = !{ptr @.str.313, !505, !"<string literal>", i1 false, i1 false}
!510 = !{ptr @smu7_disable_sclk_mclk_dpm._rs.314, !511, !"_rs", i1 false, i1 false}
!511 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1337, i32 3}
!512 = !{ptr @smu7_disable_sclk_mclk_dpm._entry.315, !511, !"_entry", i1 false, i1 false}
!513 = !{ptr @smu7_disable_sclk_mclk_dpm._entry_ptr.316, !511, !"_entry_ptr", i1 false, i1 false}
!514 = !{ptr @.str.317, !511, !"<string literal>", i1 false, i1 false}
!515 = !{ptr @smu7_disable_deep_sleep_master_switch._rs, !516, !"_rs", i1 false, i1 false}
!516 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1156, i32 4}
!517 = !{ptr @__func__.smu7_disable_deep_sleep_master_switch, !516, !"<string literal>", i1 false, i1 false}
!518 = !{ptr @smu7_disable_deep_sleep_master_switch._entry, !516, !"_entry", i1 false, i1 false}
!519 = !{ptr @smu7_disable_deep_sleep_master_switch._entry_ptr, !516, !"_entry_ptr", i1 false, i1 false}
!520 = distinct !{null, !521, !"_rs", i1 false, i1 false}
!521 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 232, i32 2}
!522 = !{ptr @__func__.smu7_get_current_pcie_lane_number, !521, !"<string literal>", i1 false, i1 false}
!523 = !{ptr @smu7_get_current_pcie_lane_number._entry, !521, !"_entry", i1 false, i1 false}
!524 = !{ptr @smu7_get_current_pcie_lane_number._entry_ptr, !521, !"_entry_ptr", i1 false, i1 false}
!525 = distinct !{null, !521, !"<string literal>", i1 false, i1 false}
!526 = !{ptr @.str.319, !527, !"<string literal>", i1 false, i1 false}
!527 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3822, i32 4}
!528 = !{ptr @.str.320, !527, !"<string literal>", i1 false, i1 false}
!529 = !{ptr @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug346, !527, !"__UNIQUE_ID_ddebug346", i1 false, i1 false}
!530 = !{ptr @.str.321, !527, !"<string literal>", i1 false, i1 false}
!531 = !{ptr @.str.322, !532, !"<string literal>", i1 false, i1 false}
!532 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3826, i32 4}
!533 = !{ptr @smu7_get_pp_table_entry_v0.__UNIQUE_ID_ddebug347, !532, !"__UNIQUE_ID_ddebug347", i1 false, i1 false}
!534 = !{ptr @.str.323, !532, !"<string literal>", i1 false, i1 false}
!535 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._rs, !536, !"_rs", i1 false, i1 false}
!536 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3768, i32 2}
!537 = !{ptr @__func__.smu7_get_pp_table_entry_callback_func_v0, !536, !"<string literal>", i1 false, i1 false}
!538 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._entry, !536, !"_entry", i1 false, i1 false}
!539 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._entry_ptr, !536, !"_entry_ptr", i1 false, i1 false}
!540 = !{ptr @.str.324, !536, !"<string literal>", i1 false, i1 false}
!541 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._rs.325, !542, !"_rs", i1 false, i1 false}
!542 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3773, i32 2}
!543 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._entry.326, !542, !"_entry", i1 false, i1 false}
!544 = !{ptr @smu7_get_pp_table_entry_callback_func_v0._entry_ptr.327, !542, !"_entry_ptr", i1 false, i1 false}
!545 = !{ptr @.str.328, !542, !"<string literal>", i1 false, i1 false}
!546 = !{ptr @.str.329, !547, !"<string literal>", i1 false, i1 false}
!547 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3674, i32 4}
!548 = !{ptr @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug344, !547, !"__UNIQUE_ID_ddebug344", i1 false, i1 false}
!549 = !{ptr @smu7_get_pp_table_entry_v1.__UNIQUE_ID_ddebug345, !550, !"__UNIQUE_ID_ddebug345", i1 false, i1 false}
!550 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3678, i32 4}
!551 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._rs, !552, !"_rs", i1 false, i1 false}
!552 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3604, i32 2}
!553 = !{ptr @__func__.smu7_get_pp_table_entry_callback_func_v1, !552, !"<string literal>", i1 false, i1 false}
!554 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._entry, !552, !"_entry", i1 false, i1 false}
!555 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._entry_ptr, !552, !"_entry_ptr", i1 false, i1 false}
!556 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._rs.330, !557, !"_rs", i1 false, i1 false}
!557 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 3609, i32 2}
!558 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._entry.331, !557, !"_entry", i1 false, i1 false}
!559 = !{ptr @smu7_get_pp_table_entry_callback_func_v1._entry_ptr.332, !557, !"_entry_ptr", i1 false, i1 false}
!560 = !{ptr @.str.333, !557, !"<string literal>", i1 false, i1 false}
!561 = distinct !{null, !562, !"_rs", i1 false, i1 false}
!562 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4426, i32 2}
!563 = !{ptr @__func__.smu7_set_power_state_tasks, !562, !"<string literal>", i1 false, i1 false}
!564 = !{ptr @smu7_set_power_state_tasks._entry, !562, !"_entry", i1 false, i1 false}
!565 = !{ptr @smu7_set_power_state_tasks._entry_ptr, !562, !"_entry_ptr", i1 false, i1 false}
!566 = distinct !{null, !562, !"<string literal>", i1 false, i1 false}
!567 = distinct !{null, !568, !"_rs", i1 false, i1 false}
!568 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4434, i32 3}
!569 = !{ptr @smu7_set_power_state_tasks._entry.336, !568, !"_entry", i1 false, i1 false}
!570 = !{ptr @smu7_set_power_state_tasks._entry_ptr.337, !568, !"_entry_ptr", i1 false, i1 false}
!571 = distinct !{null, !568, !"<string literal>", i1 false, i1 false}
!572 = !{ptr @smu7_set_power_state_tasks._rs.339, !573, !"_rs", i1 false, i1 false}
!573 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4440, i32 2}
!574 = !{ptr @smu7_set_power_state_tasks._entry.340, !573, !"_entry", i1 false, i1 false}
!575 = !{ptr @smu7_set_power_state_tasks._entry_ptr.341, !573, !"_entry_ptr", i1 false, i1 false}
!576 = !{ptr @.str.342, !573, !"<string literal>", i1 false, i1 false}
!577 = !{ptr @smu7_set_power_state_tasks._rs.343, !578, !"_rs", i1 false, i1 false}
!578 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4444, i32 2}
!579 = !{ptr @smu7_set_power_state_tasks._entry.344, !578, !"_entry", i1 false, i1 false}
!580 = !{ptr @smu7_set_power_state_tasks._entry_ptr.345, !578, !"_entry_ptr", i1 false, i1 false}
!581 = !{ptr @.str.346, !578, !"<string literal>", i1 false, i1 false}
!582 = distinct !{null, !583, !"_rs", i1 false, i1 false}
!583 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4456, i32 2}
!584 = !{ptr @smu7_set_power_state_tasks._entry.348, !583, !"_entry", i1 false, i1 false}
!585 = !{ptr @smu7_set_power_state_tasks._entry_ptr.349, !583, !"_entry_ptr", i1 false, i1 false}
!586 = distinct !{null, !583, !"<string literal>", i1 false, i1 false}
!587 = !{ptr @smu7_set_power_state_tasks._rs.351, !588, !"_rs", i1 false, i1 false}
!588 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4461, i32 2}
!589 = !{ptr @smu7_set_power_state_tasks._entry.352, !588, !"_entry", i1 false, i1 false}
!590 = !{ptr @smu7_set_power_state_tasks._entry_ptr.353, !588, !"_entry_ptr", i1 false, i1 false}
!591 = !{ptr @.str.354, !588, !"<string literal>", i1 false, i1 false}
!592 = !{ptr @smu7_set_power_state_tasks._rs.355, !593, !"_rs", i1 false, i1 false}
!593 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4466, i32 2}
!594 = !{ptr @smu7_set_power_state_tasks._entry.356, !593, !"_entry", i1 false, i1 false}
!595 = !{ptr @smu7_set_power_state_tasks._entry_ptr.357, !593, !"_entry_ptr", i1 false, i1 false}
!596 = !{ptr @.str.358, !593, !"<string literal>", i1 false, i1 false}
!597 = !{ptr @smu7_set_power_state_tasks._rs.359, !598, !"_rs", i1 false, i1 false}
!598 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4471, i32 2}
!599 = !{ptr @smu7_set_power_state_tasks._entry.360, !598, !"_entry", i1 false, i1 false}
!600 = !{ptr @smu7_set_power_state_tasks._entry_ptr.361, !598, !"_entry_ptr", i1 false, i1 false}
!601 = !{ptr @.str.362, !598, !"<string literal>", i1 false, i1 false}
!602 = distinct !{null, !603, !"_rs", i1 false, i1 false}
!603 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4476, i32 2}
!604 = !{ptr @smu7_set_power_state_tasks._entry.364, !603, !"_entry", i1 false, i1 false}
!605 = !{ptr @smu7_set_power_state_tasks._entry_ptr.365, !603, !"_entry_ptr", i1 false, i1 false}
!606 = distinct !{null, !603, !"<string literal>", i1 false, i1 false}
!607 = !{ptr @smu7_set_power_state_tasks._rs.367, !608, !"_rs", i1 false, i1 false}
!608 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4481, i32 2}
!609 = !{ptr @smu7_set_power_state_tasks._entry.368, !608, !"_entry", i1 false, i1 false}
!610 = !{ptr @smu7_set_power_state_tasks._entry_ptr.369, !608, !"_entry_ptr", i1 false, i1 false}
!611 = !{ptr @.str.370, !608, !"<string literal>", i1 false, i1 false}
!612 = distinct !{null, !613, !"_rs", i1 false, i1 false}
!613 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4489, i32 3}
!614 = !{ptr @smu7_set_power_state_tasks._entry.372, !613, !"_entry", i1 false, i1 false}
!615 = !{ptr @smu7_set_power_state_tasks._entry_ptr.373, !613, !"_entry_ptr", i1 false, i1 false}
!616 = distinct !{null, !613, !"<string literal>", i1 false, i1 false}
!617 = !{ptr @cast_const_phw_smu7_power_state._rs, !618, !"_rs", i1 false, i1 false}
!618 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 191, i32 2}
!619 = !{ptr @__func__.cast_const_phw_smu7_power_state, !618, !"<string literal>", i1 false, i1 false}
!620 = !{ptr @cast_const_phw_smu7_power_state._entry, !618, !"_entry", i1 false, i1 false}
!621 = !{ptr @cast_const_phw_smu7_power_state._entry_ptr, !618, !"_entry_ptr", i1 false, i1 false}
!622 = !{ptr @smu7_freeze_sclk_mclk_dpm._rs, !623, !"_rs", i1 false, i1 false}
!623 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4161, i32 3}
!624 = !{ptr @__func__.smu7_freeze_sclk_mclk_dpm, !623, !"<string literal>", i1 false, i1 false}
!625 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry, !623, !"_entry", i1 false, i1 false}
!626 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr, !623, !"_entry_ptr", i1 false, i1 false}
!627 = !{ptr @.str.375, !623, !"<string literal>", i1 false, i1 false}
!628 = !{ptr @smu7_freeze_sclk_mclk_dpm._rs.376, !629, !"_rs", i1 false, i1 false}
!629 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4164, i32 3}
!630 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry.377, !629, !"_entry", i1 false, i1 false}
!631 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.378, !629, !"_entry_ptr", i1 false, i1 false}
!632 = !{ptr @.str.379, !629, !"<string literal>", i1 false, i1 false}
!633 = !{ptr @smu7_freeze_sclk_mclk_dpm._rs.380, !634, !"_rs", i1 false, i1 false}
!634 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4175, i32 3}
!635 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry.381, !634, !"_entry", i1 false, i1 false}
!636 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.382, !634, !"_entry_ptr", i1 false, i1 false}
!637 = !{ptr @.str.383, !634, !"<string literal>", i1 false, i1 false}
!638 = !{ptr @smu7_freeze_sclk_mclk_dpm._rs.384, !639, !"_rs", i1 false, i1 false}
!639 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4178, i32 3}
!640 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry.385, !639, !"_entry", i1 false, i1 false}
!641 = !{ptr @smu7_freeze_sclk_mclk_dpm._entry_ptr.386, !639, !"_entry_ptr", i1 false, i1 false}
!642 = !{ptr @.str.387, !639, !"<string literal>", i1 false, i1 false}
!643 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs, !644, !"_rs", i1 false, i1 false}
!644 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4219, i32 3}
!645 = !{ptr @__func__.smu7_populate_and_upload_sclk_mclk_dpm_levels, !644, !"<string literal>", i1 false, i1 false}
!646 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry, !644, !"_entry", i1 false, i1 false}
!647 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr, !644, !"_entry_ptr", i1 false, i1 false}
!648 = !{ptr @.str.388, !644, !"<string literal>", i1 false, i1 false}
!649 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._rs.389, !650, !"_rs", i1 false, i1 false}
!650 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4228, i32 3}
!651 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry.390, !650, !"_entry", i1 false, i1 false}
!652 = !{ptr @smu7_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.391, !650, !"_entry_ptr", i1 false, i1 false}
!653 = !{ptr @.str.392, !650, !"<string literal>", i1 false, i1 false}
!654 = !{ptr @smu7_trim_dpm_states._rs, !655, !"_rs", i1 false, i1 false}
!655 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4263, i32 2}
!656 = !{ptr @__func__.smu7_trim_dpm_states, !655, !"<string literal>", i1 false, i1 false}
!657 = !{ptr @smu7_trim_dpm_states._entry, !655, !"_entry", i1 false, i1 false}
!658 = !{ptr @smu7_trim_dpm_states._entry_ptr, !655, !"_entry_ptr", i1 false, i1 false}
!659 = !{ptr @.str.393, !655, !"<string literal>", i1 false, i1 false}
!660 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._rs, !661, !"_rs", i1 false, i1 false}
!661 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4318, i32 3}
!662 = !{ptr @__func__.smu7_unfreeze_sclk_mclk_dpm, !661, !"<string literal>", i1 false, i1 false}
!663 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry, !661, !"_entry", i1 false, i1 false}
!664 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr, !661, !"_entry_ptr", i1 false, i1 false}
!665 = !{ptr @.str.394, !661, !"<string literal>", i1 false, i1 false}
!666 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._rs.395, !667, !"_rs", i1 false, i1 false}
!667 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4321, i32 3}
!668 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry.396, !667, !"_entry", i1 false, i1 false}
!669 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.397, !667, !"_entry_ptr", i1 false, i1 false}
!670 = !{ptr @.str.398, !667, !"<string literal>", i1 false, i1 false}
!671 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._rs.399, !672, !"_rs", i1 false, i1 false}
!672 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4332, i32 3}
!673 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry.400, !672, !"_entry", i1 false, i1 false}
!674 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.401, !672, !"_entry_ptr", i1 false, i1 false}
!675 = !{ptr @.str.402, !672, !"<string literal>", i1 false, i1 false}
!676 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._rs.403, !677, !"_rs", i1 false, i1 false}
!677 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4335, i32 3}
!678 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry.404, !677, !"_entry", i1 false, i1 false}
!679 = !{ptr @smu7_unfreeze_sclk_mclk_dpm._entry_ptr.405, !677, !"_entry_ptr", i1 false, i1 false}
!680 = !{ptr @.str.406, !677, !"<string literal>", i1 false, i1 false}
!681 = !{ptr @.str.407, !682, !"<string literal>", i1 false, i1 false}
!682 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4544, i32 3}
!683 = !{ptr @.str.408, !682, !"<string literal>", i1 false, i1 false}
!684 = !{ptr @smu7_program_display_gap.__UNIQUE_ID_ddebug348, !682, !"__UNIQUE_ID_ddebug348", i1 false, i1 false}
!685 = !{ptr @.str.409, !682, !"<string literal>", i1 false, i1 false}
!686 = !{ptr @smu7_irq_funcs, !687, !"smu7_irq_funcs", i1 false, i1 false}
!687 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4588, i32 42}
!688 = !{ptr @smu7_set_watermarks_for_clocks_ranges._rs, !689, !"_rs", i1 false, i1 false}
!689 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5299, i32 4}
!690 = !{ptr @__func__.smu7_set_watermarks_for_clocks_ranges, !689, !"<string literal>", i1 false, i1 false}
!691 = !{ptr @smu7_set_watermarks_for_clocks_ranges._entry, !689, !"_entry", i1 false, i1 false}
!692 = !{ptr @smu7_set_watermarks_for_clocks_ranges._entry_ptr, !689, !"_entry_ptr", i1 false, i1 false}
!693 = !{ptr @.str.410, !689, !"<string literal>", i1 false, i1 false}
!694 = !{ptr @smu7_power_off_asic._rs, !695, !"_rs", i1 false, i1 false}
!695 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5672, i32 2}
!696 = !{ptr @__func__.smu7_power_off_asic, !695, !"<string literal>", i1 false, i1 false}
!697 = !{ptr @smu7_power_off_asic._entry, !695, !"_entry", i1 false, i1 false}
!698 = !{ptr @smu7_power_off_asic._entry_ptr, !695, !"_entry_ptr", i1 false, i1 false}
!699 = !{ptr @.str.411, !695, !"<string literal>", i1 false, i1 false}
!700 = !{ptr @.str.412, !701, !"<string literal>", i1 false, i1 false}
!701 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4929, i32 32}
!702 = !{ptr @.str.413, !703, !"<string literal>", i1 false, i1 false}
!703 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4931, i32 19}
!704 = !{ptr @.str.414, !705, !"<string literal>", i1 false, i1 false}
!705 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4931, i32 25}
!706 = !{ptr @.str.415, !707, !"<string literal>", i1 false, i1 false}
!707 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4958, i32 32}
!708 = !{ptr @.str.416, !709, !"<string literal>", i1 false, i1 false}
!709 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4959, i32 47}
!710 = !{ptr @.str.417, !711, !"<string literal>", i1 false, i1 false}
!711 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4960, i32 47}
!712 = !{ptr @.str.418, !713, !"<string literal>", i1 false, i1 false}
!713 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4961, i32 47}
!714 = !{ptr @.str.419, !715, !"<string literal>", i1 false, i1 false}
!715 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4966, i32 32}
!716 = !{ptr @.str.420, !717, !"<string literal>", i1 false, i1 false}
!717 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4966, i32 41}
!718 = !{ptr @.str.421, !719, !"<string literal>", i1 false, i1 false}
!719 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4968, i32 33}
!720 = !{ptr @.str.422, !721, !"<string literal>", i1 false, i1 false}
!721 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4975, i32 41}
!722 = !{ptr @.str.423, !723, !"<string literal>", i1 false, i1 false}
!723 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4984, i32 41}
!724 = !{ptr @.str.424, !725, !"<string literal>", i1 false, i1 false}
!725 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4985, i32 32}
!726 = !{ptr @.str.425, !727, !"<string literal>", i1 false, i1 false}
!727 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4988, i32 32}
!728 = !{ptr @.str.426, !729, !"<string literal>", i1 false, i1 false}
!729 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 4991, i32 32}
!730 = !{ptr @smu7_avfs_control._rs, !731, !"_rs", i1 false, i1 false}
!731 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1639, i32 4}
!732 = !{ptr @__func__.smu7_avfs_control, !731, !"<string literal>", i1 false, i1 false}
!733 = !{ptr @smu7_avfs_control._entry, !731, !"_entry", i1 false, i1 false}
!734 = !{ptr @smu7_avfs_control._entry_ptr, !731, !"_entry_ptr", i1 false, i1 false}
!735 = !{ptr @.str.427, !731, !"<string literal>", i1 false, i1 false}
!736 = !{ptr @smu7_avfs_control._rs.428, !737, !"_rs", i1 false, i1 false}
!737 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 1646, i32 3}
!738 = !{ptr @smu7_avfs_control._entry.429, !737, !"_entry", i1 false, i1 false}
!739 = !{ptr @smu7_avfs_control._entry_ptr.430, !737, !"_entry_ptr", i1 false, i1 false}
!740 = !{ptr @SMU7ThermalPolicy, !741, !"SMU7ThermalPolicy", i1 false, i1 false}
!741 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h", i32 34, i32 56}
!742 = !{ptr @.str.431, !743, !"<string literal>", i1 false, i1 false}
!743 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5501, i32 33}
!744 = !{ptr @.str.432, !745, !"<string literal>", i1 false, i1 false}
!745 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5502, i32 4}
!746 = !{ptr @.str.433, !747, !"<string literal>", i1 false, i1 false}
!747 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5503, i32 4}
!748 = !{ptr @.str.434, !749, !"<string literal>", i1 false, i1 false}
!749 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5504, i32 4}
!750 = !{ptr @.str.435, !751, !"<string literal>", i1 false, i1 false}
!751 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5505, i32 4}
!752 = !{ptr @.str.436, !753, !"<string literal>", i1 false, i1 false}
!753 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5506, i32 4}
!754 = !{ptr @.str.437, !755, !"<string literal>", i1 false, i1 false}
!755 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5507, i32 4}
!756 = !{ptr @.str.438, !757, !"<string literal>", i1 false, i1 false}
!757 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5508, i32 4}
!758 = distinct !{null, !759, !"title", i1 false, i1 false}
!759 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5501, i32 21}
!760 = !{ptr @.str.439, !761, !"<string literal>", i1 false, i1 false}
!761 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5515, i32 35}
!762 = !{ptr @.str.440, !763, !"<string literal>", i1 false, i1 false}
!763 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5523, i32 37}
!764 = !{ptr @.str.441, !765, !"<string literal>", i1 false, i1 false}
!765 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5534, i32 37}
!766 = !{ptr @.str.442, !767, !"<string literal>", i1 false, i1 false}
!767 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5539, i32 37}
!768 = !{ptr @.str.443, !769, !"<string literal>", i1 false, i1 false}
!769 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5540, i32 34}
!770 = !{ptr @.str.444, !771, !"<string literal>", i1 false, i1 false}
!771 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5543, i32 37}
!772 = !{ptr @.str.445, !773, !"<string literal>", i1 false, i1 false}
!773 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5548, i32 37}
!774 = !{ptr @smu7_profiling, !775, !"smu7_profiling", i1 false, i1 false}
!775 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 87, i32 36}
!776 = !{ptr @smu7_odn_edit_dpm_table._rs, !777, !"_rs", i1 false, i1 false}
!777 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5441, i32 2}
!778 = !{ptr @__func__.smu7_odn_edit_dpm_table, !777, !"<string literal>", i1 false, i1 false}
!779 = !{ptr @smu7_odn_edit_dpm_table._entry, !777, !"_entry", i1 false, i1 false}
!780 = !{ptr @smu7_odn_edit_dpm_table._entry_ptr, !777, !"_entry_ptr", i1 false, i1 false}
!781 = !{ptr @.str.446, !777, !"<string literal>", i1 false, i1 false}
!782 = !{ptr @.str.448, !783, !"<string literal>", i1 false, i1 false}
!783 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5445, i32 3}
!784 = !{ptr @smu7_odn_edit_dpm_table._entry.447, !783, !"_entry", i1 false, i1 false}
!785 = !{ptr @smu7_odn_edit_dpm_table._entry_ptr.449, !783, !"_entry_ptr", i1 false, i1 false}
!786 = !{ptr @smu7_odn_edit_dpm_table._rs.450, !787, !"_rs", i1 false, i1 false}
!787 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5452, i32 3}
!788 = !{ptr @smu7_odn_edit_dpm_table._entry.451, !787, !"_entry", i1 false, i1 false}
!789 = !{ptr @smu7_odn_edit_dpm_table._entry_ptr.452, !787, !"_entry_ptr", i1 false, i1 false}
!790 = !{ptr @.str.453, !787, !"<string literal>", i1 false, i1 false}
!791 = !{ptr @smu7_odn_edit_dpm_table._rs.454, !792, !"_rs", i1 false, i1 false}
!792 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5459, i32 3}
!793 = !{ptr @smu7_odn_edit_dpm_table._entry.455, !792, !"_entry", i1 false, i1 false}
!794 = !{ptr @smu7_odn_edit_dpm_table._entry_ptr.456, !792, !"_entry_ptr", i1 false, i1 false}
!795 = !{ptr @.str.457, !792, !"<string literal>", i1 false, i1 false}
!796 = !{ptr @.str.459, !797, !"<string literal>", i1 false, i1 false}
!797 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5474, i32 4}
!798 = !{ptr @smu7_odn_edit_dpm_table._entry.458, !797, !"_entry", i1 false, i1 false}
!799 = !{ptr @smu7_odn_edit_dpm_table._entry_ptr.460, !797, !"_entry_ptr", i1 false, i1 false}
!800 = !{ptr @.str.461, !801, !"<string literal>", i1 false, i1 false}
!801 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5399, i32 3}
!802 = !{ptr @.str.462, !801, !"<string literal>", i1 false, i1 false}
!803 = !{ptr @smu7_check_clk_voltage_valid._entry, !801, !"_entry", i1 false, i1 false}
!804 = !{ptr @smu7_check_clk_voltage_valid._entry_ptr, !801, !"_entry_ptr", i1 false, i1 false}
!805 = !{ptr @.str.464, !806, !"<string literal>", i1 false, i1 false}
!806 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5408, i32 4}
!807 = !{ptr @smu7_check_clk_voltage_valid._entry.463, !806, !"_entry", i1 false, i1 false}
!808 = !{ptr @smu7_check_clk_voltage_valid._entry_ptr.465, !806, !"_entry_ptr", i1 false, i1 false}
!809 = !{ptr @.str.467, !810, !"<string literal>", i1 false, i1 false}
!810 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/smu7_hwmgr.c", i32 5416, i32 4}
!811 = !{ptr @smu7_check_clk_voltage_valid._entry.466, !810, !"_entry", i1 false, i1 false}
!812 = !{ptr @smu7_check_clk_voltage_valid._entry_ptr.468, !810, !"_entry_ptr", i1 false, i1 false}
!813 = !{i32 1, !"wchar_size", i32 2}
!814 = !{i32 1, !"min_enum_size", i32 4}
!815 = !{i32 8, !"branch-target-enforcement", i32 0}
!816 = !{i32 8, !"sign-return-address", i32 0}
!817 = !{i32 8, !"sign-return-address-all", i32 0}
!818 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!819 = !{i32 7, !"uwtable", i32 1}
!820 = !{i32 7, !"frame-pointer", i32 2}
!821 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!822 = !{!"auto-init"}
!823 = !{i8 0, i8 2}
!824 = !{i32 0, i32 33}
!825 = distinct !{!825, !826}
!826 = !{!"llvm.loop.peeled.count", i32 1}
!827 = distinct !{!827, !826}
!828 = distinct !{!828, !826}
!829 = distinct !{!829, !826}
!830 = !{i64 2148882783, i64 2148882788, i64 2148882801, i64 2148882845, i64 2148882879, i64 2148882900}
