# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../unidadDeControl.srcs/sources_1/new/paqueteHardware.vhd" \
"../../../../unidadDeControl.srcs/sources_1/new/level.vhd" \
"../../../../unidadDeControl.srcs/sim_1/new/level_TB.vhd" \

# Do not sort compile order
nosort
