R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_71
gart_size	,	V_63
r600_do_wait_for_idle	,	F_5
R600_TC_L2_SIZE	,	F_117
"RV670"	,	L_12
R600_MCD_RD_A_CNTL	,	V_77
radeon_cp_discard_buffer	,	F_181
back_pitch_offset	,	V_432
backend_map	,	V_181
ring_rptr	,	V_373
R600_NUM_INTERP	,	F_116
R700_ENABLE_L1_TLB	,	V_148
R700_DB_DEBUG3	,	V_339
__user	,	T_13
tex	,	V_485
R600_CB_COLOR2_BASE	,	V_294
r600_do_init_cp	,	F_151
R700_GS_FLUSH_CTL	,	F_125
R700_SYSTEM_ACCESS_MODE_IN_SYS	,	V_150
pass_size	,	V_488
size	,	V_130
arb_pop	,	V_193
sq_gpr_resource_mgmt_2	,	V_200
R6XX_MAX_SIMDS_MASK	,	V_232
sq_gpr_resource_mgmt_1	,	V_199
R600_IT_EVENT_WRITE	,	V_452
R700_SC_EARLYZ_TILE_FIFO_SIZE	,	F_133
DRM_WRITE64	,	F_13
R700_ACK_FLUSH_CTL	,	F_126
"unable to map PCIGART pages!\n"	,	L_3
R600_MCD_EFFECTIVE_L1_TLB_SIZE	,	F_18
R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1	,	V_278
fb_bpp	,	V_414
"dwords:%d\n"	,	L_54
R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0	,	V_277
R600_NUM_VS_STACK_ENTRIES	,	F_96
R600_TC_CNTL	,	V_301
r600_cp_init_microcode	,	F_24
R600_MCD_EFFECTIVE_L1_QUEUE_SIZE	,	F_19
num_tile_pipes	,	V_178
R600_BANK_SWAPS	,	F_63
R600_DISABLE_CUBE_ANISO	,	V_248
R600_MCD_RD_SYS_CNTL	,	V_83
r600_cs_legacy_ioctl	,	F_187
h	,	V_483
i	,	V_3
j	,	V_41
l	,	V_503
R600_PTE_SYSTEM	,	V_54
R600_MCD_RD_SEM_CNTL	,	V_90
r	,	V_504
R600_S6_X	,	F_112
R600_PA_CL_ENHANCE	,	V_305
w	,	V_481
R600_S6_Y	,	F_113
x	,	V_478
y	,	V_480
R600_CP_PFP_UCODE_DATA	,	V_142
R600_GC_USER_SHADER_PIPE_CONFIG	,	V_239
R600_CACHE_INVALIDATION	,	F_99
R600_LAST_DISPATCH_REG	,	V_388
"dev_priv-&gt;gart_size %d\n"	,	L_45
R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_161
drm_radeon_init_t	,	T_7
ret	,	V_17
R600_SQ_THREAD_RESOURCE_MGMT	,	V_269
front_pitch	,	V_419
r600_count_pipe_bits	,	F_54
slots	,	V_8
R700_ENABLE_L1_FRAGMENT_PROCESSING	,	V_149
R600_PA_SC_MULTI_CHIP_CNTL	,	V_259
agp_buffer_map	,	V_397
BEGIN_RING	,	F_162
end	,	V_438
R600_ROW_TILING	,	F_61
R600_MCD_WR_PDMA_CNTL	,	V_89
pagelist	,	V_50
R600_GUI_ACTIVE	,	V_18
RADEON_CSQ_PRIBM_INDDIS	,	V_412
r700_vm_init	,	F_39
R600_ROQ_IB1_START	,	F_68
dev_private	,	V_37
R600_CMDFIFO_AVAIL_MASK	,	V_14
"writeback forced off\n"	,	L_24
DRM_DEBUG	,	F_14
family	,	V_507
sarea	,	V_426
CP_PACKET3	,	F_164
R600_SAMPLE_SPLIT	,	F_62
pfp_fw	,	V_128
R600_PTE_WRITEABLE	,	V_57
cur_pipe	,	V_184
R600_NUM_PS_GPRS	,	F_86
"could not find GART texture region!\n"	,	L_36
agp	,	V_375
"Can't use AGP base @0x%08lx, won't fit\n"	,	L_42
r600_cs_legacy	,	F_189
R600_RB_NO_UPDATE	,	V_135
num_backends	,	V_179
tmp	,	V_162
drm_radeon_master_private	,	V_361
R600_NUM_VS_GPRS	,	F_87
RADEON_COLOR_FORMAT_RGB565	,	V_416
mapping	,	V_40
R700_PFP_UCODE_SIZE	,	V_124
RADEON_WAIT_3D_IDLE	,	V_457
R600_NUM_VS_THREADS	,	F_92
handle	,	V_49
pcigart_offset_set	,	V_447
R700_DB_CLK_OFF_DELAY	,	F_127
gb_tiling_config	,	V_205
RADEON_MAX_USEC_TIMEOUT	,	V_407
"dev-&gt;agp_buffer_map-&gt;handle %p\n"	,	L_40
R600_ROQ_IB2_START	,	F_69
R600_CP_MEQ_THRESHOLDS	,	V_246
R600_NUM_CLAUSE_TEMP_GPRS	,	F_88
memset_io	,	F_9
DRM_INFO	,	F_4
ring_start	,	V_363
r600_do_resume_cp	,	F_160
R600_NUM_CLIP_SEQ	,	F_118
R600_PA_SC_LINE_STIPPLE_STATE	,	V_283
R600_SCRATCH_ADDR	,	V_386
radeon_write_agp_location	,	F_145
entry_addr	,	V_43
R600_DB_DEBUG	,	V_256
RING_LOCALS	,	V_451
R700_STQ_SPLIT	,	F_122
copy_to_user	,	F_178
r600_vm_init	,	F_17
R600_CP_RB_WPTR	,	V_171
RADEON_BOX_WAIT_IDLE	,	V_6
R700_PA_SC_EDGERULE	,	V_356
R700_SC_HIZ_TILE_FIFO_SIZE	,	F_132
R600_FRAME_AGE	,	F_174
R600_VGT_GS_PER_ES	,	V_280
err	,	V_110
R600_IT_ME_INITIALIZE	,	V_460
R600_DEPTH_FREE	,	F_72
R600_VM_L2_CNTL	,	V_96
"fb 0x%08x size %d\n"	,	L_44
R600_DEPTH_FLUSH	,	F_73
"%d,%d-%d,%d\n"	,	L_57
R600_ARB_POP	,	V_303
drm_buf	,	V_463
r600_max_threads	,	V_214
R600_CB_COLOR1_BASE	,	V_293
r600_do_cleanup_cp	,	F_147
drm_legacy_getsarea	,	F_154
"could not find ioremap agp regions!\n"	,	L_37
"writeback test succeeded in %d usecs\n"	,	L_22
drm_sg_mem	,	V_23
"r600_cp: Failed to load firmware \"%s\"\n"	,	L_21
R700_NOOFBANK_SHIFT	,	V_322
R600_SMX_DC_CTL0	,	V_336
R600_PA_SC_AA_SAMPLE_LOCS_4S	,	V_276
R600_RB_BLKSZ	,	F_35
sq_config	,	V_198
r600_npipes	,	V_237
pcigart_offset	,	V_448
pages	,	V_27
r600_gfx_init	,	F_56
R600_SYNC_GRADIENT	,	V_249
R600_ALU_UPDATE_FIFO_HIWATER	,	F_81
buffer	,	V_487
dwords	,	V_465
cpp	,	V_472
SET_RING_HEAD	,	F_142
ring_rptr_offset	,	V_423
R600_NUM_GS_THREADS	,	F_93
r600_sx_max_export_smx_size	,	V_220
R700_SIMDA_RING1	,	F_135
smx_dc_ctl0	,	V_312
vblank_crtc	,	V_408
R600_MCD_RD_GFX_CNTL	,	V_81
R700_SIMDA_RING0	,	F_134
R600_CP_ME_CNTL	,	V_172
fb_size	,	V_430
r700_sc_earlyz_tile_fifo_fize	,	V_320
R600_MCD_WR_HDP_CNTL	,	V_87
R600_PA_SC_AA_SAMPLE_LOCS_2S	,	V_275
R600_GRBM_SOFT_RESET	,	V_136
R600_CACHE_FIFO_SIZE	,	F_78
"dev_priv-&gt;ring_rptr-&gt;handle %p\n"	,	L_39
R600_SX_EXPORT_BUFFER_SIZES	,	V_342
R700_SIMDB_RING0	,	F_136
last_frame	,	V_393
R700_SIMDB_RING1	,	F_137
r600_blit_copy	,	F_180
"radeon/%s_pfp.bin"	,	L_18
radeon_write_ring_rptr	,	F_47
pfp_req_size	,	V_107
R600_PTE_VALID	,	V_53
dst_pitch	,	V_474
R600_VGT_OUT_DEALLOC_CNTL	,	V_241
is_pci	,	V_404
R600_MCD_L1_FRAG_PROC	,	V_73
R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_70
CHIP_RS880	,	V_120
high_mark	,	V_444
R600_CC_RB_BACKEND_DISABLE	,	V_228
r600_vm_flush_gart_range	,	F_15
R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_104
IS_ERR	,	F_26
r600_cs_legacy_init	,	F_153
R600_VM_CONTEXT0_CNTL	,	V_101
ring	,	V_365
"writeback test failed\n"	,	L_23
R600_PA_SC_LINE_STIPPLE	,	V_288
stats	,	V_4
RADEON_BUF_SWAP_32BIT	,	V_380
CHIP_RV740	,	V_122
file_priv	,	V_360
R600_ES_PRIO	,	F_85
radeon_freelist_reset	,	F_52
R700_PM4_UCODE_SIZE	,	V_125
page_base	,	V_42
fb_location	,	V_429
r600_test_writeback	,	F_46
R600_SYNC_ALIGNER	,	V_251
R600_CLIP_VTX_REORDER_ENA	,	V_306
CHIP_RV730	,	V_121
fb_aper_offset	,	V_449
RADEON_RB_NO_UPDATE	,	V_368
R600_CP_RB_CNTL	,	V_133
mutex_init	,	F_152
dst_offset	,	V_490
mutex_unlock	,	F_190
R700_MC_VM_MB_L1_TLB3_CNTL	,	V_158
BUG	,	F_28
R600_NUM_PS_THREADS	,	F_91
r600_ib_get	,	F_185
sq_thread_resource_mgmt	,	V_201
R600_DEPTH_CACHELINE_FREE	,	F_75
be32_to_cpup	,	F_38
"RV710"	,	L_16
R700_NOOFBANK_MASK	,	V_323
DRM_UDELAY	,	F_3
R600_ENABLE_NEW_SMX_ADDRESS	,	V_255
fw_data	,	V_132
r600_max_stack_entries	,	V_215
mutex_lock	,	F_188
CHIP_RV710	,	V_123
R600_VM_ENABLE_PTE_CACHE_LRU_W	,	V_95
DRM_RADEON_VBLANK_CRTC1	,	V_409
RADEON_CP_PACKET2	,	V_466
R7XX_MAX_SIMDS_MASK	,	V_328
mdelay	,	F_37
pfCurrentPage	,	V_477
depth_pitch	,	V_434
R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR	,	V_62
R700_PA_SC_FORCE_EOV_MAX_CNTS	,	V_354
RADEON_WAIT_3D_IDLECLEAN	,	V_458
R600_CACHE_FLUSH_AND_INV_EVENT	,	V_453
"unable to allocate vertex buffer for swap buffer\n"	,	L_56
"Invalid final destination offset\n"	,	L_59
R700_CACHE_DEPTH	,	F_123
vm_l2_cntl	,	V_67
R600_BACKEND_DISABLE	,	F_64
swizzle_pipe	,	V_185
"could not find cp ring region!\n"	,	L_33
"r600_cp: Failed to register firmware\n"	,	L_6
drm_legacy_ioremapfree	,	F_149
max_ati_pages	,	V_44
mc_vm_md_l1	,	V_144
"Loading %s CP Microcode\n"	,	L_17
R600_NUM_ES_STACK_ENTRIES	,	F_98
r600_cs_id_emit	,	F_183
R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_145
R600_FETCH_FIFO_HIWATER	,	F_79
R700_VM_L2_CNTL3_BANK_SELECT	,	F_43
CHIP_RV770	,	V_11
"could not find dma buffer region!\n"	,	L_35
ta_aux_cntl	,	V_311
R6XX_MAX_PIPES_MASK	,	V_231
npipes	,	V_510
R700_SMX_EVENT_CTL	,	V_337
R600_S0_Y	,	F_101
R600_S0_X	,	F_100
r600_do_cp_start	,	F_167
R700_VM_L2_CNTL3_CACHE_UPDATE_MODE	,	F_44
me_req_size	,	V_108
DRM_ATI_GART_FB	,	V_398
cs_id	,	V_509
R600_GPR_WRITE_PRIORITY	,	F_76
R600_ROQ_END	,	F_71
start	,	V_437
table_mask	,	V_446
RADEON_FAMILY_MASK	,	V_10
R600_SMX_BUFFER_SIZE	,	F_130
__BIG_ENDIAN	,	F_34
R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_159
sarea_priv	,	V_392
R600_MEQ_END	,	F_70
me_fw	,	V_131
R600_SPI_CONFIG_CNTL_1	,	V_262
R600_SQ_GPR_RESOURCE_MGMT_1	,	V_267
R600_SQ_GPR_RESOURCE_MGMT_2	,	V_268
mc_rd_a	,	V_66
r600_max_hw_contexts	,	V_216
"page entry %d: 0x%016llx\n"	,	L_4
uint64_t	,	T_9
r600_page_table_init	,	F_8
ADVANCE_RING	,	F_165
drm_device	,	V_19
platform_device_register_simple	,	F_25
R700_SYNC_FLUSH_CTL	,	V_338
R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE	,	V_257
gart_vm_start	,	V_61
R600_PA_SC_ENHANCE	,	V_307
R600_IT_INDIRECT_BUFFER	,	V_467
mc_arb_ramcfg	,	V_315
"Resetting GPU\n"	,	L_25
R600_SX_DEBUG_1	,	V_253
cs_mutex	,	V_401
R600_MCD_RD_B_CNTL	,	V_78
R600_CP_RB_RPTR_WR	,	V_176
r600_do_cp_reset	,	F_51
num_gs_verts_per_thread	,	V_194
gart_textures	,	V_428
PAGE_SIZE	,	V_33
R700_FORCE_EOV_MAX_REZ_CNT	,	F_139
back_pitch	,	V_421
"ioremap failed.\n"	,	L_50
irq_enabled	,	V_396
R600_VM_L2_CNTL_QUEUE_SIZE	,	F_20
R600_NUM_GS_STACK_ENTRIES	,	F_97
R600_MCD_L1_TLB	,	V_72
RADEON_CSQ_PRIBM_INDBM	,	V_413
flags	,	V_9
R600_VTX_DONE_DELAY	,	F_77
r700_sx_num_of_sets	,	V_317
R600_MCD_WR_SEM_CNTL	,	V_92
R600_S2_Y	,	F_105
R600_S2_X	,	F_104
R600_POSITION_BUFFER_SIZE	,	F_129
"TIMEOUT problem!\n"	,	L_30
max_real_pages	,	V_45
"EFAULT on pad, %d bytes\n"	,	L_61
cp_ring	,	V_381
fetch_size_l2ow	,	V_442
offsetof	,	F_150
r700_sc_hiz_tile_fifo_size	,	V_319
cs_id_wcnt	,	V_500
R600_MCD_WR_SYS_CNTL	,	V_84
r600_max_backends	,	V_212
r600_sq_num_cf_insts	,	V_221
R7XX_MAX_BACKENDS_MASK	,	V_326
depth_offset	,	V_435
R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_146
R600_CP_SEM_WAIT_TIMER	,	V_369
gart_idx	,	V_46
ATI_PCIGART_PAGE_SIZE	,	V_47
"\n"	,	L_26
R600_MCD_WR_A_CNTL	,	V_79
table_size	,	V_29
R600_SMX_EVENT_RELEASE	,	V_254
"Using gart offset 0x%08lx\n"	,	L_49
new_memmap	,	V_403
used	,	V_496
RV700_DISABLE_TILE_COVERED_FOR_PS_ITER	,	V_341
drm_clip_rect	,	V_470
R600_TA_CNTL_AUX	,	V_247
backend_disable_mask	,	V_180
ramcfg	,	V_208
R700_CC_SYS_RB_BACKEND_DISABLE	,	V_329
rptr_update_l2qw	,	V_366
rptr_update	,	V_440
cp_mode	,	V_411
src_pitch	,	V_473
done	,	V_51
R600_CB_COLOR5_BASE	,	V_297
R600_MCD_WR_GFX_CNTL	,	V_82
RV700_DB_DEBUG4	,	V_340
"EAGAIN\n"	,	L_60
R600_VC_AND_TC	,	V_274
"RV620"	,	L_10
r600_cp_dispatch_indirect	,	F_169
scratch_addr	,	V_384
"cs ioctl valid only for R6XX &amp; R7XX in legacy mode\n"	,	L_63
R600_MCD_RD_HDP_CNTL	,	V_85
gart_buffers_offset	,	V_436
R600_L2_DISABLE_LATE_HIT	,	V_300
PCI_DMA_BIDIRECTIONAL	,	V_34
sq_ms_fifo_sizes	,	V_197
R600_MCD_SEMAPHORE_MODE	,	V_91
addr	,	V_399
r600_max_pipes	,	V_209
r600_cp_load_microcode	,	F_32
db_debug3	,	V_313
"RV730"	,	L_15
db_debug4	,	V_316
resp	,	V_58
R600_SPI_PS_IN_CONTROL_0	,	V_290
drm_irq_uninstall	,	F_148
R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_69
R600_VGT_NUM_INSTANCES	,	V_260
r600_do_engine_reset	,	F_50
R600_BACKEND_MAP	,	F_67
R600_S4_X	,	F_108
R600_S4_Y	,	F_109
radeon_no_wb	,	V_166
CHIP_R600	,	V_113
R600_SCRATCH_REG1	,	V_164
"ib_get failed\n"	,	L_64
r600_ib_free	,	F_186
vm_c0	,	V_65
R700_MC_VM_MD_L1_TLB1_CNTL	,	V_153
R600_PS_PRIO	,	F_82
R700_CGTS_USER_TCC_DISABLE	,	V_333
COMMIT_RING	,	F_166
upper_32_bits	,	F_143
R600_LAST_CLEAR_REG	,	V_389
R600_DCP_TILING_CONFIG	,	V_234
dev	,	V_20
R600_INACTIVE_SIMDS	,	F_66
R600_SX_MISC	,	V_285
ring_offset	,	V_422
r600_done_blit_copy	,	F_173
pci_unmap_page	,	F_7
R600_DEALLOC_DIST_MASK	,	V_242
drm_legacy_findmap	,	F_155
R600_SCRATCH_UMSK	,	V_167
R600_VM_PAGE_TABLE_DEPTH_FLAT	,	V_100
R600_S5_X	,	F_110
PFP_UCODE_SIZE	,	V_126
R600_S5_Y	,	F_111
writeback_works	,	V_163
R600_SQ_CONFIG	,	V_264
busaddr	,	V_31
R600_WAIT_UNTIL	,	V_455
"R600"	,	L_7
last_clear	,	V_395
last_buf	,	V_450
gart_table_location	,	V_35
radeon_enable_bm	,	F_146
RADEON_READ	,	F_2
r600_max_simds	,	V_211
"Restoring AGP flag\n"	,	L_29
"GART aligned down from 0x%08x to 0x%08x\n"	,	L_43
rptr_addr	,	V_364
EBUSY	,	V_16
R7XX_MAX_PIPES_MASK	,	V_327
fetch_size	,	V_441
drm_radeon_tex_image_t	,	T_11
order_base_2	,	F_158
R600_VM_L2_CNTL3	,	V_98
R600_VM_L2_CNTL2	,	V_97
tail	,	V_370
R600_VTX_REUSE_DEPTH_MASK	,	V_244
sq_dyn_gpr_size_simd_ab_0	,	V_314
cs	,	V_506
R700_NOOFROWS_MASK	,	V_325
R600_SQ_MS_FIFO_SIZES	,	V_263
R600_GRBM_STATUS	,	V_12
do_boxes	,	V_410
platform_device	,	V_105
pci_map_page	,	F_10
R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_151
RADEON_IS_PCI	,	V_405
R600_CP_ME_RAM_DATA	,	V_140
R700_MC_VM_MB_L1_TLB1_CNTL	,	V_156
R600_PA_SC_CLIPRECT_RULE	,	V_357
cc_gc_shader_pipe_config	,	V_207
radeon_cs_id_get	,	F_182
R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_103
R600_CC_GC_SHADER_PIPE_CONFIG	,	V_230
R700_ES_AND_GS_AUTO	,	V_355
image	,	V_486
R600_CP_RB_RPTR	,	V_462
platform_device_unregister	,	F_30
DRM_ERROR	,	F_12
R600_RB_RPTR_WR_ENA	,	V_175
R600_VM_L2_CNTL3_BANK_SELECT_1	,	F_22
R600_S7_X	,	F_114
R600_S7_Y	,	F_115
R600_VM_L2_CNTL3_BANK_SELECT_0	,	F_21
cp_running	,	V_177
R700_MC_VM_MB_L1_TLB2_CNTL	,	V_157
r600_nbanks	,	V_238
R600_CP_PFP_UCODE_ADDR	,	V_141
radeon	,	V_498
virtual	,	V_377
"dev_priv-&gt;gart_buffers_offset 0x%08lx\n"	,	L_47
R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_147
R600_GRBM_READ_TIMEOUT	,	F_57
R600_NOOFBANK_MASK	,	V_225
R600_VGT_GS_VERTEX_REUSE	,	V_282
R700_ES_FLUSH_CTL	,	F_124
R600_INACTIVE_QD_PIPES	,	F_65
R600_FORCE_EOV_MAX_CLK_CNT	,	F_119
RADEON_IS_AGP	,	V_372
r600_cp_dispatch_swap	,	F_170
DMA_BIT_MASK	,	F_159
"RV770"	,	L_14
sx_debug_1	,	V_191
buffers_offset	,	V_424
R600_TC_ONLY	,	V_273
radeon_check_offset	,	F_176
R600_DX9_CONSTS	,	V_265
R600_VM_ENABLE_CONTEXT	,	V_99
R600_INACTIVE_QD_PIPES_MASK	,	V_240
max_pages	,	V_26
R600_VM_L2_CNTL3_CACHE_UPDATE_MODE	,	F_23
r600_do_wait_for_fifo	,	F_1
fw_name	,	V_109
R700_SQ_DYN_GPR_SIZE_SIMD_AB_5	,	V_351
R700_SQ_DYN_GPR_SIZE_SIMD_AB_6	,	V_352
R700_SQ_DYN_GPR_SIZE_SIMD_AB_3	,	V_349
R700_SQ_DYN_GPR_SIZE_SIMD_AB_4	,	V_350
RADEON_IS_PCIE	,	V_406
R700_SQ_DYN_GPR_SIZE_SIMD_AB_1	,	V_347
R700_SQ_DYN_GPR_SIZE_SIMD_AB_2	,	V_348
r600_cp_init_ring_buffer	,	F_141
dev_priv	,	V_1
R700_SQ_DYN_GPR_SIZE_SIMD_AB_0	,	V_346
cp_rb_cntl	,	V_170
drm_radeon_texture_t	,	T_10
R700_SQ_DYN_GPR_SIZE_SIMD_AB_7	,	V_353
ib	,	V_508
R600_CP_RB_BASE	,	V_382
pitch	,	V_492
id	,	V_501
R600_NUM_ES_THREADS	,	F_94
init	,	V_400
R700_MC_VM_MD_L1_TLB2_CNTL	,	V_154
R600_VM_CONTEXT0_REQUEST_RESPONSE	,	V_64
"Cannot initialise DRM on this card\nThis card requires a new X.org DDX for 3D\n"	,	L_27
R600_GS_PRIO	,	F_84
drm_radeon_private_t	,	T_1
depth_pitch_offset	,	V_433
enabled_backends_mask	,	V_182
R600_LAST_FRAME_REG	,	V_387
R600_RB_BUFSZ	,	F_36
hdp_host_path_cntl	,	V_204
gs_prim_buffer_depth	,	V_196
R600_SPI_CONFIG_CNTL	,	V_261
bus_addr	,	V_28
ring_size	,	V_439
R600_VC_ENABLE	,	V_266
map	,	V_39
tc_cntl	,	V_192
R600_IT_SET_CONFIG_REG	,	V_454
R6XX_MAX_PIPES	,	V_186
EFAULT	,	V_494
radeon_read_ring_rptr	,	F_49
R700_MC_VM_MD_L1_TLB0_CNTL	,	V_152
R600_VGT_STRMOUT_EN	,	V_284
vm_l2_cntl3	,	V_68
"wait idle failed status : 0x%08X 0x%08X\n"	,	L_2
R600_SCRATCHOFF	,	F_48
PM4_UCODE_SIZE	,	V_127
R7XX_MAX_PIPES	,	V_308
RADEON_COLOR_FORMAT_ARGB8888	,	V_417
size_t	,	T_4
R700_EFFECTIVE_L1_TLB_SIZE	,	F_40
R700_CGTS_TCC_DISABLE	,	V_331
pdev	,	V_32
R600_CB_COLOR6_BASE	,	V_298
u32	,	T_3
R600_SYNC_WALKER	,	V_250
ATI_PCIGART_PAGE_MASK	,	V_52
R600_PTE_SNOOPED	,	V_55
R700_AUTO_INVLD_EN	,	F_140
radeon_write_agp_base	,	F_144
R600_GRBM_CNTL	,	V_222
R600_PA_SC_AA_CONFIG	,	V_287
R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_160
"called with no initialization\n"	,	L_62
entry	,	V_24
group_size	,	V_512
entries	,	V_2
r600_cs_legacy_get_tiling_conf	,	F_191
R600_GB_TILING_CONFIG	,	V_233
CHIP_RS780	,	V_119
R700_PA_SC_FIFO_SIZE_R7XX	,	V_343
R600_ENABLE_TC128	,	V_304
dst	,	V_476
R700_CMDFIFO_AVAIL_MASK	,	V_13
fpriv	,	V_502
gart_textures_offset	,	V_425
R600_CP_RB_RPTR_ADDR_HI	,	V_379
cc_rb_backend_disable	,	V_206
total	,	V_495
r700_cp_load_microcode	,	F_45
R600_DONE_FIFO_HIWATER	,	F_80
"Failed to init GART table\n"	,	L_52
request_firmware	,	F_29
cs_id_scnt	,	V_499
R700_EFFECTIVE_L1_QUEUE_SIZE	,	F_41
R600_RAMCFG	,	V_223
R600_CP_ME_HALT	,	V_173
src	,	V_475
front_offset	,	V_418
R700_NOOFROWS_SHIFT	,	V_324
r600_max_gprs	,	V_213
R600_MCD_WAIT_L2_QUERY	,	V_76
R700_VM_L2_CNTL_QUEUE_SIZE	,	F_42
master	,	V_390
R600_SQ_STACK_RESOURCE_MGMT_1	,	V_270
u64	,	V_30
force_no_swizzle	,	V_309
drm_file	,	V_359
r600_cp_dispatch_texture	,	F_175
R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_75
R600_SQ_STACK_RESOURCE_MGMT_2	,	V_271
r700_sc_prim_fifo_size	,	V_318
tail_mask	,	V_443
R700_CGTS_SYS_TCC_DISABLE	,	V_330
drm_master	,	V_468
dma_addr_t	,	T_2
"r600_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_19
R600_NUM_PS_STACK_ENTRIES	,	F_95
R600_CP_RB_WPTR_DELAY	,	V_174
R600_CB_COLOR0_BASE	,	V_292
R600_VM_L2_CACHE_EN	,	V_93
front_pitch_offset	,	V_431
CHIP_RV620	,	V_116
height	,	V_491
boxes	,	V_5
R600_SPI_INPUT_Z	,	V_289
cp_me_cntl	,	V_169
R600_SCRATCH_REG_OFFSET	,	V_385
CHIP_RV610	,	V_114
uint8_t	,	V_189
"radeon/%s_me.bin"	,	L_20
R600_CB_COLOR4_BASE	,	V_296
__be32	,	T_5
R7XX_MAX_BACKENDS	,	V_310
sg	,	V_25
r600_sx_max_export_size	,	V_218
"Forcing AGP card to PCI mode\n"	,	L_28
u8	,	T_12
R600_SOFT_RESET_CP	,	V_137
R600_HDP_TILING_CONFIG	,	V_235
R600_VS_PRIO	,	F_83
hweight32	,	F_55
uint32_t	,	T_6
r600_group_size	,	V_236
chip_name	,	V_106
buf	,	V_464
R6XX_MAX_BACKENDS_MASK	,	V_229
R600_MCD_WR_B_CNTL	,	V_80
"Setting phys_pci_gart to %p %08lX\n"	,	L_51
RADEON_NEW_MEMMAP	,	V_402
R6XX_MAX_BACKENDS	,	V_188
__iomem	,	V_48
"Setting GART location based on new memory map\n"	,	L_41
drm_ati_pcigart_info	,	V_21
"Invalid destination offset\n"	,	L_58
R700_MC_VM_MB_L1_TLB0_CNTL	,	V_155
r600_sx_max_export_pos_size	,	V_219
"dev_priv-&gt;cp_ring-&gt;handle %p\n"	,	L_38
R700_SX_DEBUG_1	,	V_334
countdown	,	V_59
master_priv	,	V_362
nbox	,	V_469
R600_CP_ME_RAM_RADDR	,	V_143
enabled_backends_count	,	V_183
"dev_priv-&gt;gart_vm_start 0x%08x\n"	,	L_46
x1	,	V_479
R600_NOOFROWS_SHIFT	,	V_226
x2	,	V_482
R600_BANK_TILING	,	F_59
CHIP_RV635	,	V_117
printk	,	F_27
R700_TCP_CNTL	,	V_358
R600_CB_COLOR3_BASE	,	V_295
RADEON_WRITE	,	F_16
driver_priv	,	V_391
y2	,	V_484
sq_stack_resource_mgmt_2	,	V_203
sq_stack_resource_mgmt_1	,	V_202
R600_CP_PERFMON_CNTL	,	V_344
R700_SC_PRIM_FIFO_SIZE	,	F_131
release_firmware	,	F_31
drm_local_map	,	V_38
R600_NOOFBANK_SHIFT	,	V_224
R600_CLEAR_AGE	,	F_184
CHIP_RV630	,	V_115
size_l2qw	,	V_367
radeon_freelist_get	,	F_177
R600_CP_ME_RAM_WADDR	,	V_139
base	,	V_376
"RV630"	,	L_9
R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR	,	V_60
OUT_RING	,	F_163
R600_S1_Y	,	F_103
R600_S1_X	,	F_102
cp_me	,	V_459
drm_radeon_cs	,	V_505
R600_ARB_GDEC_RD_CNTL	,	V_252
"r600_cp"	,	L_5
agp_buffer_token	,	V_427
val	,	V_165
R600_BUF_SWAP_32BIT	,	V_134
R600_CP_QUEUE_THRESHOLDS	,	V_245
R600_PA_SC_MODE_CNTL	,	V_286
R600_SET_CONFIG_REG_OFFSET	,	V_456
r600_max_tile_pipes	,	V_210
R600_GRBM_STATUS2	,	V_15
pci_dma_mapping_error	,	F_11
R600_GROUP_SIZE	,	F_60
R600_NUM_ES_GPRS	,	F_90
"Need gart offset from userspace\n"	,	L_48
R600_NOOFROWS_MASK	,	V_227
r600_do_cp_stop	,	F_33
r600_max_gs_threads	,	V_217
"BAD cp_mode (%x)!\n"	,	L_31
R600_COLOR_BUFFER_SIZE	,	F_128
R600_DEPTH_PENDING_FREE	,	F_74
usec_timeout	,	V_7
r700_gfx_init	,	F_121
cur_read_ptr	,	V_461
R600_VGT_GS_PER_VS	,	V_281
nbanks	,	V_511
out	,	V_129
R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_102
cp_ptr	,	V_168
EAGAIN	,	V_493
r600_get_tile_pipe_to_backend_map	,	F_53
R700_ENABLE_NEW_SMX_ADDRESS	,	V_335
R600_HDP_HOST_PATH_CNTL	,	V_302
R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS	,	V_74
"could not find sarea!\n"	,	L_32
pbox	,	V_471
EINVAL	,	V_112
r600_do_cp_idle	,	F_161
R600_MCD_RD_PDMA_CNTL	,	V_88
R600_DB_WATERMARKS	,	V_258
back_offset	,	V_420
src_offset	,	V_489
CHIP_RV670	,	V_118
R600_PIPE_TILING	,	F_58
copy_from_user	,	F_179
"wait for fifo failed status : 0x%08X 0x%08X\n"	,	L_1
R600_VGT_ES_PER_GS	,	V_279
"could not find ring read pointer!\n"	,	L_34
data	,	V_138
"RV610"	,	L_8
R600_CB_COLOR7_BASE	,	V_299
R600_S3_Y	,	F_107
R600_MCD_L1_STRICT_ORDERING	,	V_86
R600_S3_X	,	F_106
R600_CP_RB_RPTR_ADDR	,	V_378
radeon_read_fb_location	,	F_157
R600_CB_COLOR7_FRAG	,	V_291
r700_get_tile_pipe_to_backend_map	,	F_120
r600_prepare_blit_copy	,	F_171
R700_FORCE_EOV_MAX_CLK_CNT	,	F_138
num_qd_pipes	,	V_190
vgt_gs_per_es	,	V_195
R700_CGTS_USER_SYS_TCC_DISABLE	,	V_332
offset	,	V_374
"RV635"	,	L_11
color_fmt	,	V_415
__OS_HAS_AGP	,	V_371
r600_page_table_cleanup	,	F_6
R700_MC_ARB_RAMCFG	,	V_321
drm_legacy_ioremap_wc	,	F_156
R600_CP_DEBUG	,	V_383
R600_VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_243
"Failed to load firmware!\n"	,	L_53
R600_NUM_GS_GPRS	,	F_89
drm_radeon_sarea_t	,	T_8
cur_backend	,	V_187
gart_info	,	V_22
R600_PTE_READABLE	,	V_56
"RS780"	,	L_13
RADEON_RING_HIGH_MARK	,	V_445
R600_ME_INITIALIZE_DEVICE_ID	,	F_168
R600_VGT_CACHE_INVALIDATION	,	V_272
R600_EXPORT_SRC_C	,	V_345
"offset 0x%lx\n"	,	L_55
drm_radeon_private	,	V_497
R600_VM_L2_FRAG_PROC	,	V_94
DRM_ATI_GART_MAIN	,	V_36
KERN_ERR	,	V_111
r600_blit_swap	,	F_172
last_dispatch	,	V_394
