Active-HDL 9.3.2745.4995  2015-03-19 09:27:17

Elaboration top modules:
Architecture                  RTL(module1_tb)


--------------------------------------------------------------------------------------------
Entity     | Architecture | Library | Info | Compiler Version         | Compilation Options
--------------------------------------------------------------------------------------------
module1_tb | RTL          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
module1    | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
inverter2  | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
module0    | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
and3       | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
or2        | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version         | Compilation Options
--------------------------------------------------------------------------------------------
standard                  | std     |      |                          | 
TEXTIO                    | std     |      | 9.3.2745.4995  (Windows) |  -2008
std_logic_1164            | ieee    |      | 9.3.2745.4995  (Windows) |  -2008
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                   | Comment
--------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
lab1                      | None
std                       | Standard VHDL library
--------------------------------------------------------------------------------------------
