$date
	Sun Oct 23 07:34:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#597881
b10 !
1"
#597882
b10 &
b10 %
1$
#597883
0"
#597886
b1 &
1#
b1 %
#597890
b0 &
b0 %
0#
0$
#1553297
b1010 !
1"
#1553298
b1010 &
b1010 %
1$
#1553299
0"
#1553302
b101 &
b101 %
#1553306
b10000 &
b10000 %
#1553310
b1000 &
b1000 %
#1553314
b100 &
b100 %
#1553318
b10 &
b10 %
#1553322
b1 &
b1 %
1#
#1553326
b0 &
0#
b0 %
0$
#2601219
b10000 !
1"
#2601222
b10000 &
b10000 %
1$
#2601223
0"
#2601226
b1000 &
b1000 %
#2601230
b100 &
b100 %
#2601234
b10 &
b10 %
#2601238
b1 &
1#
b1 %
#2601242
b0 &
b0 %
0#
0$
#4500012
