Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 11 22:39:09 2018
| Host         : DESKTOP-7EE57C2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             184 |           24 |
| Yes          | No                    | No                     |              38 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|           Clock Signal           |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                   |                                  | Reset_IBUF                       |                3 |              8 |
|  CLK_IBUF_BUFG                   | Processor/Control/AN_reg[3]_2[0] |                                  |                2 |              8 |
|  Processor/Path/IRReg/E[0]       |                                  |                                  |                2 |             10 |
|  CLK_IBUF_BUFG                   | Processor/Control/tub_reg[6][0]  |                                  |                2 |             14 |
|  Processor/Control/Q_reg[7]_0[0] |                                  |                                  |                2 |             16 |
|  CLK_IBUF_BUFG                   | Processor/Control/IREn           |                                  |                6 |             16 |
|  CLK_IBUF_BUFG                   |                                  | Processor/Control/Q_reg[31]      |                9 |             48 |
|  CLK_IBUF_BUFG                   | Processor/Control/IREn           | Processor/Control/Q_reg[8]_19    |               12 |             48 |
|  n_0_1211_BUFG                   |                                  |                                  |               13 |             64 |
|  CLK_IBUF_BUFG                   |                                  | Processor/Path/IRReg/Q_reg[0]_11 |                6 |             64 |
|  CLK_IBUF_BUFG                   |                                  | Processor/Path/IRReg/Q_reg[0]_12 |                6 |             64 |
|  CLK_IBUF_BUFG                   | Processor/Control/E[0]           | Reset_IBUF                       |               21 |             64 |
|  CLK_IBUF_BUFG                   |                                  |                                  |               22 |             80 |
|  CLK_IBUF_BUFG                   | Processor/Control/RegWrite       |                                  |               12 |            192 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_1     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_10    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_11    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]       |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_15    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_2     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_13    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_14    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_12    |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_5     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_8     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_9     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_7     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_4     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_3     |                                  |               32 |            256 |
|  CLK_IBUF_BUFG                   | Processor/Control/Q_reg[8]_6     |                                  |               32 |            256 |
+----------------------------------+----------------------------------+----------------------------------+------------------+----------------+


