

================================================================
== Vitis HLS Report for 'running_cond_update'
================================================================
* Date:           Thu Jul 28 14:21:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.473 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     18|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_return     |      icmp|   0|  0|  18|          32|          16|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  18|          32|          16|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  running_cond_update|  return value|
|ap_return    |  out|    1|  ap_ctrl_hs|  running_cond_update|  return value|
|instruction  |   in|   32|     ap_none|          instruction|        scalar|
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [fetching_decoding_ip.cpp:6]   --->   Operation 2 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (2.47ns)   --->   "%icmp_ln9 = icmp_ne  i32 %instruction_read, i32 32871" [fetching_decoding_ip.cpp:9]   --->   Operation 3 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ret_ln10 = ret i1 %icmp_ln9" [fetching_decoding_ip.cpp:10]   --->   Operation 4 'ret' 'ret_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
instruction_read (read) [ 00]
icmp_ln9         (icmp) [ 00]
ret_ln10         (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="instruction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instruction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="instruction_read_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="32" slack="0"/>
<pin id="8" dir="0" index="1" bw="32" slack="0"/>
<pin id="9" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="instruction_read/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="icmp_ln9_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="32" slack="0"/>
<pin id="15" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="2" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="0" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="6" pin="2"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="4" pin="0"/><net_sink comp="12" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: running_cond_update : instruction | {1 }
  - Chain level:
	State 1
		ret_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln9_fu_12       |    0    |    18   |
|----------|----------------------------|---------|---------|
|   read   | instruction_read_read_fu_6 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    18   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   18   |
+-----------+--------+--------+
