

================================================================
== Vitis HLS Report for 'merge_sort_iterative_Pipeline_merge'
================================================================
* Date:           Sat Jun  8 17:58:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    184|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    227|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_192                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_300                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_9_nbreadreq_fu_42_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_56_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln20_fu_191_p2               |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_179_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          22|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |   9|          2|    1|          2|
    |ap_phi_mux_left_empty_1_phi_fu_102_p6       |  14|          3|    1|          3|
    |ap_phi_mux_left_empty_2_phi_fu_134_p8       |  14|          3|    1|          3|
    |ap_phi_mux_left_empty_phi_fu_80_p4          |   9|          2|    1|          2|
    |ap_phi_mux_right_empty_1_phi_fu_117_p6      |  14|          3|    1|          3|
    |ap_phi_mux_right_empty_2_phi_fu_154_p8      |  14|          3|    1|          3|
    |ap_phi_mux_right_empty_phi_fu_91_p4         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_left_empty_2_reg_129   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_right_empty_2_reg_149  |  14|          3|    1|          3|
    |left_empty_1_reg_99                         |  14|          3|    1|          3|
    |left_stream_blk_n                           |   9|          2|    1|          2|
    |right_empty_1_reg_114                       |  14|          3|    1|          3|
    |right_stream_blk_n                          |   9|          2|    1|          2|
    |temp_stream_blk_n                           |   9|          2|    1|          2|
    |temp_stream_din                             |  14|          3|    8|         24|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 184|         40|   23|         61|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  1|   0|    1|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_left_empty_2_reg_129   |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_right_empty_2_reg_149  |  1|   0|    1|          0|
    |icmp_ln20_reg_231                           |  1|   0|    1|          0|
    |left_empty_1_reg_99                         |  1|   0|    1|          0|
    |left_empty_1_reg_99_pp0_iter1_reg           |  1|   0|    1|          0|
    |left_val_2_reg_221                          |  8|   0|    8|          0|
    |left_val_fu_34                              |  8|   0|    8|          0|
    |or_ln19_reg_217                             |  1|   0|    1|          0|
    |or_ln19_reg_217_pp0_iter1_reg               |  1|   0|    1|          0|
    |right_empty_1_reg_114                       |  1|   0|    1|          0|
    |right_empty_1_reg_114_pp0_iter1_reg         |  1|   0|    1|          0|
    |right_val_2_reg_226                         |  8|   0|    8|          0|
    |right_val_fu_38                             |  8|   0|    8|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 46|   0|   46|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  merge_sort_iterative_Pipeline_merge|  return value|
|left_stream_dout      |   in|    8|     ap_fifo|                          left_stream|       pointer|
|left_stream_empty_n   |   in|    1|     ap_fifo|                          left_stream|       pointer|
|left_stream_read      |  out|    1|     ap_fifo|                          left_stream|       pointer|
|right_stream_dout     |   in|    8|     ap_fifo|                         right_stream|       pointer|
|right_stream_empty_n  |   in|    1|     ap_fifo|                         right_stream|       pointer|
|right_stream_read     |  out|    1|     ap_fifo|                         right_stream|       pointer|
|temp_stream_din       |  out|    8|     ap_fifo|                          temp_stream|       pointer|
|temp_stream_full_n    |   in|    1|     ap_fifo|                          temp_stream|       pointer|
|temp_stream_write     |  out|    1|     ap_fifo|                          temp_stream|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

