{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643524366300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643524366319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:32:44 2022 " "Processing started: Sun Jan 30 14:32:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643524366319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524366319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Oscill_main_top -c Oscill_main_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524366319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643524370327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643524370327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_key.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_key " "Found entity 1: Oscill_key" {  } { { "Oscill_key.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_ram " "Found entity 1: Oscill_ram" {  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_pll_32m.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_pll_32m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_PLL_32M " "Found entity 1: Oscill_PLL_32M" {  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_fifo_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_fifo_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_fifo_sel " "Found entity 1: Oscill_fifo_sel" {  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_fifo " "Found entity 1: Oscill_fifo" {  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_vga_driver " "Found entity 1: Oscill_vga_driver" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Oscill_show.v(99) " "Verilog HDL information at Oscill_show.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643524387257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_show.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_show " "Found entity 1: Oscill_show" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_sel " "Found entity 1: Oscill_sel" {  } { { "Oscill_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_main_top.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_main_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_main_top " "Found entity 1: Oscill_main_top" {  } { { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_main.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_main " "Found entity 1: Oscill_main" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_adc_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_adc_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_adc_clk " "Found entity 1: Oscill_adc_clk" {  } { { "Oscill_adc_clk.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file my_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sin " "Found entity 1: my_sin" {  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_juchi.v 1 1 " "Found 1 design units, including 1 entities, in source file my_juchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_juchi " "Found entity 1: my_juchi" {  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file my_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_trig " "Found entity 1: my_trig" {  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rec " "Found entity 1: my_rec" {  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiwave.v 1 1 " "Found 1 design units, including 1 entities, in source file multiwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiwave " "Found entity 1: multiwave" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiwave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiwave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiwave_tb " "Found entity 1: multiwave_tb" {  } { { "multiwave_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave_tb.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top.v 1 1 " "Found 1 design units, including 1 entities, in source file final_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_top " "Found entity 1: final_top" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file final_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_tb " "Found entity 1: final_top_tb" {  } { { "final_top_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524387746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524387746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_out Oscill_main_top.v(107) " "Verilog HDL Implicit Net warning at Oscill_main_top.v(107): created implicit net for \"result_out\"" {  } { { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524387748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_clk final_top_tb.v(25) " "Verilog HDL Implicit Net warning at final_top_tb.v(25): created implicit net for \"adc_clk\"" {  } { { "final_top_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524387748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top " "Elaborating entity \"final_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643524388089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_main_top Oscill_main_top:Oscill_main_top " "Elaborating entity \"Oscill_main_top\" for hierarchy \"Oscill_main_top:Oscill_main_top\"" {  } { { "final_top.v" "Oscill_main_top" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_PLL_32M Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0 " "Elaborating entity \"Oscill_PLL_32M\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\"" {  } { { "Oscill_main_top.v" "uut0" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\"" {  } { { "Oscill_PLL_32M.v" "altpll_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\"" {  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Oscill_PLL_32M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Oscill_PLL_32M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524388598 ""}  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524388598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/oscill_pll_32m_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/oscill_pll_32m_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_PLL_32M_altpll1 " "Found entity 1: Oscill_PLL_32M_altpll1" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524388790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524388790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_PLL_32M_altpll1 Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated " "Elaborating entity \"Oscill_PLL_32M_altpll1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_main Oscill_main_top:Oscill_main_top\|Oscill_main:uut1 " "Elaborating entity \"Oscill_main\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_main:uut1\"" {  } { { "Oscill_main_top.v" "uut1" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388896 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "show_addr Oscill_main.v(64) " "Verilog HDL warning at Oscill_main.v(64): the port and data declarations for array port \"show_addr\" do not specify the same range for each dimension" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 64 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1643524388897 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "show_addr Oscill_main.v(89) " "HDL warning at Oscill_main.v(89): see declaration for object \"show_addr\"" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 89 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388897 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Oscill_main.v(175) " "Verilog HDL Case Statement warning at Oscill_main.v(175): case item expression covers a value already covered by a previous case item" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 175 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1643524388897 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(204) " "Verilog HDL assignment warning at Oscill_main.v(204): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388898 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(207) " "Verilog HDL assignment warning at Oscill_main.v(207): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388898 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Oscill_main.v(219) " "Verilog HDL assignment warning at Oscill_main.v(219): truncated value with size 32 to match size of target (3)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388898 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Oscill_main.v(243) " "Verilog HDL assignment warning at Oscill_main.v(243): truncated value with size 32 to match size of target (3)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388899 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Oscill_main.v(337) " "Verilog HDL assignment warning at Oscill_main.v(337): truncated value with size 32 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388900 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(352) " "Verilog HDL assignment warning at Oscill_main.v(352): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388900 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Oscill_main.v(366) " "Verilog HDL assignment warning at Oscill_main.v(366): truncated value with size 32 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388900 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Oscill_main.v(369) " "Verilog HDL assignment warning at Oscill_main.v(369): truncated value with size 16 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524388901 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_sel Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2 " "Elaborating entity \"Oscill_sel\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\"" {  } { { "Oscill_main_top.v" "uut2" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_fifo_sel Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut " "Elaborating entity \"Oscill_fifo_sel\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\"" {  } { { "Oscill_sel.v" "Oscilloscope_sel_uut" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524388979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo_sel.v" "dcfifo_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524390089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524390122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524390123 ""}  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524390123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ghf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ghf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ghf1 " "Found entity 1: dcfifo_ghf1" {  } { { "db/dcfifo_ghf1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524390395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524390395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ghf1 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated " "Elaborating entity \"dcfifo_ghf1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524390412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524390621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524390621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_ghf1.tdf" "rdptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524390643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524390815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524390815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_ghf1.tdf" "wrptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524390840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j121 " "Found entity 1: altsyncram_j121" {  } { { "db/altsyncram_j121.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j121.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j121 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|altsyncram_j121:fifo_ram " "Elaborating entity \"altsyncram_j121\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|altsyncram_j121:fifo_ram\"" {  } { { "db/dcfifo_ghf1.tdf" "fifo_ram" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_ghf1.tdf" "rs_dgwp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe12" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_ghf1.tdf" "ws_dgrp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe15" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524391898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524391898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ghf1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524391922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_adc_clk Oscill_main_top:Oscill_main_top\|Oscill_adc_clk:uut3 " "Elaborating entity \"Oscill_adc_clk\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_adc_clk:uut3\"" {  } { { "Oscill_main_top.v" "uut3" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Oscill_adc_clk.v(52) " "Verilog HDL assignment warning at Oscill_adc_clk.v(52): truncated value with size 32 to match size of target (17)" {  } { { "Oscill_adc_clk.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524392111 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_fifo Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4 " "Elaborating entity \"Oscill_fifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\"" {  } { { "Oscill_main_top.v" "uut4" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo.v" "dcfifo_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524392549 ""}  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524392549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_46h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_46h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_46h1 " "Found entity 1: dcfifo_46h1" {  } { { "db/dcfifo_46h1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524392809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524392809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_46h1 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated " "Elaborating entity \"dcfifo_46h1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_aib " "Found entity 1: a_gray2bin_aib" {  } { { "db/a_gray2bin_aib.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_gray2bin_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524392962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524392962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_aib Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_aib\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_46h1.tdf" "rdptr_g_gray2bin" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524392985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524393202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524393202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_46h1.tdf" "rdptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524393225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_37c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524393414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524393414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_46h1.tdf" "wrptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524393437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524393632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524393632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_46h1.tdf" "fifo_ram" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524393801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524393801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|dffpipe_d09:rs_brp " "Elaborating entity \"dffpipe_d09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|dffpipe_d09:rs_brp\"" {  } { { "db/dcfifo_46h1.tdf" "rs_brp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524393826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524394003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524394003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\"" {  } { { "db/dcfifo_46h1.tdf" "rs_dgwp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524394037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524394183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524394183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe13 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe13\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe13" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524394221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524394381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524394381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\"" {  } { { "db/dcfifo_46h1.tdf" "ws_dgrp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524394407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524394605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524394605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe16 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe16\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe16" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524394647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524394851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524394851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_46h1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524394881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_ram Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5 " "Elaborating entity \"Oscill_ram\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\"" {  } { { "Oscill_main_top.v" "uut5" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524395147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\"" {  } { { "Oscill_ram.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524395885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\"" {  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524395925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524395926 ""}  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524395926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pco1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pco1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pco1 " "Found entity 1: altsyncram_pco1" {  } { { "db/altsyncram_pco1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_pco1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524396217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524396217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pco1 Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated " "Elaborating entity \"altsyncram_pco1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_show Oscill_main_top:Oscill_main_top\|Oscill_show:uut6 " "Elaborating entity \"Oscill_show\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\"" {  } { { "Oscill_main_top.v" "uut6" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Oscill_show.v(125) " "Verilog HDL assignment warning at Oscill_show.v(125): truncated value with size 32 to match size of target (9)" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396426 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_vga_driver Oscill_main_top:Oscill_main_top\|Oscill_vga_driver:uut7 " "Elaborating entity \"Oscill_vga_driver\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_vga_driver:uut7\"" {  } { { "Oscill_main_top.v" "uut7" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_add Oscill_vga_driver.v(48) " "Verilog HDL or VHDL warning at Oscill_vga_driver.v(48): object \"flag_add\" assigned a value but never read" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643524396461 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(90) " "Verilog HDL assignment warning at Oscill_vga_driver.v(90): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396461 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(101) " "Verilog HDL assignment warning at Oscill_vga_driver.v(101): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396462 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(116) " "Verilog HDL assignment warning at Oscill_vga_driver.v(116): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396462 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(127) " "Verilog HDL assignment warning at Oscill_vga_driver.v(127): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396463 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_key Oscill_main_top:Oscill_main_top\|Oscill_key:uut8 " "Elaborating entity \"Oscill_key\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_key:uut8\"" {  } { { "Oscill_main_top.v" "uut8" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiwave multiwave:multiwave " "Elaborating entity \"multiwave\" for hierarchy \"multiwave:multiwave\"" {  } { { "final_top.v" "multiwave" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(72) " "Verilog HDL assignment warning at multiwave.v(72): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396545 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(82) " "Verilog HDL assignment warning at multiwave.v(82): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396545 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(91) " "Verilog HDL assignment warning at multiwave.v(91): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396545 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(100) " "Verilog HDL assignment warning at multiwave.v(100): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643524396546 "|final_top|multiwave:multiwave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sin multiwave:multiwave\|my_sin:mysin " "Elaborating entity \"my_sin\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\"" {  } { { "multiwave.v" "mysin" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\"" {  } { { "my_sin.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\"" {  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524396708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_sin.mif " "Parameter \"init_file\" = \"my_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524396708 ""}  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524396708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q691 " "Found entity 1: altsyncram_q691" {  } { { "db/altsyncram_q691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_q691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524396989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524396989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q691 multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\|altsyncram_q691:auto_generated " "Elaborating entity \"altsyncram_q691\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\|altsyncram_q691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524397016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_juchi multiwave:multiwave\|my_juchi:myjuchi " "Elaborating entity \"my_juchi\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\"" {  } { { "multiwave.v" "myjuchi" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524397540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\"" {  } { { "my_juchi.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524397618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\"" {  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524397654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mjuchi.mif " "Parameter \"init_file\" = \"mjuchi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524397654 ""}  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524397654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b691 " "Found entity 1: altsyncram_b691" {  } { { "db/altsyncram_b691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_b691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524397958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524397958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b691 multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\|altsyncram_b691:auto_generated " "Elaborating entity \"altsyncram_b691\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\|altsyncram_b691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524397982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rec multiwave:multiwave\|my_rec:myrec " "Elaborating entity \"my_rec\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\"" {  } { { "multiwave.v" "myrec" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524398585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\"" {  } { { "my_rec.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524398681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\"" {  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524398712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_rec.mif " "Parameter \"init_file\" = \"my_rec.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524398712 ""}  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a691 " "Found entity 1: altsyncram_a691" {  } { { "db/altsyncram_a691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_a691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524399023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524399023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a691 multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\|altsyncram_a691:auto_generated " "Elaborating entity \"altsyncram_a691\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\|altsyncram_a691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524399051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_trig multiwave:multiwave\|my_trig:mytrig " "Elaborating entity \"my_trig\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\"" {  } { { "multiwave.v" "mytrig" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524399637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\"" {  } { { "my_trig.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524399749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\"" {  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524399788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_trig.mif " "Parameter \"init_file\" = \"my_trig.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524399789 ""}  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524399789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a91 " "Found entity 1: altsyncram_6a91" {  } { { "db/altsyncram_6a91.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_6a91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524400168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524400168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6a91 multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\|altsyncram_6a91:auto_generated " "Elaborating entity \"altsyncram_6a91\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\|altsyncram_6a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524400207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643524401087 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643524401087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ca24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ca24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ca24 " "Found entity 1: altsyncram_ca24" {  } { { "db/altsyncram_ca24.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_ca24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524413473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524413473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524415707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524415707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524416908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524416908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_egi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524418637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524418637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524419488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524419488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524420788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524420788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524421103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524421103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524421921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524421921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524422248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524422248 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524424708 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643524424866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.30.14:33:52 Progress: Loading sld4adef657/alt_sld_fab_wrapper_hw.tcl " "2022.01.30.14:33:52 Progress: Loading sld4adef657/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524432148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524439705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524439931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524447828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524448232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524448645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524449113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524449128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524449130 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643524449884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4adef657/alt_sld_fab.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524450429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524450429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524450622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524450622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524450720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524450720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524450916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524450916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524451106 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524451106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524451106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524451284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524451284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[7\] " "Synthesized away node \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf" 249 2 0 } } { "db/dcfifo_46h1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 143 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643524455324 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643524455324 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643524455324 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|Mult0\"" {  } { { "Oscill_show.v" "Mult0" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643524455739 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643524455739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524456450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643524456450 ""}  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643524456450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524457700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524458365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524459295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_1dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524459662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524459662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524459963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524460218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2dh " "Found entity 1: add_sub_2dh" {  } { { "db/add_sub_2dh.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_2dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643524460578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524460578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|altshift:external_latency_ffs Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524461023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643524462510 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 239 -1 0 } } { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 215 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643524462922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643524462922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb\[0\] GND " "Pin \"vga_rgb\[0\]\" is stuck at GND" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643524463183 "|final_top|vga_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_mode VCC " "Pin \"dac_mode\" is stuck at VCC" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643524463183 "|final_top|dac_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_sleep GND " "Pin \"dac_sleep\" is stuck at GND" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643524463183 "|final_top|dac_sleep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1643524463183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524463349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643524464205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg " "Generated suppressed messages file C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524464808 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1643524475062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643524475116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643524475116 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1643524475277 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1643524475277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1988 " "Implemented 1988 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643524476292 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643524476292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1846 " "Implemented 1846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643524476292 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643524476292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1643524476292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643524476292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643524476352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:34:36 2022 " "Processing ended: Sun Jan 30 14:34:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643524476352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643524476352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643524476352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643524476352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643524480365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643524480383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:34:38 2022 " "Processing started: Sun Jan 30 14:34:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643524480383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643524480383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643524480383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1643524481463 ""}
{ "Info" "0" "" "Project  = Oscill_main_top" {  } {  } 0 0 "Project  = Oscill_main_top" 0 0 "Fitter" 0 0 1643524481464 ""}
{ "Info" "0" "" "Revision = Oscill_main_top" {  } {  } 0 0 "Revision = Oscill_main_top" 0 0 "Fitter" 0 0 1643524481464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643524481727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643524481728 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Oscill_main_top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"Oscill_main_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643524481768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643524481893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643524481893 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" has been set to clock1" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1643524481952 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1643524481972 ""}  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1643524481972 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643524482118 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643524482170 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643524484624 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643524484624 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643524484624 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643524484624 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643524484624 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643524484624 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643524484634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643524484634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643524484634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643524484634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643524484634 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643524484634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643524484638 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643524484753 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_46h1 " "Entity dcfifo_46h1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghf1 " "Entity dcfifo_ghf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524485717 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643524485717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Oscill_main_top.sdc " "Synopsys Design Constraints File file not found: 'Oscill_main_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643524485736 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643524485743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643524485743 "|final_top|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643524485766 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1643524485766 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524485766 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524485766 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1643524485766 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643524485766 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643524485766 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643524485766 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643524485766 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643524485766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643524486028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_wra~output " "Destination node dac_wra~output" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643524486028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clka~output " "Destination node dac_clka~output" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643524486028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643524486028 ""}  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643524486028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643524486029 ""}  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643524486029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643524486029 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643524486029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643524486029 ""}  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 5572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643524486029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643524486029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 4537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643524486029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 4561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643524486029 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643524486029 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643524486029 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643524486029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643524486485 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643524486492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643524486493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643524486498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643524486506 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643524486515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643524486515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643524486519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643524486603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643524486608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643524486608 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 clk\[1\] adc_clk~output " "PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"adc_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1643524486666 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_otr " "Node \"ad_otr\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_otr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1643524486791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1 " "Node \"led1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1643524486791 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1643524486791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643524486792 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643524486804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643524487650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643524488005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643524488048 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643524488851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643524488851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643524489459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643524490801 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643524490801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643524490985 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1643524490985 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643524490985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643524490988 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643524491170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643524491198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643524491537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643524491538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643524492123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643524493170 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643524493699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.fit.smsg " "Generated suppressed messages file C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643524494152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5837 " "Peak virtual memory: 5837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643524497311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:34:57 2022 " "Processing ended: Sun Jan 30 14:34:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643524497311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643524497311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643524497311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643524497311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643524500634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643524500652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:34:59 2022 " "Processing started: Sun Jan 30 14:34:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643524500652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643524500652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643524500652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643524501953 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643524503759 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643524503795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643524505560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:35:05 2022 " "Processing ended: Sun Jan 30 14:35:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643524505560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643524505560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643524505560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643524505560 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643524506332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643524509492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643524509508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:35:07 2022 " "Processing started: Sun Jan 30 14:35:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643524509508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524509508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Oscill_main_top -c Oscill_main_top " "Command: quartus_sta Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524509508 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1643524510630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514259 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_46h1 " "Entity dcfifo_46h1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghf1 " "Entity dcfifo_ghf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643524514625 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Oscill_main_top.sdc " "Synopsys Design Constraints File file not found: 'Oscill_main_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514643 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643524514652 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514652 "|final_top|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643524514663 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514663 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524514663 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524514663 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514663 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1643524514663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1643524514684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.117 " "Worst-case setup slack is 43.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.117               0.000 altera_reserved_tck  " "   43.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.803 " "Worst-case recovery slack is 95.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.803               0.000 altera_reserved_tck  " "   95.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.352 " "Worst-case removal slack is 1.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.352               0.000 altera_reserved_tck  " "    1.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.479 " "Worst-case minimum pulse width slack is 49.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524514746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514746 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.679 ns " "Worst Case Available Settling Time: 341.679 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524514810 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1643524514818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524514851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643524515702 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515702 "|final_top|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643524515706 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515706 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524515706 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524515706 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.580 " "Worst-case setup slack is 43.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.580               0.000 altera_reserved_tck  " "   43.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.159 " "Worst-case recovery slack is 96.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.159               0.000 altera_reserved_tck  " "   96.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.251 " "Worst-case removal slack is 1.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251               0.000 altera_reserved_tck  " "    1.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.331 " "Worst-case minimum pulse width slack is 49.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.331               0.000 altera_reserved_tck  " "   49.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524515755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.328 ns " "Worst Case Available Settling Time: 342.328 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524515823 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524515823 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1643524515832 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643524516017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516017 "|final_top|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Oscill_main_top\|uut0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643524516022 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516022 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524516022 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1643524516022 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.080 " "Worst-case setup slack is 47.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.080               0.000 altera_reserved_tck  " "   47.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.031 " "Worst-case recovery slack is 98.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.031               0.000 altera_reserved_tck  " "   98.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.467 " "Worst-case minimum pulse width slack is 49.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.467               0.000 altera_reserved_tck  " "   49.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643524516070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516070 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.637 ns " "Worst Case Available Settling Time: 346.637 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643524516146 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643524516729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:35:16 2022 " "Processing ended: Sun Jan 30 14:35:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643524516729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643524516729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643524516729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524516729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1643524519819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643524519835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:35:18 2022 " "Processing started: Sun Jan 30 14:35:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643524519835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643524519835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643524519835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1643524523400 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_8_1200mv_85c_slow.vo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_8_1200mv_85c_slow.vo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524525995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_8_1200mv_0c_slow.vo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_8_1200mv_0c_slow.vo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524527176 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_min_1200mv_0c_fast.vo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_min_1200mv_0c_fast.vo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524528334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top.vo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top.vo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524529497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_8_1200mv_85c_v_slow.sdo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_8_1200mv_85c_v_slow.sdo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524529756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_8_1200mv_0c_v_slow.sdo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_8_1200mv_0c_v_slow.sdo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524530019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_min_1200mv_0c_v_fast.sdo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_min_1200mv_0c_v_fast.sdo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524530292 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscill_main_top_v.sdo C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/ simulation " "Generated file Oscill_main_top_v.sdo in folder \"C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643524530542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643524532819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:35:32 2022 " "Processing ended: Sun Jan 30 14:35:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643524532819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643524532819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643524532819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643524532819 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643524533533 ""}
