#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  9 16:35:55 2021
# Process ID: 18376
# Current directory: E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/system.vds
# Journal file: E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13336 
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/apb_uart.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/apb_uart.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.152 ; gain = 118.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [E:/project/vivado/e203/demo_nice/system.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/.Xil/Vivado-18376-LAPTOP-S8HCC3P8/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (1#1) [E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/.Xil/Vivado-18376-LAPTOP-S8HCC3P8/realtime/mmcm_stub.v:5]
WARNING: [Synth 8-350] instance 'ip_mmcm' of module 'mmcm' requires 5 connections, but only 4 given [E:/project/vivado/e203/demo_nice/system.v:98]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/.Xil/Vivado-18376-LAPTOP-S8HCC3P8/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (2#1) [E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/.Xil/Vivado-18376-LAPTOP-S8HCC3P8/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:43855]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (3#1) [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:43855]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (4#1) [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (4#1) [D:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [E:/project/vivado/e203/demo_nice/e203/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_top.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [E:/project/vivado/e203/demo_nice/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [E:/project/vivado/e203/demo_nice/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [E:/project/vivado/e203/demo_nice/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (5#1) [E:/project/vivado/e203/demo_nice/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (6#1) [E:/project/vivado/e203/demo_nice/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (7#1) [E:/project/vivado/e203/demo_nice/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (8#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (9#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (10#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (10#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [E:/project/vivado/e203/demo_nice/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (11#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (12#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_gfcm.v:31]
	Parameter SYNC_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (13#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_gfcm.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (14#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [E:/project/vivado/e203/demo_nice/e203/core/e203_cpu_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [E:/project/vivado/e203/demo_nice/e203/core/e203_cpu.v:30]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_reset_ctrl.v:29]
	Parameter MASTER bound to: 1 - type: integer 
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (15#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_reset_ctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:209]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (16#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:209]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (17#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [E:/project/vivado/e203/demo_nice/e203/core/e203_irq_sync.v:29]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:99]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (18#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:99]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (19#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_irq_sync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_nice_core' [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_nice_core.v:28]
	Parameter COL_IDX_W bound to: 4 - type: integer 
	Parameter PIPE_NUM bound to: 3 - type: integer 
	Parameter ROWBUF_DP bound to: 10 - type: integer 
	Parameter ROWBUF_IDX_W bound to: 4 - type: integer 
	Parameter ROW_IDX_W bound to: 4 - type: integer 
	Parameter NICE_FSM_WIDTH bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LBUF bound to: 2'b01 
	Parameter SBUF bound to: 2'b10 
	Parameter ROWSUM bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (19#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (19#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (19#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_nice_core' (20#1) [E:/project/vivado/e203/demo_nice/e203/subsys/e203_subsys_nice_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [E:/project/vivado/e203/demo_nice/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:177]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (21#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:177]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (21#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (21#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (22#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (23#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (24#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (25#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_ift2icb.v:30]
	Parameter ICB_STATE_WIDTH bound to: 2 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 2'b00 
	Parameter ICB_STATE_1ST bound to: 2'b01 
	Parameter ICB_STATE_WAIT2ND bound to: 2'b10 
	Parameter ICB_STATE_2ND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (26#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:40]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (27#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (28#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (29#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (29#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (29#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (30#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu_ift2icb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (31#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (31#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (32#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (33#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (33#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (33#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (34#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_nice' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (34#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (34#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_nice' (35#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (36#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (37#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_lsuagu.v:32]
	Parameter ICB_STATE_WIDTH bound to: 4 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 4'b0000 
	Parameter ICB_STATE_1ST bound to: 4'b0001 
	Parameter ICB_STATE_WAIT2ND bound to: 4'b0010 
	Parameter ICB_STATE_2ND bound to: 4'b0011 
	Parameter ICB_STATE_AMOALU bound to: 4'b0100 
	Parameter ICB_STATE_AMORDY bound to: 4'b0101 
	Parameter ICB_STATE_WBCK bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (38#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_lsuagu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (39#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_muldiv.v:32]
	Parameter MULDIV_STATE_WIDTH bound to: 3 - type: integer 
	Parameter MULDIV_STATE_0TH bound to: 3'b000 
	Parameter MULDIV_STATE_EXEC bound to: 3'b001 
	Parameter MULDIV_STATE_REMD_CHCK bound to: 3'b010 
	Parameter MULDIV_STATE_QUOT_CORR bound to: 3'b011 
	Parameter MULDIV_STATE_REMD_CORR bound to: 3'b100 
	Parameter EXEC_CNT_W bound to: 6 - type: integer 
	Parameter EXEC_CNT_1 bound to: 6'b000001 
	Parameter EXEC_CNT_16 bound to: 6'b010000 
	Parameter EXEC_CNT_32 bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (40#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_muldiv.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_dpath.v:29]
	Parameter DPATH_MUX_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (41#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu_dpath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (42#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_longpwbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_longpwbck.v:141]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_longpwbck.v:144]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (43#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_longpwbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_wbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_wbck.v:93]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (44#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_wbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (45#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (46#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (47#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (48#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (49#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [E:/project/vivado/e203/demo_nice/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_lsu_ctrl.v:28]
	Parameter LSU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter LSU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter USR_PACK_EXCL bound to: 0 - type: integer 
	Parameter SPLT_FIFO_W bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (50#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (51#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (51#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (51#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (52#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_lsu_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (53#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [E:/project/vivado/e203/demo_nice/e203/core/e203_biu.v:29]
	Parameter BIU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter BIU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter BIU_SPLT_I_NUM_0 bound to: 4 - type: integer 
	Parameter BIU_SPLT_I_NUM_1 bound to: 5 - type: integer 
	Parameter BIU_SPLT_I_NUM_2 bound to: 6 - type: integer 
	Parameter BIU_SPLT_I_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:351]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (53#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (54#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:351]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:648]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (54#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (54#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (55#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (56#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_biu.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (57#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_itcm_ctrl.v:31]
	Parameter ITCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter ITCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:503]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:503]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [E:/project/vivado/e203/demo_nice/e203/general/sirv_sram_icb_ctrl.v:29]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized3' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized9' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized3' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_1cyc_sram_ctrl' [E:/project/vivado/e203/demo_nice/e203/general/sirv_1cyc_sram_ctrl.v:29]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (58#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (59#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (60#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (61#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_itcm_ctrl.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_dtcm_ctrl' [E:/project/vivado/e203/demo_nice/e203/core/e203_dtcm_ctrl.v:31]
	Parameter DTCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter DTCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl__parameterized0' [E:/project/vivado/e203/demo_nice/e203/general/sirv_sram_icb_ctrl.v:29]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized1' [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized10' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized4' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized1' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl__parameterized0' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl__parameterized0' (61#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_dtcm_ctrl' (62#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_dtcm_ctrl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_cpu' (63#1) [E:/project/vivado/e203/demo_nice/e203/core/e203_cpu.v:30]
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_sim_ram' (64#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_sim_ram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_ram' (65#1) [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_ram.v:28]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 17 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 17 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter PLIC_PEND_ARRAY bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter RSP_PACK_W bound to: 33 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268644352 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 3 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 17 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_flash_qspi.v:2226]
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 8 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_gpio/apb_gpio.v:132]
INFO: [Synth 8-226] default block is never used [E:/project/vivado/e203/demo_nice/e203/perips/apb_gpio/apb_gpio.v:193]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter RBR bound to: 3'b000 
	Parameter THR bound to: 3'b000 
	Parameter DLL bound to: 3'b000 
	Parameter IER bound to: 3'b001 
	Parameter DLM bound to: 3'b001 
	Parameter IIR bound to: 3'b010 
	Parameter FCR bound to: 3'b010 
	Parameter LCR bound to: 3'b011 
	Parameter MCR bound to: 3'b100 
	Parameter LSR bound to: 3'b101 
	Parameter MSR bound to: 3'b110 
	Parameter SCR bound to: 3'b111 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter SAVE_DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b100 
	Parameter STOP_BIT bound to: 3'b101 
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter PARITY bound to: 3'b011 
	Parameter STOP_BIT_FIRST bound to: 3'b100 
	Parameter STOP_BIT_LAST bound to: 3'b101 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/apb_uart.v:181]
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter FILL_BITS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/apb_spi_master.v:124]
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/spi_master_apb_if.v:109]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_NULL bound to: 3'b000 
	Parameter DATA_EMPTY bound to: 3'b001 
	Parameter DATA_CMD bound to: 3'b010 
	Parameter DATA_ADDR bound to: 3'b011 
	Parameter DATA_FIFO bound to: 3'b100 
	Parameter IDLE bound to: 5'b00000 
	Parameter CMD bound to: 5'b00001 
	Parameter ADDR bound to: 5'b00010 
	Parameter MODE bound to: 5'b00011 
	Parameter DUMMY bound to: 5'b00100 
	Parameter DATA_TX bound to: 5'b00101 
	Parameter DATA_RX bound to: 5'b00110 
	Parameter WAIT_EDGE bound to: 5'b00111 
	Parameter IDLE bound to: 1'b0 
	Parameter TRANSMIT bound to: 1'b1 
	Parameter IDLE bound to: 2'b00 
	Parameter RECEIVE bound to: 2'b01 
	Parameter WAIT_FIFO bound to: 2'b10 
	Parameter WAIT_FIFO_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/spi_master_controller.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/spi_master_controller.v:215]
WARNING: [Synth 8-6014] Unused sequential element do_tx_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/spi_master_controller.v:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/apb_i2c.v:96]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:220]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/project/vivado/e203/demo_nice/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:220]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/perips/apb_adv_timer/adv_timer_apb_if.v:626]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AR_CHNL_W bound to: 50 - type: integer 
	Parameter AW_CHNL_W bound to: 50 - type: integer 
	Parameter W_CHNL_W bound to: 37 - type: integer 
	Parameter R_CHNL_W bound to: 35 - type: integer 
	Parameter B_CHNL_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MROM_AW bound to: 12 - type: integer 
	Parameter MROM_DP bound to: 1024 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 31 - type: integer 
	Parameter O5_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter DEBUG_DATA_BITS bound to: 34 - type: integer 
	Parameter DEBUG_ADDR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_OP_BITS bound to: 2 - type: integer 
	Parameter JTAG_VERSION bound to: 4'b0001 
	Parameter DBUS_IDLE_CYCLES bound to: 3'b101 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_VERSION bound to: 0 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DEBUG_ACCESS bound to: 5'b10001 
	Parameter REG_DTM_INFO bound to: 5'b10000 
	Parameter DBUS_REG_BITS bound to: 41 - type: integer 
	Parameter DBUS_REQ_BITS bound to: 41 - type: integer 
	Parameter DBUS_RESP_BITS bound to: 36 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 41 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/debug/sirv_jtag_dtm.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/debug/sirv_jtag_dtm.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/vivado/e203/demo_nice/e203/debug/sirv_jtag_dtm.v:308]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter BASE_REGION_MSB bound to: 14 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 61 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-3331] design sirv_DeglitchShiftRegister has unconnected port reset
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countLo_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[28]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[0]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[0]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[31]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[30]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[29]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[28]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[27]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[26]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[25]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[24]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[23]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[22]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[21]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[20]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[19]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[18]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[17]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[16]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[15]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[14]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[13]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[12]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[11]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[10]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[9]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[8]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[7]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[6]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 644.035 ; gain = 336.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 644.035 ; gain = 336.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 644.035 ; gain = 336.543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Finished Parsing XDC File [e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Parsing XDC File [e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Finished Parsing XDC File [e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Parsing XDC File [E:/project/vivado/e203/demo_nice/constrs/nuclei-master.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: dut_io_pads_jtag_TCK_i_ival). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [E:/project/vivado/e203/demo_nice/constrs/nuclei-master.xdc:15]
Finished Parsing XDC File [E:/project/vivado/e203/demo_nice/constrs/nuclei-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project/vivado/e203/demo_nice/constrs/nuclei-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 73 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1082.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1082.500 ; gain = 775.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1082.500 ; gain = 775.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  e:/project/vivado/e203/demo_nice/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc, line 5).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  E:/project/vivado/e203/demo_nice/constrs/nuclei-master.xdc, line 16).
Applied set_property DONT_TOUCH = true for ip_mmcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ip_reset_sys. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1082.500 ; gain = 775.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "irq_cause2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "parity_bit_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_valid_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "baudgen_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parity_bit_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/io_generic_fifo.v:52]
INFO: [Synth 8-5544] ROM "buffer_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/io_generic_fifo.v:52]
INFO: [Synth 8-5544] ROM "buffer_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trigger_level_reached" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trigger_level_reached" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trigger_level_reached" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trigger_level_reached" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "spi_clk_div_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_cmd_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_dummy_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_csreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_int_th_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/project/vivado/e203/demo_nice/e203/perips/apb_spi_master/spi_master_fifo.v:55]
INFO: [Synth 8-5544] ROM "buffer_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_CS_reg' in module 'spi_master_rx'
INFO: [Synth 8-5544] ROM "rx_NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master_controller'
INFO: [Synth 8-5546] ROM "en_quad_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_pre" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_timer0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_event_sel_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'jtagStateReg_reg' in module 'sirv_jtag_dtm'
INFO: [Synth 8-5544] ROM "shiftReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "skipOpReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stickyBusyReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbusValidReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6430] The Block RAM mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
Block RAM mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
               SAVE_DATA |                              011 |                              011
                  PARITY |                              100 |                              100
                STOP_BIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
          STOP_BIT_FIRST |                              100 |                              100
           STOP_BIT_LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'fifo_tx_data_reg' [E:/project/vivado/e203/demo_nice/e203/perips/apb_uart/apb_uart.v:138]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RECEIVE |                               01 |                               01
          WAIT_FIFO_DONE |                               10 |                               11
               WAIT_FIFO |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_CS_reg' using encoding 'sequential' in module 'spi_master_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                     CMD |                              001 |                            00001
                    ADDR |                              010 |                            00010
                   DUMMY |                              011 |                            00100
                 DATA_RX |                              100 |                            00110
               WAIT_EDGE |                              101 |                            00111
                 DATA_TX |                              110 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                             0000 |                             0000
           RUN_TEST_IDLE |                             0001 |                             0001
               SELECT_DR |                             0010 |                             0010
               SELECT_IR |                             0011 |                             1001
              CAPTURE_IR |                             0100 |                             1010
                SHIFT_IR |                             0101 |                             1011
                EXIT1_IR |                             0110 |                             1100
                PAUSE_IR |                             0111 |                             1101
                EXIT2_IR |                             1000 |                             1110
               UPDATE_IR |                             1001 |                             1111
              CAPTURE_DR |                             1010 |                             0011
                SHIFT_DR |                             1011 |                             0100
                EXIT1_DR |                             1100 |                             0101
                PAUSE_DR |                             1101 |                             0110
                EXIT2_DR |                             1110 |                             0111
               UPDATE_DR |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtagStateReg_reg' using encoding 'sequential' in module 'sirv_jtag_dtm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1082.500 ; gain = 775.008
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/plloutclk_rstsync' (e203_subsys_hclkgen_rstsync) to 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync'
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |e203_subsys_perips__GB0 |           1|     38374|
|2     |e203_subsys_perips__GB1 |           1|      9976|
|3     |e203_subsys_main__GC0   |           1|     33929|
|4     |e203_subsys_top__GC0    |           1|      8732|
|5     |system__GC0             |           1|        86|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 20    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 21    
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 27    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 64    
	   2 Input      1 Bit         XORs := 52    
+---Registers : 
	              192 Bit    Registers := 2     
	               91 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               78 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               50 Bit    Registers := 8     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 9     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 180   
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 88    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 65    
	                8 Bit    Registers := 97    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 53    
	                3 Bit    Registers := 97    
	                2 Bit    Registers := 66    
	                1 Bit    Registers := 692   
+---RAMs : 
	             512K Bit         RAMs := 2     
	               64 Bit         RAMs := 2     
+---Muxes : 
	  16 Input    192 Bit        Muxes := 2     
	   2 Input     91 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 9     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   3 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 100   
	   6 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	  47 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	  18 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 101   
	   7 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 77    
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 46    
	   7 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 95    
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 127   
	   4 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 105   
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 991   
	   4 Input      1 Bit        Muxes := 34    
	  32 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 72    
	   7 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 73    
	  18 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 10    
	  47 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
	 128 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sirv_gnrl_dfflr__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module sirv_tl_repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_tlwidthwidget_qspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sirv_repeater_6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_tlfragmenter_qspi_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_flashmap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_qspi_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_flash_qspi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 15    
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dffr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module apb_gpio__1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module apb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi_master_apb_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 12    
Module spi_master_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_clkgen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi_master_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module spi_master_controller__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
Module apb_spi_master__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi_master_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 12    
Module spi_master_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi_master_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module spi_master_controller 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
Module apb_spi_master 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master_bit_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module apb_i2c__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflrs__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module apb_i2c 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflrs__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module adv_timer_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
Module timer_cntrl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module apb_adv_timer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module sirv_gnrl_dfflrs__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module uart_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_perips 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 70    
Module sirv_AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_hclkgen_rstsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_pllclkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module e203_subsys_gfcm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module e203_subsys_hclkgen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_subsys_nice_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module sirv_gnrl_dfflr__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_litebpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ift2icb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffl__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module e203_exu_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_oitf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module e203_exu_nice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_alu_csrctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module e203_exu_alu_bjp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_lsuagu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_rglr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dffl__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dffl__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module e203_exu_alu_dpath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module e203_exu_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_longpwbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_wbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_branchslv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_excp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_exu_commit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module e203_lsu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_icb_splt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     91 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_itcm_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_sim_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sirv_sim_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dffr__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_dffr__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_plic_man 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module sirv_gnrl_dffr__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_clint_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sirv_gnrl_dfflr__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_subsys_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module sirv_gnrl_dffr__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dffr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_jtag_dtm 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   3 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module sirv_gnrl_dffr__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dffr__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dffr__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_rtc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module sirv_pmu_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module sirv_AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_pmu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module sirv_AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_wdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module sirv_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_aon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 49    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sirv_AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_DeglitchShiftRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_gnrl_dffr__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_aon_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_aon_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Repeater_5_1/saved_data_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_tl_repeater_5.v:103]
WARNING: [Synth 8-6014] Unused sequential element u_repeater/saved_data_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/perips/sirv_repeater_6.v:103]
INFO: [Synth 8-5546] ROM "r_timer0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_event_sel_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_prescaler/r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_prescaler/r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_prescaler/r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_prescaler/r_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/qout_r_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:149]
WARNING: [Synth 8-6014] Unused sequential element u_sirv_plic_top/u_sirv_plic_man/flop_o_irq.plic_irq_prio_dffr/qout_r_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:225]
WARNING: [Synth 8-6014] Unused sequential element u_sirv_debug_csr/ndreset_dfflr/qout_r_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:104]
WARNING: [Synth 8-6014] Unused sequential element u_sirv_debug_csr/fullreset_dfflr/qout_r_reg was removed.  [E:/project/vivado/e203/demo_nice/e203/general/sirv_gnrl_dffs.v:104]
INFO: [Synth 8-6430] The Block RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
INFO: [Synth 8-6430] The Block RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
Block RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalRAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim1/u_in_stage/r_ls_clk_sync_reg[0]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[0]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[1]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[2]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim1/u_in_stage/r_ls_clk_sync_reg[1]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim1/u_in_stage/r_ls_clk_sync_reg[2]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[1]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim2/u_in_stage/r_ls_clk_sync_reg[2]' (FDC) to 'u_e203_subsys_peripsi_1/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[0]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_opcode_reg[1]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_opcode_reg[0]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_param_reg[0]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_param_reg[1]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_param_reg[2]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_source_reg[0]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_source_reg[1]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[1]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_gpioA_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_pwm_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_uart1_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_spi1_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_spi2_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_gpioB_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[2]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_mask_reg[0]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_mask_reg[1]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_mask_reg[2]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_mask_reg[3]' (FDCE) to 'u_e203_subsys_peripsi_1/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]' (FDE) to 'u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_gpioA_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_pwm_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_uart1_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_spi1_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_i2c0_apb_icb2apb/\u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_spi2_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_i2c1_apb_icb2apb/\u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_gpioB_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_ppi_fab/\u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[10]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[11]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[12]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[14]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[15]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[17] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]' (FDE) to 'u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_1/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/full_reg )
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_sirv_gnrl_icb_buffer/outs_cnt_dfflr/qout_r_reg[0]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]) is unused and will be removed from module sirv_icb1to16_bus.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/full_reg) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_opcode_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[29]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[28]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[27]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[26]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[25]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[24]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[23]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[22]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[21]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[20]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[19]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[18]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[17]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[16]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[15]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[14]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[13]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[12]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[11]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[10]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[9]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[8]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[7]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[6]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[5]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[4]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[3]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/T_1447_reg[3]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/T_1447_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/T_1447_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/T_1447_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_opcode_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_opcode_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_opcode_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_param_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_param_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_param_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_size_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_size_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_source_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_source_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_address_reg[29]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_address_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_address_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/u_repeater/saved_mask_reg) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (qspi_TLFragmenter_1/r_error_reg) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_address_reg[29]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_size_reg[2]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_size_reg[1]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_size_reg[0]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_source_reg[6]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_sirv_flash_qspi/a_source_reg[5]) is unused and will be removed from module sirv_flash_qspi_top.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__1.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__1.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__2.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__2.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__3.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__3.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__4.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__4.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[3]) is unused and will be removed from module apb_spi_master__1.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[2]) is unused and will be removed from module apb_spi_master__1.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[1]) is unused and will be removed from module apb_spi_master__1.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__5.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__5.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[3]) is unused and will be removed from module apb_spi_master.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[2]) is unused and will be removed from module apb_spi_master.
WARNING: [Synth 8-3332] Sequential element (u_axiregs/spi_csreg_reg[1]) is unused and will be removed from module apb_spi_master.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__6.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module sirv_gnrl_icb2apb__6.
WARNING: [Synth 8-3332] Sequential element (u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]) is unused and will be removed from module sirv_gnrl_icb2apb__6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_2/\u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_2/\u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_2/\u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_2/\u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_peripsi_2/\u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_peripsi_2/\u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_plic/\u_sirv_plic_top/u_sirv_plic_man/flop_o_irq.plic_irq_id_dffr/qout_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_plic/\u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_subsys_mems/\u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\epc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\cause_dfflr/qout_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mdvnob2b_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\itcmnohold_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mcgstop_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\counterstop_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mie_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_oitf/\oitf_entries[0].rdfpu_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_oitf/\oitf_entries[1].rdfpu_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/\icb_state_dfflr/qout_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_3/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_4/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_4/u_sirv_debug_module/\u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_topi_4/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_4/u_sirv_debug_module/\u_sirv_debug_csr/dpc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_4/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:24 ; elapsed = 00:08:34 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+----------------------+---------------+----------------+
|Module Name   | RTL Object           | Depth x Width | Implemented As | 
+--------------+----------------------+---------------+----------------+
|sirv_mrom     | mask_rom             | 1024x31       | LUT            | 
|sirv_mrom_top | u_sirv_mrom/mask_rom | 1024x31       | LUT            | 
+--------------+----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                              | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+
|u_e203_subsys_peripsi_1/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_peripsi_1/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_20/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_3/u_e203_cpu_top/i_21/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |e203_subsys_perips__GB0 |           1|     21069|
|2     |e203_subsys_perips__GB1 |           1|      4172|
|3     |e203_subsys_main__GC0   |           1|     21145|
|4     |e203_subsys_top__GC0    |           1|      5242|
|5     |system__GC0             |           1|        85|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out1' to pin 'ip_mmcm/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out2' to pin 'ip_mmcm/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:34 ; elapsed = 00:08:45 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:54 ; elapsed = 00:09:06 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                              | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+
|u_e203_subsys_peripsi_1/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_peripsi_1/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+-----------------------------------------+------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |system__GC0     |           1|        85|
|2     |logic__8865__GD |           1|         1|
|3     |logic__8866__GD |           1|         1|
|4     |system_GT0      |           1|     51626|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:11 ; elapsed = 00:09:23 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg is being inverted and renamed to dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:13 ; elapsed = 00:09:26 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:14 ; elapsed = 00:09:26 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:19 ; elapsed = 00:09:31 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:20 ; elapsed = 00:09:32 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:21 ; elapsed = 00:09:33 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:21 ; elapsed = 00:09:33 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm          |         1|
|2     |reset_sys     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |mmcm       |     1|
|2     |reset_sys  |     1|
|3     |BUFG       |     2|
|4     |CARRY4     |   393|
|5     |LUT1       |   306|
|6     |LUT2       |   905|
|7     |LUT3       |  1300|
|8     |LUT4       |  1535|
|9     |LUT5       |  2756|
|10    |LUT6       |  6044|
|11    |MUXF7      |   671|
|12    |MUXF8      |   128|
|13    |PULLUP     |     7|
|14    |RAM32M     |     4|
|15    |RAMB36E1   |    16|
|16    |RAMB36E1_1 |    16|
|17    |FDCE       |  8264|
|18    |FDPE       |   417|
|19    |FDRE       |  2700|
|20    |FDSE       |    46|
|21    |LD         |    24|
|22    |IBUF       |     3|
|23    |IOBUF      |    73|
|24    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                               |Module                                   |Cells |
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                                    |                                         | 25622|
|2     |  dut                                                                  |e203_soc_top                             | 25497|
|3     |    u_e203_subsys_top                                                  |e203_subsys_top                          | 25497|
|4     |      u_e203_subsys_main                                               |e203_subsys_main                         | 22627|
|5     |        u_e203_cpu_top                                                 |e203_cpu_top                             |  8038|
|6     |          u_e203_cpu                                                   |e203_cpu                                 |  8005|
|7     |            u_e203_core                                                |e203_core                                |  6871|
|8     |              u_e203_biu                                               |e203_biu                                 |   475|
|9     |                u_biu_icb_arbt                                         |sirv_gnrl_icb_arbt__parameterized0       |     4|
|10    |                  \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo       |sirv_gnrl_pipe_stage__parameterized1     |     4|
|11    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_546      |     4|
|12    |                u_biu_icb_splt                                         |sirv_gnrl_icb_splt                       |    13|
|13    |                  \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo  |sirv_gnrl_pipe_stage__parameterized2     |    13|
|14    |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized8           |    12|
|15    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_545      |     1|
|16    |                u_sirv_gnrl_icb_buffer                                 |sirv_gnrl_icb_buffer                     |   458|
|17    |                  u_sirv_gnrl_cmd_fifo                                 |sirv_gnrl_fifo__parameterized1           |   418|
|18    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized6_542       |   408|
|19    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_543                     |     2|
|20    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_544      |     8|
|21    |                  u_sirv_gnrl_rsp_fifo                                 |sirv_gnrl_fifo__parameterized2           |    40|
|22    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized7_539       |    33|
|23    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_540                     |     1|
|24    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_541      |     6|
|25    |              u_e203_exu                                               |e203_exu                                 |  3045|
|26    |                u_e203_exu_alu                                         |e203_exu_alu                             |   644|
|27    |                  u_e203_exu_alu_dpath                                 |e203_exu_alu_dpath                       |   108|
|28    |                    sbf_0_dffl                                         |sirv_gnrl_dffl_537                       |    44|
|29    |                    sbf_1_dffl                                         |sirv_gnrl_dffl_538                       |    64|
|30    |                  u_e203_exu_alu_lsuagu                                |e203_exu_alu_lsuagu                      |   102|
|31    |                    icb_leftover_err_dfflr                             |sirv_gnrl_dfflr__parameterized0_535      |     4|
|32    |                    icb_state_dfflr                                    |sirv_gnrl_dfflr__parameterized3_536      |    98|
|33    |                  u_e203_exu_alu_muldiv                                |e203_exu_alu_muldiv                      |   362|
|34    |                    exec_cnt_dfflr                                     |sirv_gnrl_dfflr_530                      |    16|
|35    |                    flushed_dfflr                                      |sirv_gnrl_dfflr__parameterized0_531      |     1|
|36    |                    muldiv_state_dfflr                                 |sirv_gnrl_dfflr__parameterized6_532      |   343|
|37    |                    part_prdt_sft1_dfflr                               |sirv_gnrl_dfflr__parameterized0_533      |     1|
|38    |                    part_remd_sft1_dfflr                               |sirv_gnrl_dfflr__parameterized0_534      |     1|
|39    |                  u_e203_exu_alu_rglr                                  |e203_exu_alu_rglr                        |    37|
|40    |                  u_e203_exu_nice                                      |e203_exu_nice                            |    35|
|41    |                    u_nice_itag_fifo                                   |sirv_gnrl_fifo__parameterized0           |    35|
|42    |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                 |sirv_gnrl_dfflr__parameterized6_520      |     6|
|43    |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                 |sirv_gnrl_dfflr__parameterized6_521      |     8|
|44    |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                  |sirv_gnrl_dffl__parameterized4_522       |     2|
|45    |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                  |sirv_gnrl_dffl__parameterized4_523       |     1|
|46    |                      \dp_gt0.fifo_rf[2].fifo_rf_dffl                  |sirv_gnrl_dffl__parameterized4_524       |     1|
|47    |                      \dp_gt0.fifo_rf[3].fifo_rf_dffl                  |sirv_gnrl_dffl__parameterized4_525       |     1|
|48    |                      \dp_gt0.rptr_vec_0_dfflrs                        |sirv_gnrl_dfflrs_526                     |     2|
|49    |                      \dp_gt0.vec_0_dfflrs                             |sirv_gnrl_dfflrs_527                     |     2|
|50    |                      \dp_gt0.vec_31_dfflr                             |sirv_gnrl_dfflr__parameterized3_528      |     9|
|51    |                      \dp_gt0.wptr_vec_0_dfflrs                        |sirv_gnrl_dfflrs_529                     |     3|
|52    |                u_e203_exu_commit                                      |e203_exu_commit                          |    10|
|53    |                  u_e203_exu_branchslv                                 |e203_exu_branchslv                       |     8|
|54    |                  u_e203_exu_excp                                      |e203_exu_excp                            |     2|
|55    |                    step_req_dfflr                                     |sirv_gnrl_dfflr__parameterized0_518      |     1|
|56    |                    wfi_halt_req_dfflr                                 |sirv_gnrl_dfflr__parameterized0_519      |     1|
|57    |                u_e203_exu_csr                                         |e203_exu_csr                             |   323|
|58    |                  badaddr_dfflr                                        |sirv_gnrl_dfflr__parameterized1_499      |    34|
|59    |                  cause_dfflr                                          |sirv_gnrl_dfflr__parameterized1_500      |     5|
|60    |                  counterstop_dfflr                                    |sirv_gnrl_dfflr__parameterized1_501      |     4|
|61    |                  epc_dfflr                                            |sirv_gnrl_dfflr__parameterized1_502      |    31|
|62    |                  itcmnohold_dfflr                                     |sirv_gnrl_dfflr__parameterized1_503      |     1|
|63    |                  mcgstop_dfflr                                        |sirv_gnrl_dfflr__parameterized1_504      |     2|
|64    |                  mcycle_dfflr                                         |sirv_gnrl_dfflr__parameterized1_505      |    42|
|65    |                  mcycleh_dfflr                                        |sirv_gnrl_dfflr__parameterized1_506      |    35|
|66    |                  mdvnob2b_dfflr                                       |sirv_gnrl_dfflr__parameterized1_507      |     1|
|67    |                  meip_dffr                                            |sirv_gnrl_dffr_508                       |     1|
|68    |                  mie_dfflr                                            |sirv_gnrl_dfflr__parameterized1_509      |     7|
|69    |                  minstret_dfflr                                       |sirv_gnrl_dfflr__parameterized1_510      |    43|
|70    |                  minstreth_dfflr                                      |sirv_gnrl_dfflr__parameterized1_511      |    47|
|71    |                  mscratch_dfflr                                       |sirv_gnrl_dfflr__parameterized1_512      |    32|
|72    |                  msip_dffr                                            |sirv_gnrl_dffr_513                       |     2|
|73    |                  mtip_dffr                                            |sirv_gnrl_dffr_514                       |     1|
|74    |                  mtvec_dfflr                                          |sirv_gnrl_dfflr__parameterized1_515      |    33|
|75    |                  status_mie_dfflr                                     |sirv_gnrl_dfflr__parameterized0_516      |     1|
|76    |                  status_mpie_dfflr                                    |sirv_gnrl_dfflr__parameterized0_517      |     1|
|77    |                u_e203_exu_oitf                                        |e203_exu_oitf                            |   178|
|78    |                  \depth_gt1.alc_ptr_dfflrs                            |sirv_gnrl_dfflr__parameterized0_488      |     3|
|79    |                  \depth_gt1.alc_ptr_flg_dfflrs                        |sirv_gnrl_dfflr__parameterized0_489      |     2|
|80    |                  \depth_gt1.ret_ptr_dfflrs                            |sirv_gnrl_dfflr__parameterized0_490      |    12|
|81    |                  \depth_gt1.ret_ptr_flg_dfflrs                        |sirv_gnrl_dfflr__parameterized0_491      |     6|
|82    |                  \oitf_entries[0].pc_dfflrs                           |sirv_gnrl_dffl__parameterized2_492       |    31|
|83    |                  \oitf_entries[0].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized3           |     8|
|84    |                  \oitf_entries[0].rdwen_dfflrs                        |sirv_gnrl_dffl__parameterized4_493       |     1|
|85    |                  \oitf_entries[0].vld_dfflrs                          |sirv_gnrl_dfflr__parameterized0_494      |     1|
|86    |                  \oitf_entries[1].pc_dfflrs                           |sirv_gnrl_dffl__parameterized2_495       |    62|
|87    |                  \oitf_entries[1].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized3_496       |     9|
|88    |                  \oitf_entries[1].rdwen_dfflrs                        |sirv_gnrl_dffl__parameterized4_497       |    41|
|89    |                  \oitf_entries[1].vld_dfflrs                          |sirv_gnrl_dfflr__parameterized0_498      |     2|
|90    |                u_e203_exu_regfile                                     |e203_exu_regfile                         |  1890|
|91    |                  \regfile[10].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_457       |    32|
|92    |                  \regfile[11].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_458       |   160|
|93    |                  \regfile[12].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_459       |    32|
|94    |                  \regfile[13].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_460       |    32|
|95    |                  \regfile[14].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_461       |    32|
|96    |                  \regfile[15].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_462       |    96|
|97    |                  \regfile[16].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_463       |    32|
|98    |                  \regfile[17].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_464       |    32|
|99    |                  \regfile[18].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_465       |    32|
|100   |                  \regfile[19].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_466       |   160|
|101   |                  \regfile[1].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_467       |    32|
|102   |                  \regfile[20].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_468       |    32|
|103   |                  \regfile[21].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_469       |    32|
|104   |                  \regfile[22].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_470       |    32|
|105   |                  \regfile[23].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_471       |    96|
|106   |                  \regfile[24].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_472       |    32|
|107   |                  \regfile[25].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_473       |    32|
|108   |                  \regfile[26].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_474       |    32|
|109   |                  \regfile[27].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_475       |   224|
|110   |                  \regfile[28].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_476       |    32|
|111   |                  \regfile[29].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_477       |    32|
|112   |                  \regfile[2].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_478       |    32|
|113   |                  \regfile[30].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_479       |    32|
|114   |                  \regfile[31].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_480       |    96|
|115   |                  \regfile[3].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_481       |   224|
|116   |                  \regfile[4].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_482       |    32|
|117   |                  \regfile[5].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_483       |    32|
|118   |                  \regfile[6].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_484       |    32|
|119   |                  \regfile[7].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_485       |    96|
|120   |                  \regfile[8].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_486       |    32|
|121   |                  \regfile[9].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_487       |    32|
|122   |              u_e203_ifu                                               |e203_ifu                                 |  3054|
|123   |                u_e203_ifu_ifetch                                      |e203_ifu_ifetch                          |  2645|
|124   |                  dly_flush_dfflr                                      |sirv_gnrl_dfflr__parameterized0_443      |     2|
|125   |                  ifu_err_dfflr                                        |sirv_gnrl_dfflr__parameterized0_444      |     2|
|126   |                  ifu_hi_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized4          |    62|
|127   |                  ifu_lo_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized4_445      |  2412|
|128   |                  ifu_pc_dfflr                                         |sirv_gnrl_dfflr__parameterized1_446      |    63|
|129   |                  ifu_prdt_taken_dfflr                                 |sirv_gnrl_dfflr__parameterized0_447      |     1|
|130   |                  ir_muldiv_b2b_dfflr                                  |sirv_gnrl_dfflr__parameterized0_448      |     1|
|131   |                  ir_pc_vld_dfflr                                      |sirv_gnrl_dfflr__parameterized0_449      |     1|
|132   |                  ir_rs1idx_dfflr                                      |sirv_gnrl_dfflr__parameterized5          |    14|
|133   |                  ir_rs2idx_dfflr                                      |sirv_gnrl_dfflr__parameterized5_450      |    13|
|134   |                  ir_valid_dfflr                                       |sirv_gnrl_dfflr__parameterized0_451      |     7|
|135   |                  out_flag_dfflr                                       |sirv_gnrl_dfflr__parameterized0_452      |     4|
|136   |                  pc_dfflr                                             |sirv_gnrl_dfflr__parameterized1_453      |    46|
|137   |                  pc_newpend_dfflr                                     |sirv_gnrl_dfflr__parameterized0_454      |     2|
|138   |                  reset_flag_dffrs                                     |sirv_gnrl_dffrs                          |     2|
|139   |                  reset_req_dfflr                                      |sirv_gnrl_dfflr__parameterized0_455      |     4|
|140   |                  u_e203_ifu_litebpu                                   |e203_ifu_litebpu                         |     1|
|141   |                    rs1xn_rdrf_dfflrs                                  |sirv_gnrl_dfflr__parameterized0_456      |     1|
|142   |                u_e203_ifu_ift2icb                                     |e203_ifu_ift2icb                         |   409|
|143   |                  icb2itcm_dfflr                                       |sirv_gnrl_dfflr__parameterized0_432      |    23|
|144   |                  icb2mem_dfflr                                        |sirv_gnrl_dfflr__parameterized0_433      |    14|
|145   |                  icb_addr_2_1_dffl                                    |sirv_gnrl_dffl__parameterized0_434       |    64|
|146   |                  icb_state_dfflr                                      |sirv_gnrl_dfflr__parameterized2_435      |    51|
|147   |                  leftover_dffl                                        |sirv_gnrl_dffl__parameterized1           |    16|
|148   |                  leftover_err_dfflr                                   |sirv_gnrl_dfflr__parameterized0_436      |     1|
|149   |                  req_lane_cross_dfflr                                 |sirv_gnrl_dfflr__parameterized0_437      |     1|
|150   |                  req_need_0uop_dfflr                                  |sirv_gnrl_dfflr__parameterized0_438      |     1|
|151   |                  req_need_2uop_dfflr                                  |sirv_gnrl_dfflr__parameterized0_439      |     1|
|152   |                  req_same_cross_holdup_dfflr                          |sirv_gnrl_dfflr__parameterized0_440      |     1|
|153   |                  u_e203_ifetch_rsp_bypbuf                             |sirv_gnrl_bypbuf                         |   232|
|154   |                    u_bypbuf_fifo                                      |sirv_gnrl_fifo                           |   232|
|155   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                  |sirv_gnrl_dffl                           |   207|
|156   |                      \dp_gt0.vec_0_dfflrs                             |sirv_gnrl_dfflrs_441                     |     1|
|157   |                      \dp_gt0.vec_31_dfflr                             |sirv_gnrl_dfflr__parameterized0_442      |    24|
|158   |              u_e203_lsu                                               |e203_lsu                                 |   297|
|159   |                u_e203_lsu_ctrl                                        |e203_lsu_ctrl                            |   297|
|160   |                  excl_addr_dffl                                       |sirv_gnrl_dfflr__parameterized1_426      |    32|
|161   |                  excl_flg_dffl                                        |sirv_gnrl_dfflr__parameterized0_427      |     1|
|162   |                  u_e203_lsu_splt_stage                                |sirv_gnrl_pipe_stage__parameterized0     |   251|
|163   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized5           |   217|
|164   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_431      |    34|
|165   |                  u_lsu_icb_arbt                                       |sirv_gnrl_icb_arbt                       |     6|
|166   |                    \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo     |sirv_gnrl_pipe_stage_428                 |     6|
|167   |                      \dp_gt_0.dat_dfflr                               |sirv_gnrl_dffl__parameterized4_429       |     3|
|168   |                      \dp_gt_0.vld_dfflr                               |sirv_gnrl_dfflr__parameterized0_430      |     3|
|169   |            u_e203_dtcm_ctrl                                           |e203_dtcm_ctrl                           |   111|
|170   |              u_dtcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized2       |     2|
|171   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage_424                 |     2|
|172   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_425      |     2|
|173   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl__parameterized0       |   109|
|174   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized1         |   107|
|175   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized4           |   107|
|176   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized10          |    83|
|177   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_422                     |     1|
|178   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_423      |    23|
|179   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl__parameterized0      |     2|
|180   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage_420                 |     2|
|181   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_421      |     2|
|182   |            u_e203_irq_sync                                            |e203_irq_sync                            |     9|
|183   |              \master_gen.u_dbg_irq_sync                               |sirv_gnrl_sync_408                       |     2|
|184   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_418                       |     1|
|185   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_419                       |     1|
|186   |              \master_gen.u_ext_irq_sync                               |sirv_gnrl_sync_409                       |     2|
|187   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_416                       |     1|
|188   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_417                       |     1|
|189   |              \master_gen.u_sft_irq_sync                               |sirv_gnrl_sync_410                       |     3|
|190   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_414                       |     1|
|191   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_415                       |     2|
|192   |              \master_gen.u_tmr_irq_sync                               |sirv_gnrl_sync_411                       |     2|
|193   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_412                       |     1|
|194   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_413                       |     1|
|195   |            u_e203_itcm_ctrl                                           |e203_itcm_ctrl                           |   146|
|196   |              ifu_holdup_dffl                                          |sirv_gnrl_dfflr__parameterized0_399      |     2|
|197   |              u_itcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized1       |     3|
|198   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage_406                 |     3|
|199   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_407      |     3|
|200   |              u_itcm_icb_lsu2itcm_n2w                                  |sirv_gnrl_icb_n2w                        |     3|
|201   |                \fifo_dp_1.u_sirv_gnrl_n2w_fifo                        |sirv_gnrl_pipe_stage                     |     3|
|202   |                  \dp_gt_0.dat_dfflr                                   |sirv_gnrl_dffl__parameterized4_404       |     1|
|203   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_405      |     2|
|204   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl                       |   138|
|205   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized0         |   130|
|206   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized3           |   130|
|207   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized9           |   113|
|208   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_402                     |     2|
|209   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_403      |    15|
|210   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl                      |     8|
|211   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage__parameterized3     |     8|
|212   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized0_400       |     3|
|213   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_401      |     5|
|214   |            u_e203_nice_core                                           |e203_subsys_nice_core                    |   865|
|215   |              \gen_rowbuf[0].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_379      |    32|
|216   |              \gen_rowbuf[1].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_380      |    32|
|217   |              \gen_rowbuf[2].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_381      |    32|
|218   |              \gen_rowbuf[3].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_382      |    32|
|219   |              \gen_rowbuf[4].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_383      |    32|
|220   |              \gen_rowbuf[5].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_384      |    32|
|221   |              \gen_rowbuf[6].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_385      |    32|
|222   |              \gen_rowbuf[7].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_386      |    32|
|223   |              \gen_rowbuf[8].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_387      |    32|
|224   |              \gen_rowbuf[9].rowbuf_dfflr                              |sirv_gnrl_dfflr__parameterized1_388      |    32|
|225   |              lbuf_cnt_dfflr                                           |sirv_gnrl_dfflr__parameterized3_389      |    14|
|226   |              maddr_acc_dfflr                                          |sirv_gnrl_dfflr__parameterized1_390      |    32|
|227   |              rcv_data_buf_dfflr                                       |sirv_gnrl_dfflr__parameterized1_391      |    95|
|228   |              rcv_data_buf_valid_dfflr                                 |sirv_gnrl_dfflr__parameterized0_392      |    13|
|229   |              rowbuf_cnt_d_dfflr                                       |sirv_gnrl_dfflr__parameterized3_393      |   173|
|230   |              rowbuf_cnt_dfflr                                         |sirv_gnrl_dfflr__parameterized3_394      |     8|
|231   |              rowsum_acc_dfflr                                         |sirv_gnrl_dfflr__parameterized1_395      |    33|
|232   |              sbuf_cmd_cnt_dfflr                                       |sirv_gnrl_dfflr__parameterized3_396      |   106|
|233   |              sbuf_cnt_dfflr                                           |sirv_gnrl_dfflr__parameterized3_397      |    10|
|234   |              state_dfflr                                              |sirv_gnrl_dfflr__parameterized2_398      |    37|
|235   |            u_e203_reset_ctrl                                          |e203_reset_ctrl                          |     3|
|236   |          u_e203_srams                                                 |e203_srams                               |    33|
|237   |            u_e203_dtcm_ram                                            |e203_dtcm_ram                            |    16|
|238   |              u_e203_dtcm_gnrl_ram                                     |sirv_gnrl_ram__parameterized0            |    16|
|239   |                u_sirv_sim_ram                                         |sirv_sim_ram__parameterized0             |    16|
|240   |            u_e203_itcm_ram                                            |e203_itcm_ram                            |    17|
|241   |              u_e203_itcm_gnrl_ram                                     |sirv_gnrl_ram                            |    17|
|242   |                u_sirv_sim_ram                                         |sirv_sim_ram                             |    17|
|243   |        u_e203_subsys_clint                                            |e203_subsys_clint                        |   221|
|244   |          u_aon_rtctoggle_sync                                         |sirv_gnrl_sync_375                       |     3|
|245   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_377                       |     1|
|246   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_378                       |     2|
|247   |          u_sirv_clint_top                                             |sirv_clint_top                           |   218|
|248   |            io_rtcToggle_dffr                                          |sirv_gnrl_dffr_376                       |     1|
|249   |            u_sirv_clint                                               |sirv_clint                               |   217|
|250   |        u_e203_subsys_mems                                             |e203_subsys_mems                         |   535|
|251   |          u_expl_axi_icb2axi                                           |sirv_gnrl_icb2axi__parameterized0        |    60|
|252   |            u_sirv_gnrl_axi_buffer                                     |sirv_gnrl_axi_buffer_350                 |    30|
|253   |              o_axi_ar_fifo                                            |sirv_gnrl_fifo__parameterized9_360       |     7|
|254   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_373                     |     1|
|255   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_374      |     6|
|256   |              o_axi_aw_fifo                                            |sirv_gnrl_fifo__parameterized9_361       |     6|
|257   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_371                     |     1|
|258   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_372      |     5|
|259   |              o_axi_bresp_fifo                                         |sirv_gnrl_fifo__parameterized11_362      |     6|
|260   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_369                     |     1|
|261   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_370      |     5|
|262   |              o_axi_rdata_fifo                                         |sirv_gnrl_fifo__parameterized6_363       |     6|
|263   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_367                     |     1|
|264   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_368      |     5|
|265   |              o_axi_wdata_fifo                                         |sirv_gnrl_fifo__parameterized10_364      |     5|
|266   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_365                     |     1|
|267   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_366      |     4|
|268   |            u_sirv_gnrl_rw_fifo                                        |sirv_gnrl_fifo__parameterized12          |    30|
|269   |              \dp_gt0.dp_gt1.rptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized6_351      |     7|
|270   |              \dp_gt0.dp_gt1.wptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized6_352      |     5|
|271   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_353       |     1|
|272   |              \dp_gt0.fifo_rf[1].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_354       |     1|
|273   |              \dp_gt0.fifo_rf[2].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_355       |     1|
|274   |              \dp_gt0.fifo_rf[3].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_356       |     1|
|275   |              \dp_gt0.rptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_357                     |     2|
|276   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_358                     |     1|
|277   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized3          |     9|
|278   |              \dp_gt0.wptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_359                     |     2|
|279   |          u_sirv_mem_fab                                               |sirv_icb1to8_bus                         |   471|
|280   |            u_i_icb_splt                                               |sirv_gnrl_icb_splt__parameterized1       |    40|
|281   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized6     |    40|
|282   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized14          |    24|
|283   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_349      |    16|
|284   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized0_330 |   431|
|285   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized5_331       |   311|
|286   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_341      |     1|
|287   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_342      |     2|
|288   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_343       |    75|
|289   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_344       |    97|
|290   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_345                     |   123|
|291   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_346                     |     1|
|292   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_347      |    10|
|293   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_348                     |     2|
|294   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized6_332       |   120|
|295   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_333      |    34|
|296   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_334      |     1|
|297   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_335       |    33|
|298   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_336       |    33|
|299   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_337                     |     1|
|300   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_338                     |     1|
|301   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_339      |    16|
|302   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_340                     |     1|
|303   |          u_sirv_mrom_top                                              |sirv_mrom_top                            |     4|
|304   |            u_sirv_mrom                                                |sirv_mrom                                |     4|
|305   |        u_e203_subsys_perips                                           |e203_subsys_perips                       | 13441|
|306   |          u_sirv_hclkgen_regs                                          |sirv_hclkgen_regs                        |    26|
|307   |            hfxoscen_dfflrs                                            |sirv_gnrl_dfflrs_210                     |     1|
|308   |            pll_ASLEEP_dfflrs                                          |sirv_gnrl_dfflr__parameterized0_211      |     1|
|309   |            pll_M_0_dfflr                                              |sirv_gnrl_dfflr__parameterized0_212      |     1|
|310   |            pll_M_1_dfflr                                              |sirv_gnrl_dfflrs_213                     |     1|
|311   |            pll_M_2_dfflr                                              |sirv_gnrl_dfflr__parameterized0_214      |     1|
|312   |            pll_M_3_dfflr                                              |sirv_gnrl_dfflr__parameterized0_215      |     1|
|313   |            pll_M_4_dfflr                                              |sirv_gnrl_dfflrs_216                     |     1|
|314   |            pll_M_5_dfflr                                              |sirv_gnrl_dfflrs_217                     |     1|
|315   |            pll_M_6_dfflr                                              |sirv_gnrl_dfflr__parameterized0_218      |     1|
|316   |            pll_M_7_dfflr                                              |sirv_gnrl_dfflr__parameterized0_219      |     1|
|317   |            pll_N_0_dfflr                                              |sirv_gnrl_dfflr__parameterized0_220      |     1|
|318   |            pll_N_1_dfflr                                              |sirv_gnrl_dfflrs_221                     |     1|
|319   |            pll_N_42_dfflr                                             |sirv_gnrl_dfflr__parameterized6_222      |     3|
|320   |            pll_OD_0_dfflr                                             |sirv_gnrl_dfflr__parameterized0_223      |     1|
|321   |            pll_OD_1_dfflrs                                            |sirv_gnrl_dfflrs_224                     |     1|
|322   |            pll_RESET_dfflrs                                           |sirv_gnrl_dfflr__parameterized0_225      |     1|
|323   |            pllbypass_dfflrs                                           |sirv_gnrl_dfflrs_226                     |     1|
|324   |            plloutdiv_dfflr                                            |sirv_gnrl_dfflr                          |     6|
|325   |            plloutdivby1_dfflrs                                        |sirv_gnrl_dfflrs_227                     |     1|
|326   |          u_aon_icb_cdc_tx                                             |sirv_gnrl_cdc_tx                         |    55|
|327   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr__parameterized0_317      |     2|
|328   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized7_318      |    48|
|329   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_319                       |     1|
|330   |            u_o_rdy_sync                                               |sirv_gnrl_sync_320                       |     2|
|331   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_322                       |     1|
|332   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_323                       |     1|
|333   |            vld_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_321      |     2|
|334   |          u_aon_icb_cdc_rx                                             |sirv_gnrl_cdc_rx                         |    40|
|335   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized8          |    32|
|336   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr__parameterized0_324      |     2|
|337   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr__parameterized0_325      |     1|
|338   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_326                       |     1|
|339   |            u_i_vld_sync                                               |sirv_gnrl_sync_327                       |     3|
|340   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_328                       |     1|
|341   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_329                       |     2|
|342   |          u_expl_axi_icb2axi                                           |sirv_gnrl_icb2axi                        |    36|
|343   |            u_sirv_gnrl_axi_buffer                                     |sirv_gnrl_axi_buffer                     |    33|
|344   |              o_axi_ar_fifo                                            |sirv_gnrl_fifo__parameterized9           |     5|
|345   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_315                     |     1|
|346   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_316      |     4|
|347   |              o_axi_aw_fifo                                            |sirv_gnrl_fifo__parameterized9_305       |     6|
|348   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_313                     |     1|
|349   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_314      |     5|
|350   |              o_axi_bresp_fifo                                         |sirv_gnrl_fifo__parameterized11          |     6|
|351   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_311                     |     1|
|352   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_312      |     5|
|353   |              o_axi_rdata_fifo                                         |sirv_gnrl_fifo__parameterized6_306       |     7|
|354   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_309                     |     1|
|355   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_310      |     6|
|356   |              o_axi_wdata_fifo                                         |sirv_gnrl_fifo__parameterized10          |     9|
|357   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_307                     |     1|
|358   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_308      |     8|
|359   |            u_sirv_gnrl_rw_fifo                                        |sirv_gnrl_fifo__parameterized8           |     3|
|360   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4           |     1|
|361   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_303                     |     1|
|362   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_304      |     1|
|363   |          u_gpioA_apb_icb2apb                                          |sirv_gnrl_icb2apb                        |    37|
|364   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_298      |     3|
|365   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_299       |    34|
|366   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_300       |    32|
|367   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_301                     |     1|
|368   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_302      |     1|
|369   |          u_gpioB_apb_icb2apb                                          |sirv_gnrl_icb2apb_157                    |    37|
|370   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_293      |     3|
|371   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_294       |    34|
|372   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_295       |    32|
|373   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_296                     |     1|
|374   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_297      |     1|
|375   |          u_i2c0_apb_icb2apb                                           |sirv_gnrl_icb2apb_158                    |    22|
|376   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_288      |     4|
|377   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_289       |    18|
|378   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_290       |    16|
|379   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_291                     |     1|
|380   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_292      |     1|
|381   |          u_i2c1_apb_icb2apb                                           |sirv_gnrl_icb2apb_159                    |    21|
|382   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_283      |     3|
|383   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_284       |    18|
|384   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_285       |    16|
|385   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_286                     |     1|
|386   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_287      |     1|
|387   |          u_perips_apb_gpioA                                           |apb_gpio                                 |   874|
|388   |          u_perips_apb_gpioB                                           |apb_gpio_160                             |   821|
|389   |          u_perips_apb_i2c0                                            |apb_i2c                                  |   286|
|390   |            byte_controller                                            |i2c_master_byte_ctrl_281                 |   240|
|391   |              bit_controller                                           |i2c_master_bit_ctrl_282                  |   189|
|392   |          u_perips_apb_i2c1                                            |apb_i2c_161                              |   286|
|393   |            byte_controller                                            |i2c_master_byte_ctrl                     |   240|
|394   |              bit_controller                                           |i2c_master_bit_ctrl                      |   189|
|395   |          u_perips_apb_pwm                                             |apb_adv_timer                            |  2711|
|396   |            u_apb_if                                                   |adv_timer_apb_if                         |  1104|
|397   |            u_tim0                                                     |timer_module                             |   394|
|398   |              u_comp_ch0                                               |comparator_273                           |    37|
|399   |              u_comp_ch1                                               |comparator_274                           |    37|
|400   |              u_comp_ch2                                               |comparator_275                           |    37|
|401   |              u_comp_ch3                                               |comparator_276                           |    44|
|402   |              u_controller                                             |timer_cntrl_277                          |     5|
|403   |              u_counter                                                |up_down_counter_278                      |   176|
|404   |              u_in_stage                                               |input_stage_279                          |    24|
|405   |              u_prescaler                                              |prescaler_280                            |    34|
|406   |            u_tim1                                                     |timer_module_251                         |   394|
|407   |              u_comp_ch0                                               |comparator_265                           |    37|
|408   |              u_comp_ch1                                               |comparator_266                           |    37|
|409   |              u_comp_ch2                                               |comparator_267                           |    37|
|410   |              u_comp_ch3                                               |comparator_268                           |    44|
|411   |              u_controller                                             |timer_cntrl_269                          |     5|
|412   |              u_counter                                                |up_down_counter_270                      |   176|
|413   |              u_in_stage                                               |input_stage_271                          |    24|
|414   |              u_prescaler                                              |prescaler_272                            |    34|
|415   |            u_tim2                                                     |timer_module_252                         |   394|
|416   |              u_comp_ch0                                               |comparator_257                           |    37|
|417   |              u_comp_ch1                                               |comparator_258                           |    37|
|418   |              u_comp_ch2                                               |comparator_259                           |    37|
|419   |              u_comp_ch3                                               |comparator_260                           |    44|
|420   |              u_controller                                             |timer_cntrl_261                          |     5|
|421   |              u_counter                                                |up_down_counter_262                      |   176|
|422   |              u_in_stage                                               |input_stage_263                          |    24|
|423   |              u_prescaler                                              |prescaler_264                            |    34|
|424   |            u_tim3                                                     |timer_module_253                         |   417|
|425   |              u_comp_ch0                                               |comparator                               |    37|
|426   |              u_comp_ch1                                               |comparator_254                           |    37|
|427   |              u_comp_ch2                                               |comparator_255                           |    37|
|428   |              u_comp_ch3                                               |comparator_256                           |    44|
|429   |              u_controller                                             |timer_cntrl                              |     5|
|430   |              u_counter                                                |up_down_counter                          |   192|
|431   |              u_in_stage                                               |input_stage                              |    32|
|432   |              u_prescaler                                              |prescaler                                |    33|
|433   |          u_perips_apb_spi1                                            |apb_spi_master                           |  1782|
|434   |            u_axiregs                                                  |spi_master_apb_if_244                    |   344|
|435   |            u_rxfifo                                                   |spi_master_fifo_245                      |   489|
|436   |            u_spictrl                                                  |spi_master_controller_246                |   492|
|437   |              u_clkgen                                                 |spi_master_clkgen_248                    |   164|
|438   |              u_rxreg                                                  |spi_master_rx_249                        |   185|
|439   |              u_txreg                                                  |spi_master_tx_250                        |   125|
|440   |            u_txfifo                                                   |spi_master_fifo_247                      |   457|
|441   |          u_perips_apb_spi2                                            |apb_spi_master_162                       |  1782|
|442   |            u_axiregs                                                  |spi_master_apb_if                        |   344|
|443   |            u_rxfifo                                                   |spi_master_fifo                          |   489|
|444   |            u_spictrl                                                  |spi_master_controller                    |   492|
|445   |              u_clkgen                                                 |spi_master_clkgen                        |   164|
|446   |              u_rxreg                                                  |spi_master_rx                            |   185|
|447   |              u_txreg                                                  |spi_master_tx                            |   125|
|448   |            u_txfifo                                                   |spi_master_fifo_243                      |   457|
|449   |          u_perips_apb_uart0                                           |apb_uart_sv                              |   746|
|450   |            uart_interrupt_i                                           |uart_interrupt_238                       |     9|
|451   |            uart_rx_fifo_i                                             |io_generic_fifo_239                      |   273|
|452   |            uart_rx_i                                                  |uart_rx_240                              |    95|
|453   |            uart_tx_fifo_i                                             |io_generic_fifo__parameterized0_241      |   229|
|454   |            uart_tx_i                                                  |uart_tx_242                              |    90|
|455   |          u_perips_apb_uart1                                           |apb_uart_sv_163                          |   744|
|456   |            uart_interrupt_i                                           |uart_interrupt_233                       |     8|
|457   |            uart_rx_fifo_i                                             |io_generic_fifo_234                      |   270|
|458   |            uart_rx_i                                                  |uart_rx_235                              |    94|
|459   |            uart_tx_fifo_i                                             |io_generic_fifo__parameterized0_236      |   228|
|460   |            uart_tx_i                                                  |uart_tx_237                              |    90|
|461   |          u_perips_apb_uart2                                           |apb_uart_sv_164                          |   746|
|462   |            uart_interrupt_i                                           |uart_interrupt                           |     9|
|463   |            uart_rx_fifo_i                                             |io_generic_fifo                          |   273|
|464   |            uart_rx_i                                                  |uart_rx                                  |    95|
|465   |            uart_tx_fifo_i                                             |io_generic_fifo__parameterized0          |   229|
|466   |            uart_tx_i                                                  |uart_tx                                  |    90|
|467   |          u_pwm_apb_icb2apb                                            |sirv_gnrl_icb2apb_165                    |    37|
|468   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_228      |     3|
|469   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_229       |    34|
|470   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_230       |    32|
|471   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_231                     |     1|
|472   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_232      |     1|
|473   |          u_sirv_ppi_fab                                               |sirv_icb1to16_bus                        |  1490|
|474   |            u_buf_icb_splt                                             |sirv_gnrl_icb_splt__parameterized0       |   187|
|475   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized5     |   187|
|476   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized11          |   184|
|477   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_209      |     3|
|478   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized0     |  1303|
|479   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized5           |  1195|
|480   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_202      |    62|
|481   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_203      |     1|
|482   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6           |   216|
|483   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_204       |    99|
|484   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_205                     |     5|
|485   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_206                     |     1|
|486   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2_207      |   810|
|487   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_208                     |     1|
|488   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized6           |   108|
|489   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_196      |    34|
|490   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_197      |     1|
|491   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7           |    33|
|492   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_198       |    33|
|493   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_199                     |     1|
|494   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_200                     |     1|
|495   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized2          |     4|
|496   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_201                     |     1|
|497   |          u_sirv_qspi0_top                                             |sirv_flash_qspi_top                      |   680|
|498   |            qspi_TLFragmenter_1                                        |sirv_tlfragmenter_qspi_1                 |    95|
|499   |              u_repeater                                               |sirv_repeater_6                          |    77|
|500   |            qspi_TLWidthWidget                                         |sirv_tlwidthwidget_qspi                  |    34|
|501   |            u_sirv_flash_qspi                                          |sirv_flash_qspi                          |   551|
|502   |              arb                                                      |sirv_qspi_arbiter                        |    12|
|503   |              fifo                                                     |sirv_qspi_fifo                           |    51|
|504   |                rxq                                                    |sirv_queue_1                             |    25|
|505   |                txq                                                    |sirv_queue_1_195                         |    21|
|506   |              flash                                                    |sirv_qspi_flashmap                       |   102|
|507   |              mac                                                      |sirv_qspi_media                          |   250|
|508   |                phy                                                    |sirv_qspi_physical                       |   237|
|509   |          u_spi1_apb_icb2apb                                           |sirv_gnrl_icb2apb_166                    |    37|
|510   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_190      |     3|
|511   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_191       |    34|
|512   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_192       |    32|
|513   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_193                     |     1|
|514   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_194      |     1|
|515   |          u_spi2_apb_icb2apb                                           |sirv_gnrl_icb2apb_167                    |    37|
|516   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_185      |     3|
|517   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_186       |    34|
|518   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_187       |    32|
|519   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_188                     |     1|
|520   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_189      |     1|
|521   |          u_uart0_apb_icb2apb                                          |sirv_gnrl_icb2apb_168                    |    16|
|522   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_180      |     2|
|523   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_181       |    14|
|524   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_182       |     9|
|525   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_183                     |     2|
|526   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_184      |     3|
|527   |          u_uart1_apb_icb2apb                                          |sirv_gnrl_icb2apb_169                    |    14|
|528   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_175      |     3|
|529   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7_176       |    11|
|530   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_177       |     9|
|531   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_178                     |     1|
|532   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_179      |     1|
|533   |          u_uart2_apb_icb2apb                                          |sirv_gnrl_icb2apb_170                    |    16|
|534   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_171      |     2|
|535   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized7           |    14|
|536   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_172       |     9|
|537   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_173                     |     2|
|538   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_174      |     3|
|539   |        u_e203_subsys_plic                                             |e203_subsys_plic                         |   335|
|540   |          u_rtc_irq_sync                                               |sirv_gnrl_sync_100                       |     2|
|541   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_155                       |     1|
|542   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_156                       |     1|
|543   |          u_sirv_plic_top                                              |sirv_plic_top                            |   331|
|544   |            u_sirv_plic_man                                            |sirv_plic_man                            |   331|
|545   |              \enab_r_i[0].irq_enab_dfflr                              |sirv_gnrl_dfflr__parameterized1_104      |   155|
|546   |              \flop_i_irq.plic_irq_i_dffr                              |sirv_gnrl_dffr__parameterized0           |    16|
|547   |              \flop_icb_rsp.u_buf_icb_rsp_buf                          |sirv_gnrl_pipe_stage__parameterized4     |    33|
|548   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized2           |    32|
|549   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_154      |     1|
|550   |              \flop_o_irq.plic_irq_id_dffr                             |sirv_gnrl_dffr__parameterized1           |     5|
|551   |              \flop_o_irq.plic_irq_o_dffr                              |sirv_gnrl_dffr_105                       |     1|
|552   |              irq_thod_dfflr                                           |sirv_gnrl_dfflr__parameterized6_106      |     3|
|553   |              \source_gen[10].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_107      |     2|
|554   |              \source_gen[10].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_108      |     4|
|555   |              \source_gen[10].u_LevelGateway_1_1                       |sirv_LevelGateway                        |     1|
|556   |              \source_gen[11].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_109      |     1|
|557   |              \source_gen[11].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_110      |     3|
|558   |              \source_gen[11].u_LevelGateway_1_1                       |sirv_LevelGateway_111                    |     1|
|559   |              \source_gen[12].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_112      |     1|
|560   |              \source_gen[12].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_113      |     6|
|561   |              \source_gen[12].u_LevelGateway_1_1                       |sirv_LevelGateway_114                    |     1|
|562   |              \source_gen[13].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_115      |     1|
|563   |              \source_gen[13].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_116      |     7|
|564   |              \source_gen[13].u_LevelGateway_1_1                       |sirv_LevelGateway_117                    |     1|
|565   |              \source_gen[14].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_118      |     2|
|566   |              \source_gen[14].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_119      |     4|
|567   |              \source_gen[14].u_LevelGateway_1_1                       |sirv_LevelGateway_120                    |     1|
|568   |              \source_gen[15].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_121      |     1|
|569   |              \source_gen[15].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_122      |     3|
|570   |              \source_gen[15].u_LevelGateway_1_1                       |sirv_LevelGateway_123                    |     1|
|571   |              \source_gen[16].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_124      |     1|
|572   |              \source_gen[16].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_125      |     8|
|573   |              \source_gen[16].u_LevelGateway_1_1                       |sirv_LevelGateway_126                    |     1|
|574   |              \source_gen[1].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_127      |     2|
|575   |              \source_gen[1].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_128      |     4|
|576   |              \source_gen[1].u_LevelGateway_1_1                        |sirv_LevelGateway_129                    |     1|
|577   |              \source_gen[2].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_130      |     2|
|578   |              \source_gen[2].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_131      |     4|
|579   |              \source_gen[2].u_LevelGateway_1_1                        |sirv_LevelGateway_132                    |     1|
|580   |              \source_gen[3].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_133      |     1|
|581   |              \source_gen[3].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_134      |     3|
|582   |              \source_gen[3].u_LevelGateway_1_1                        |sirv_LevelGateway_135                    |     1|
|583   |              \source_gen[4].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_136      |     1|
|584   |              \source_gen[4].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_137      |     6|
|585   |              \source_gen[4].u_LevelGateway_1_1                        |sirv_LevelGateway_138                    |     1|
|586   |              \source_gen[5].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_139      |     1|
|587   |              \source_gen[5].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_140      |     9|
|588   |              \source_gen[5].u_LevelGateway_1_1                        |sirv_LevelGateway_141                    |     1|
|589   |              \source_gen[6].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_142      |     1|
|590   |              \source_gen[6].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_143      |     3|
|591   |              \source_gen[6].u_LevelGateway_1_1                        |sirv_LevelGateway_144                    |     1|
|592   |              \source_gen[7].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_145      |     2|
|593   |              \source_gen[7].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_146      |     4|
|594   |              \source_gen[7].u_LevelGateway_1_1                        |sirv_LevelGateway_147                    |     1|
|595   |              \source_gen[8].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_148      |     1|
|596   |              \source_gen[8].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_149      |     6|
|597   |              \source_gen[8].u_LevelGateway_1_1                        |sirv_LevelGateway_150                    |     1|
|598   |              \source_gen[9].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_151      |     1|
|599   |              \source_gen[9].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_152      |     7|
|600   |              \source_gen[9].u_LevelGateway_1_1                        |sirv_LevelGateway_153                    |     1|
|601   |          u_wdg_irq_sync                                               |sirv_gnrl_sync_101                       |     2|
|602   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_102                       |     1|
|603   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_103                       |     1|
|604   |        u_main_ResetCatchAndSync_2_1                                   |sirv_ResetCatchAndSync_2                 |    21|
|605   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_129                |    21|
|606   |            reg_0                                                      |sirv_AsyncResetReg_80                    |     2|
|607   |            reg_1                                                      |sirv_AsyncResetReg_81                    |     1|
|608   |            reg_10                                                     |sirv_AsyncResetReg_82                    |     1|
|609   |            reg_11                                                     |sirv_AsyncResetReg_83                    |     1|
|610   |            reg_12                                                     |sirv_AsyncResetReg_84                    |     1|
|611   |            reg_13                                                     |sirv_AsyncResetReg_85                    |     1|
|612   |            reg_14                                                     |sirv_AsyncResetReg_86                    |     1|
|613   |            reg_15                                                     |sirv_AsyncResetReg_87                    |     1|
|614   |            reg_16                                                     |sirv_AsyncResetReg_88                    |     1|
|615   |            reg_17                                                     |sirv_AsyncResetReg_89                    |     1|
|616   |            reg_18                                                     |sirv_AsyncResetReg_90                    |     1|
|617   |            reg_19                                                     |sirv_AsyncResetReg_91                    |     1|
|618   |            reg_2                                                      |sirv_AsyncResetReg_92                    |     1|
|619   |            reg_3                                                      |sirv_AsyncResetReg_93                    |     1|
|620   |            reg_4                                                      |sirv_AsyncResetReg_94                    |     1|
|621   |            reg_5                                                      |sirv_AsyncResetReg_95                    |     1|
|622   |            reg_6                                                      |sirv_AsyncResetReg_96                    |     1|
|623   |            reg_7                                                      |sirv_AsyncResetReg_97                    |     1|
|624   |            reg_8                                                      |sirv_AsyncResetReg_98                    |     1|
|625   |            reg_9                                                      |sirv_AsyncResetReg_99                    |     1|
|626   |      u_sirv_aon_top                                                   |sirv_aon_top                             |  1999|
|627   |        u_aon_1to2_icb                                                 |sirv_icb1to2_bus                         |     9|
|628   |          u_i_icb_splt                                                 |sirv_gnrl_icb_splt__parameterized2       |     9|
|629   |            \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo        |sirv_gnrl_pipe_stage__parameterized7     |     9|
|630   |              \dp_gt_0.dat_dfflr                                       |sirv_gnrl_dffl__parameterized0           |     8|
|631   |              \dp_gt_0.vld_dfflr                                       |sirv_gnrl_dfflr__parameterized0_79       |     1|
|632   |        u_aon_icb_cdc_rx                                               |sirv_gnrl_cdc_rx__parameterized2         |    63|
|633   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized7          |    54|
|634   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr__parameterized0_73       |     3|
|635   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_74       |     3|
|636   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_75                        |     1|
|637   |          u_i_vld_sync                                                 |sirv_gnrl_sync_76                        |     2|
|638   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_77                        |     1|
|639   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_78                        |     1|
|640   |        u_aon_icb_cdc_tx                                               |sirv_gnrl_cdc_tx__parameterized2         |    44|
|641   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr__parameterized0_66       |     5|
|642   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized1_67       |    32|
|643   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr_68                        |     1|
|644   |          u_o_rdy_sync                                                 |sirv_gnrl_sync_69                        |     4|
|645   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_71                        |     1|
|646   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_72                        |     3|
|647   |          vld_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_70       |     2|
|648   |        u_aon_lclkgen_regs                                             |sirv_aon_lclkgen_regs                    |     2|
|649   |          lfxoscen_dfflrs                                              |sirv_gnrl_dfflrs                         |     2|
|650   |        u_sirv_aon_wrapper                                             |sirv_aon_wrapper                         |  1881|
|651   |          ResetCatchAndSync_1_1                                        |sirv_ResetCatchAndSync_41                |     4|
|652   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_62              |     4|
|653   |              reg_0                                                    |sirv_AsyncResetReg_63                    |     2|
|654   |              reg_1                                                    |sirv_AsyncResetReg_64                    |     1|
|655   |              reg_2                                                    |sirv_AsyncResetReg_65                    |     1|
|656   |          aonrst_catch                                                 |sirv_ResetCatchAndSync_42                |     4|
|657   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_58              |     4|
|658   |              reg_0                                                    |sirv_AsyncResetReg_59                    |     2|
|659   |              reg_1                                                    |sirv_AsyncResetReg_60                    |     1|
|660   |              reg_2                                                    |sirv_AsyncResetReg_61                    |     1|
|661   |          dwakeup_deglitch                                             |sirv_DeglitchShiftRegister               |     5|
|662   |          io_rtc_dffr                                                  |sirv_gnrl_dffr_43                        |     1|
|663   |          u_sirv_aon                                                   |sirv_aon                                 |  1867|
|664   |            rtc                                                        |sirv_rtc                                 |   225|
|665   |              AsyncResetRegVec_1                                       |sirv_AsyncResetRegVec_56                 |    21|
|666   |                reg_0                                                  |sirv_AsyncResetReg_57                    |    21|
|667   |            u_queue_1                                                  |sirv_queue                               |   602|
|668   |            u_sirv_pmu                                                 |sirv_pmu                                 |   391|
|669   |              AsyncResetRegVec_1_1                                     |sirv_AsyncResetRegVec_1                  |    54|
|670   |                reg_1                                                  |sirv_AsyncResetReg_53                    |     1|
|671   |                reg_2                                                  |sirv_AsyncResetReg_54                    |     1|
|672   |                reg_3                                                  |sirv_AsyncResetReg_55                    |    52|
|673   |              u_pmu_core                                               |sirv_pmu_core                            |   325|
|674   |            wdog                                                       |sirv_wdog                                |   137|
|675   |              AsyncResetRegVec_2_1                                     |sirv_AsyncResetRegVec                    |     2|
|676   |                reg_0                                                  |sirv_AsyncResetReg_52                    |     2|
|677   |              AsyncResetRegVec_3_1                                     |sirv_AsyncResetRegVec_44                 |     4|
|678   |                reg_0                                                  |sirv_AsyncResetReg_51                    |     4|
|679   |              AsyncResetRegVec_4_1                                     |sirv_AsyncResetRegVec_45                 |    14|
|680   |                reg_0                                                  |sirv_AsyncResetReg_50                    |    14|
|681   |              AsyncResetRegVec_5_1                                     |sirv_AsyncResetRegVec_46                 |     2|
|682   |                reg_0                                                  |sirv_AsyncResetReg_49                    |     2|
|683   |              AsyncResetRegVec_6_1                                     |sirv_AsyncResetRegVec_47                 |    53|
|684   |                reg_0                                                  |sirv_AsyncResetReg_48                    |    53|
|685   |      u_sirv_debug_module                                              |sirv_debug_module                        |   850|
|686   |        cleardebint_dfflr                                              |sirv_gnrl_dfflr__parameterized0          |     2|
|687   |        \dm_halt_int_gen[0].dm_debint_dfflr                            |sirv_gnrl_dfflr__parameterized0_0        |     2|
|688   |        \dm_halt_int_gen[0].dm_haltnot_dfflr                           |sirv_gnrl_dfflr__parameterized0_1        |     2|
|689   |        dm_hartid_dfflr                                                |sirv_gnrl_dfflr__parameterized0_2        |     2|
|690   |        \jtag_dtm_gen.u_sirv_jtag_dtm                                  |sirv_jtag_dtm                            |   267|
|691   |          u_jtag2debug_cdc_rx                                          |sirv_gnrl_cdc_rx__parameterized0         |    91|
|692   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized10_34      |    54|
|693   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr__parameterized0_35       |    31|
|694   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr__parameterized0_36       |     3|
|695   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_37                        |     1|
|696   |            u_i_vld_sync                                               |sirv_gnrl_sync_38                        |     2|
|697   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_39                        |     1|
|698   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_40                        |     1|
|699   |          u_jtag2debug_cdc_tx                                          |sirv_gnrl_cdc_tx__parameterized0         |    49|
|700   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr__parameterized0_27       |     3|
|701   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized9_28       |    41|
|702   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_29                        |     1|
|703   |            u_o_rdy_sync                                               |sirv_gnrl_sync_30                        |     2|
|704   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_32                        |     1|
|705   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_33                        |     1|
|706   |            vld_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_31       |     2|
|707   |        sethaltnot_dfflr                                               |sirv_gnrl_dfflr__parameterized0_3        |     1|
|708   |        u_dm2dtm_cdc_rx                                                |sirv_gnrl_cdc_rx__parameterized1         |   131|
|709   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized9          |   123|
|710   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr__parameterized0_21       |     2|
|711   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_22       |     3|
|712   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_23                        |     1|
|713   |          u_i_vld_sync                                                 |sirv_gnrl_sync_24                        |     2|
|714   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_25                        |     1|
|715   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_26                        |     1|
|716   |        u_dm2dtm_cdc_tx                                                |sirv_gnrl_cdc_tx__parameterized1         |    43|
|717   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr__parameterized0_17       |     4|
|718   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized10         |    34|
|719   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr                           |     1|
|720   |          u_o_rdy_sync                                                 |sirv_gnrl_sync                           |     3|
|721   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_19                        |     1|
|722   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_20                        |     2|
|723   |          vld_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_18       |     1|
|724   |        u_jtag_ResetCatchAndSync_3_1                                   |sirv_ResetCatchAndSync                   |     3|
|725   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_36                 |     3|
|726   |            reg_0                                                      |sirv_AsyncResetReg                       |     1|
|727   |            reg_1                                                      |sirv_AsyncResetReg_15                    |     1|
|728   |            reg_2                                                      |sirv_AsyncResetReg_16                    |     1|
|729   |        u_sirv_debug_csr                                               |sirv_debug_csr                           |   108|
|730   |          dcause_dfflr                                                 |sirv_gnrl_dfflr__parameterized6          |    41|
|731   |          dpc_dfflr                                                    |sirv_gnrl_dfflr__parameterized1_10       |    31|
|732   |          dscratch_dfflr                                               |sirv_gnrl_dfflr__parameterized1_11       |    32|
|733   |          ebreakm_dfflr                                                |sirv_gnrl_dfflr__parameterized0_12       |     1|
|734   |          halt_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_13       |     2|
|735   |          step_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_14       |     1|
|736   |        u_sirv_debug_ram                                               |sirv_debug_ram                           |   288|
|737   |          \debug_ram_gen[0].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1          |    32|
|738   |          \debug_ram_gen[1].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_4        |    32|
|739   |          \debug_ram_gen[2].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_5        |    32|
|740   |          \debug_ram_gen[3].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_6        |    96|
|741   |          \debug_ram_gen[4].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_7        |    32|
|742   |          \debug_ram_gen[5].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_8        |    32|
|743   |          \debug_ram_gen[6].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized1_9        |    32|
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:21 ; elapsed = 00:09:33 . Memory (MB): peak = 1764.254 ; gain = 1456.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 972 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:39 ; elapsed = 00:09:09 . Memory (MB): peak = 1764.254 ; gain = 1018.297
Synthesis Optimization Complete : Time (s): cpu = 00:09:21 ; elapsed = 00:09:33 . Memory (MB): peak = 1764.254 ; gain = 1456.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 73 instances
  LD => LDCE: 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
725 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:31 ; elapsed = 00:09:44 . Memory (MB): peak = 1764.254 ; gain = 1468.293
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/project/vivado/e203/demo_nice/project_1/project_1.runs/synth_1/system.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1764.254 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1764.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 16:45:51 2021...
