Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jun 10 13:53:47 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_wrapper_timing_summary_routed.rpt -rpx lab4_wrapper_timing_summary_routed.rpx
| Design       : lab4_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.013        0.000                      0                 4949        0.063        0.000                      0                 4949        3.750        0.000                       0                  1991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.013        0.000                      0                 4817        0.063        0.000                      0                 4817        3.750        0.000                       0                  1991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.338        0.000                      0                  132        0.202        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[0]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[1]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[2]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[3]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[4]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.947ns (25.688%)  route 5.632ns (74.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.824    10.561    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.525    12.704    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[8]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.574    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.947ns (25.913%)  route 5.567ns (74.087%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.758    10.496    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X33Y59         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.477    12.656    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X33Y59         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.526    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.947ns (25.913%)  route 5.567ns (74.087%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.688     2.982    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X27Y65         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg[24]/Q
                         net (fo=5, routed)           0.873     4.311    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg_reg_n_0_[24]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.435 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.696     5.131    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0_i_1_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124     5.255 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]_INST_0/O
                         net (fo=31, routed)          1.077     6.332    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[7]
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.456 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_arlen[0]_INST_0_i_1/O
                         net (fo=32, routed)          0.867     7.323    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_awlen[0]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1/O
                         net (fo=1, routed)           0.330     7.777    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.297 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.297    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.414    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.531    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 f  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2/CO[3]
                         net (fo=36, routed)          0.966     9.613    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/redo1_carry__2_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.737 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]_i_1/O
                         net (fo=64, routed)          0.758    10.496    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg
    SLICE_X33Y59         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.477    12.656    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X33Y59         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.526    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  2.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.435%)  route 0.155ns (42.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.659     0.995    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=29, routed)          0.155     1.314    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[36]
    SLICE_X30Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.359 r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.359    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][0]
    SLICE_X30Y98         FDRE                                         r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.845     1.211    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y98         FDRE                                         r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120     1.296    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.601%)  route 0.305ns (68.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.596     0.932    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[20]/Q
                         net (fo=1, routed)           0.305     1.378    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[20]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.269%)  route 0.310ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.596     0.932    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.310     1.382    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[4]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.656     0.992    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.272    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.930     1.296    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.576     0.912    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y93         FDRE                                         r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.115     1.191    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y91         SRLC32E                                      r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.843     1.209    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.597     0.933    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[17]/Q
                         net (fo=1, routed)           0.315     1.388    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[17]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.575%)  route 0.320ns (69.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.597     0.933    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X15Y47         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[8]/Q
                         net (fo=1, routed)           0.320     1.394    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[8]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.427%)  route 0.322ns (69.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.597     0.933    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X15Y47         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[15]/Q
                         net (fo=1, routed)           0.322     1.396    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[15]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.290%)  route 0.324ns (69.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.596     0.932    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[19]/Q
                         net (fo=1, routed)           0.324     1.397    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[19]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.677%)  route 0.309ns (65.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.595     0.931    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data_reg[3]/Q
                         net (fo=1, routed)           0.309     1.403    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/Q[3]
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.906     1.272    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/m00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.305    lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y54    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y54    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y54    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y54    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y54    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y56    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y56    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y49    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.580ns (11.520%)  route 4.455ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.904     8.011    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.567    12.747    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.580ns (11.520%)  route 4.455ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.904     8.011    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.567    12.747    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.580ns (11.520%)  route 4.455ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.904     8.011    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.567    12.747    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.580ns (11.520%)  route 4.455ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.904     8.011    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.567    12.747    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.580ns (11.833%)  route 4.322ns (88.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.771     7.878    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.491    12.670    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X33Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.580ns (11.833%)  route 4.322ns (88.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.771     7.878    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y37         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.491    12.670    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X33Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.580ns (12.593%)  route 4.026ns (87.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.475     7.582    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y38         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.493    12.673    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y38         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    12.272    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.580ns (12.593%)  route 4.026ns (87.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.475     7.582    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y38         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.493    12.673    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y38         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y38         FDPE (Recov_fdpe_C_PRE)     -0.319    12.314    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.580ns (13.057%)  route 3.862ns (86.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.311     7.418    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y43         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.495    12.674    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y43         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    12.274    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.580ns (13.057%)  route 3.862ns (86.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.682     2.976    lab4_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  lab4_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          2.551     5.983    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.107 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.311     7.418    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y43         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        1.495    12.674    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y43         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X36Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    12.274    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.142%)  route 0.235ns (58.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.235     1.296    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y50         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.825     1.191    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y50         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.142%)  route 0.235ns (58.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.235     1.296    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y50         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.825     1.191    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y50         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.142%)  route 0.235ns (58.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.235     1.296    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y50         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.825     1.191    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y50         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.142%)  route 0.235ns (58.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.235     1.296    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y50         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.825     1.191    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y50         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.090    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.142%)  route 0.235ns (58.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.235     1.296    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X37Y50         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.825     1.191    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y50         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.588     0.924    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.088 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.114     1.202    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X25Y37         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.855     1.221    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y37         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.588     0.924    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.088 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.114     1.202    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X25Y37         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.855     1.221    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y37         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.588     0.924    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.088 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.114     1.202    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X25Y37         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.855     1.221    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y37         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.588     0.924    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y37         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.088 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.114     1.202    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X25Y37         FDCE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.855     1.221    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y37         FDCE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.892%)  route 0.152ns (48.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.562     0.898    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y45         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.152     1.214    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y46         FDPE                                         f  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1992, routed)        0.829     1.195    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y46         FDPE                                         r  lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.914    
    SLICE_X36Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.843    lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.371    





