Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jun 16 16:38:08 2024
| Host         : Park running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_con_exam_IP_wrapper_control_sets_placed.rpt
| Design       : spi_con_exam_IP_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |             236 |           81 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             125 |           35 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                   Enable Signal                                  |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/CLK |                                                                                  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              2 |         2.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         |                                                                                  | spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int            |                2 |              4 |         2.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/sid_sckn_cnt[3]_i_1_n_0 | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              4 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_1_n_0  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              4 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wd_sckn_cnt[3]_i_1_n_0  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              4 |         2.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_1_n_0  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              4 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rd_sckn_cnt[3]_i_1_n_0  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              4 |         2.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/sck_index[5]_i_1_n_0   | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                3 |              6 |         2.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                             | spi_con_exam_IP_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear      |                1 |              6 |         6.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg1[7]_i_1_n_0    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              8 |         8.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2[7]_i_1_n_0    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              8 |         8.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg4[7]_i_1_n_0    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              8 |         8.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg3[7]_i_1_n_0    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                1 |              8 |         8.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_out                    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              8 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_out                    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              8 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out                    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                3 |              8 |         2.67 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_out                    | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              8 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata0                  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                2 |              8 |         4.00 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_i_1_n_0                      | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                3 |             11 |         3.67 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/E[0]                   | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |                7 |             16 |         2.29 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         |                                                                                  |                                                                  |                7 |             25 |         3.57 |
|  spi_con_exam_IP_i/clk_wiz/inst/clk_out1         |                                                                                  | spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0 |               80 |            234 |         2.92 |
+--------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


