$date
2024-04-02T15:05+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module fir $end
 $var wire 8 ! io_out $end
 $var wire 8 " io_in $end
 $var wire 1 # clock $end
 $var wire 1 $ reset $end
 $var wire 8 % x_n3 $end
 $var wire 8 & x_n2 $end
 $var wire 8 ' x_n1 $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
0$
b00000000 '
b00000000 &
b00000000 "
b00000000 %
b00000000 !
$end
#0
1$
#1
1#
#6
0#
0$
#11
1#
#16
b00000100 !
b00000100 "
0#
#21
b00001100 !
1#
b00000100 '
#26
b00001011 !
b00000011 "
0#
#31
b00010101 !
1#
b00000100 &
b00000011 '
#36
b00011001 !
b00000000 "
0#
