
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2951.05

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
  37.91 source latency stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK ^
 -36.32 target latency stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK ^
  -1.46 CRPR
--------------
   0.14 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[12]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.16    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.05    0.02 1000.02 v input19/A (BUFx6f_ASAP7_75t_R)
     1    8.73   11.03   12.98 1012.99 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 11.03    0.09 1013.08 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   51.51   25.99   10.04 1023.13 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 26.05    0.82 1023.95 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1023.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.95    0.61    0.61 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.90   10.63   16.66   17.28 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.70    0.40   17.67 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    10    9.68    9.73   19.06   36.73 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.74    0.16   36.89 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   36.89   clock reconvergence pessimism
                         17.67   54.57   library removal time
                                 54.57   data required time
-----------------------------------------------------------------------------
                                 54.57   data required time
                               -1023.95   data arrival time
-----------------------------------------------------------------------------
                                969.38   slack (MET)


Startpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.60    0.50    0.50 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.50    9.63   16.14   16.64 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.76    0.57   17.20 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.74    9.36   18.56   35.76 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.41    0.33   36.09 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.58   12.11   37.59   73.69 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _027_ (net)
                 12.11    0.01   73.69 ^ _332_/A (INVx1_ASAP7_75t_R)
     2    1.05    8.38    7.22   80.92 v _332_/Y (INVx1_ASAP7_75t_R)
                                         net141 (net)
                  8.38    0.01   80.93 v _193_/C (AND3x1_ASAP7_75t_R)
     1    0.56    5.82   13.53   94.46 v _193_/Y (AND3x1_ASAP7_75t_R)
                                         _133_ (net)
                  5.82    0.01   94.46 v _194_/B (AO21x1_ASAP7_75t_R)
     1    0.59    5.91   12.24  106.71 v _194_/Y (AO21x1_ASAP7_75t_R)
                                         _071_ (net)
                  5.91    0.00  106.71 v stage_vsstatus.internal_data[19]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                106.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.95    0.61    0.61 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.90   10.63   16.66   17.28 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.83    0.71   17.99 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17   10.79   10.20   19.23   37.22 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 10.28    0.41   37.63 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.46   36.17   clock reconvergence pessimism
                         11.88   48.05   library hold time
                                 48.05   data required time
-----------------------------------------------------------------------------
                                 48.05   data required time
                               -106.71   data arrival time
-----------------------------------------------------------------------------
                                 58.66   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.45    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.07    0.02 1000.02 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.28   15.01   15.02 1015.04 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 15.01    0.14 1015.18 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   63.92   32.35   12.07 1027.25 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 59.01   16.59 1043.83 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1043.83   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.43    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.60    0.50 5000.50 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.50    9.63   16.14 5016.64 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.76    0.57 5017.20 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.74    9.36   18.56 5035.76 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.48    0.56 5036.32 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.32   clock reconvergence pessimism
                         -0.61 5035.71   library recovery time
                               5035.71   data required time
-----------------------------------------------------------------------------
                               5035.71   data required time
                               -1043.83   data arrival time
-----------------------------------------------------------------------------
                               3991.88   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.79    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.06    0.02 1000.02 v input23/A (BUFx2_ASAP7_75t_R)
     5    2.86   10.56   13.85 1013.87 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 10.58    0.25 1014.12 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.26   10.76   21.33 1035.45 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 10.77    0.12 1035.57 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.21    4.10   13.38 1048.95 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.10    0.00 1048.95 v csr_wr_data_vxrm_exe[1] (out)
                               1048.95   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1048.95   data arrival time
-----------------------------------------------------------------------------
                               2951.05   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.45    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.07    0.02 1000.02 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.28   15.01   15.02 1015.04 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 15.01    0.14 1015.18 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   63.92   32.35   12.07 1027.25 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 59.01   16.59 1043.83 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1043.83   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.43    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.60    0.50 5000.50 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.50    9.63   16.14 5016.64 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.76    0.57 5017.20 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.74    9.36   18.56 5035.76 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.48    0.56 5036.32 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.32   clock reconvergence pessimism
                         -0.61 5035.71   library recovery time
                               5035.71   data required time
-----------------------------------------------------------------------------
                               5035.71   data required time
                               -1043.83   data arrival time
-----------------------------------------------------------------------------
                               3991.88   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.79    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.06    0.02 1000.02 v input23/A (BUFx2_ASAP7_75t_R)
     5    2.86   10.56   13.85 1013.87 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 10.58    0.25 1014.12 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.26   10.76   21.33 1035.45 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 10.77    0.12 1035.57 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.21    4.10   13.38 1048.95 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.10    0.00 1048.95 v csr_wr_data_vxrm_exe[1] (out)
                               1048.95   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1048.95   data arrival time
-----------------------------------------------------------------------------
                               2951.05   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
208.9765625

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6531

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
41.086727142333984

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8916

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.28   17.28 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.45   36.73 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.05   36.78 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  54.91   91.69 v vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  14.24  105.93 ^ _243_/Y (NAND2x1_ASAP7_75t_R)
  20.48  126.41 ^ _244_/Y (OA211x2_ASAP7_75t_R)
   0.01  126.42 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         126.42   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.64 5016.64 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.68 5035.32 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.04 5035.36 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.41 5036.77   clock reconvergence pessimism
 -12.49 5024.28   library setup time
        5024.28   data required time
---------------------------------------------------------
        5024.28   data required time
        -126.42   data arrival time
---------------------------------------------------------
        4897.86   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.64   16.64 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.12   35.76 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.33   36.09 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.59   73.69 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.23   80.92 v _332_/Y (INVx1_ASAP7_75t_R)
  13.54   94.46 v _193_/Y (AND3x1_ASAP7_75t_R)
  12.25  106.71 v _194_/Y (AO21x1_ASAP7_75t_R)
   0.00  106.71 v stage_vsstatus.internal_data[19]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         106.71   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.28   17.28 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.95   37.22 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.41   37.63 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.46   36.17   clock reconvergence pessimism
  11.88   48.05   library hold time
          48.05   data required time
---------------------------------------------------------
          48.05   data required time
        -106.71   data arrival time
---------------------------------------------------------
          58.66   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
36.3169

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
36.8941

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1048.9500

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2951.0500

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
281.333715

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-05   6.60e-07   4.84e-09   1.25e-05  30.1%
Combinational          5.16e-06   3.73e-06   1.92e-08   8.91e-06  21.5%
Clock                  1.38e-05   6.21e-06   2.51e-09   2.00e-05  48.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.08e-05   1.06e-05   2.65e-08   4.14e-05 100.0%
                          74.3%      25.6%       0.1%
