This project is a soc(system on chip) that bases on RISCV ISA and use Verilog and SpinalHDL mixed programming.It has only one core that supports standard rv32IM now,and equipped with axi bus and some peripherals.
Currently, it is being continuously updated.
I am also a beginner, and if there are any shortcomings in my writing, I welcome everyone to correct me.
