#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 10 15:07:59 2020
# Process ID: 7604
# Current directory: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11252 C:\Users\tudor\Tudor\3rdYearCS_I\6_StructureOfComputerSystems\MyCPU_project\MyCPU_project.xpr
# Log file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/vivado.log
# Journal file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 977.047 ; gain = 101.719
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_ROM.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_ROM.vhd
update_compile_order -fileset sim_1
set_property top testbench_ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_ROM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_ROM_behav xil_defaultlib.testbench_ROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_ROM_behav xil_defaultlib.testbench_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/ROM.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_rom in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 977.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_ROM_behav xil_defaultlib.testbench_ROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_ROM_behav xil_defaultlib.testbench_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rom
Built simulation snapshot testbench_ROM_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_ROM_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 110.160 ; gain = 17.789
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 10 15:17:31 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 977.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_ROM_behav -key {Behavioral:sim_1:Functional:testbench_ROM} -tclbatch {testbench_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 977.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 977.047 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd
update_compile_order -fileset sim_1
set_property top testbench_IFU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IFU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IFU'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 33 elements ; formal 'instruction' expects 32 [C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_ifu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 977.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IFU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IFU [ifu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_ifu
Built simulation snapshot testbench_IFU_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_IFU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_IFU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 10 15:38:02 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 79.539 ; gain = 10.020
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 10 15:38:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 977.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IFU_behav -key {Behavioral:sim_1:Functional:testbench_IFU} -tclbatch {testbench_IFU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IFU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IFU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 977.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1069.559 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IFU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IFU [ifu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_ifu
Built simulation snapshot testbench_IFU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IFU_behav -key {Behavioral:sim_1:Functional:testbench_IFU} -tclbatch {testbench_IFU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IFU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IFU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IFU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IFU [ifu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_ifu
Built simulation snapshot testbench_IFU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IFU_behav -key {Behavioral:sim_1:Functional:testbench_IFU} -tclbatch {testbench_IFU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IFU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IFU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/IFU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IFU'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IFU [ifu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_ifu
Built simulation snapshot testbench_IFU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IFU_behav -key {Behavioral:sim_1:Functional:testbench_IFU} -tclbatch {testbench_IFU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IFU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IFU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IFU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IFU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IFU_behav xil_defaultlib.testbench_IFU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1069.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IFU_behav -key {Behavioral:sim_1:Functional:testbench_IFU} -tclbatch {testbench_IFU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IFU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IFU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_RF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_rf in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.559 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_RF_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_RF_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 10 18:47:13 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 79.832 ; gain = 11.309
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 10 18:47:13 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1069.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1069.559 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 5 [C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_rf in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1069.559 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 5 elements ; formal 'readadr1' expects 6 [C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd:64]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_rf in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.559 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 20:01:36 2020...
