
Demo_8_TestFast.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000888c  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .VENEER_Code  00000138  2000000c  1000988c  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000404  20000144  00000000  00000144  2**0
                  ALLOC
  3 .data         0000021c  20000548  100099c4  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000004d4  20000764  10009be0  00010764  2**2
                  ALLOC
  5 .no_init      00000004  20003ffc  1000d478  00010764  2**2
                  ALLOC
  6 .debug_aranges 00001478  00000000  00000000  00010768  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00021157  00000000  00000000  00011be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d85  00000000  00000000  00032d37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008a46  00000000  00000000  00036abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004428  00000000  00000000  0003f504  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000bdb9  00000000  00000000  0004392c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000712e  00000000  00000000  0004f6e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b8  00000000  00000000  00056818  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000007c4  00000000  00000000  000579d0  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	48 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10     H.. ............
10001010:	00 04 01 00 00 01 00 00                             ........

10001018 <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
	bl  __copy_data
1000101e:	f000 f818 	bl	10001052 <__copy_data>

    ldr  r0, =SystemInit
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
    blx  r0
10001024:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
	ldr	r2, =__data_start
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
	bl  __copy_data
1000102c:	f000 f811 	bl	10001052 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
	bl  __copy_data
10001036:	f000 f80c 	bl	10001052 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
	ldr	r2, =__bss_end
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)

	movs	r0, 0
1000103e:	2000      	movs	r0, #0

	subs	r2, r1
10001040:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001044:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
10001046:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
    blx  r0
1000104c:	4780      	blx	r0
#endif

    ldr  r0, =main
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
    blx  r0
10001050:	4780      	blx	r0

10001052 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001052:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>

.L_loop:
	subs	r3, #4
10001056:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
10001058:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105a:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>

.L_loop_done:
	bx  lr
1000105e:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001060:	1000988c 	.word	0x1000988c
	ldr	r2, =VeneerStart
10001064:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
10001068:	20000144 	.word	0x20000144
	bl  __copy_data

    ldr  r0, =SystemInit
1000106c:	100025f1 	.word	0x100025f1
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001070:	100099c4 	.word	0x100099c4
	ldr	r2, =__data_start
10001074:	20000548 	.word	0x20000548
	ldr	r3, =__data_end
10001078:	20000764 	.word	0x20000764
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
1000107c:	10009be0 	.word	0x10009be0
	ldr	r2, =__ram_code_start
10001080:	20000764 	.word	0x20000764
	ldr	r3, =__ram_code_end
10001084:	20000764 	.word	0x20000764
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
10001088:	20000764 	.word	0x20000764
	ldr	r2, =__bss_end
1000108c:	20000c38 	.word	0x20000c38
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001090:	1000951d 	.word	0x1000951d
    blx  r0
#endif

    ldr  r0, =main
10001094:	1000761d 	.word	0x1000761d

10001098 <BCCU0_0_IRQHandler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_handler:
    b  .
10001098:	e7fe      	b.n	10001098 <BCCU0_0_IRQHandler>
	...

1000109c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000109c:	b580      	push	{r7, lr}
1000109e:	b082      	sub	sp, #8
100010a0:	af00      	add	r7, sp, #0
100010a2:	6078      	str	r0, [r7, #4]
100010a4:	1c0a      	adds	r2, r1, #0
100010a6:	1cfb      	adds	r3, r7, #3
100010a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100010aa:	1cfb      	adds	r3, r7, #3
100010ac:	781b      	ldrb	r3, [r3, #0]
100010ae:	2201      	movs	r2, #1
100010b0:	409a      	lsls	r2, r3
100010b2:	687b      	ldr	r3, [r7, #4]
100010b4:	605a      	str	r2, [r3, #4]
}
100010b6:	46bd      	mov	sp, r7
100010b8:	b002      	add	sp, #8
100010ba:	bd80      	pop	{r7, pc}

100010bc <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100010bc:	b580      	push	{r7, lr}
100010be:	b082      	sub	sp, #8
100010c0:	af00      	add	r7, sp, #0
100010c2:	6078      	str	r0, [r7, #4]
100010c4:	1c0a      	adds	r2, r1, #0
100010c6:	1cfb      	adds	r3, r7, #3
100010c8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100010ca:	1cfb      	adds	r3, r7, #3
100010cc:	781b      	ldrb	r3, [r3, #0]
100010ce:	2280      	movs	r2, #128	; 0x80
100010d0:	0252      	lsls	r2, r2, #9
100010d2:	409a      	lsls	r2, r3
100010d4:	687b      	ldr	r3, [r7, #4]
100010d6:	605a      	str	r2, [r3, #4]
}
100010d8:	46bd      	mov	sp, r7
100010da:	b002      	add	sp, #8
100010dc:	bd80      	pop	{r7, pc}
100010de:	46c0      	nop			; (mov r8, r8)

100010e0 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100010e0:	b580      	push	{r7, lr}
100010e2:	b082      	sub	sp, #8
100010e4:	af00      	add	r7, sp, #0
100010e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100010e8:	687b      	ldr	r3, [r7, #4]
100010ea:	681a      	ldr	r2, [r3, #0]
100010ec:	687b      	ldr	r3, [r7, #4]
100010ee:	7b1b      	ldrb	r3, [r3, #12]
100010f0:	1c10      	adds	r0, r2, #0
100010f2:	1c19      	adds	r1, r3, #0
100010f4:	f7ff ffd2 	bl	1000109c <XMC_GPIO_SetOutputHigh>
}
100010f8:	46bd      	mov	sp, r7
100010fa:	b002      	add	sp, #8
100010fc:	bd80      	pop	{r7, pc}
100010fe:	46c0      	nop			; (mov r8, r8)

10001100 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10001100:	b580      	push	{r7, lr}
10001102:	b082      	sub	sp, #8
10001104:	af00      	add	r7, sp, #0
10001106:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10001108:	687b      	ldr	r3, [r7, #4]
1000110a:	681a      	ldr	r2, [r3, #0]
1000110c:	687b      	ldr	r3, [r7, #4]
1000110e:	7b1b      	ldrb	r3, [r3, #12]
10001110:	1c10      	adds	r0, r2, #0
10001112:	1c19      	adds	r1, r3, #0
10001114:	f7ff ffd2 	bl	100010bc <XMC_GPIO_SetOutputLow>
}
10001118:	46bd      	mov	sp, r7
1000111a:	b002      	add	sp, #8
1000111c:	bd80      	pop	{r7, pc}
1000111e:	46c0      	nop			; (mov r8, r8)

10001120 <LED_Toggle_EverySec>:
      for(delay_count = 0;delay_count<0xfffff;delay_count++);
	  return (test);
  }

  void LED_Toggle_EverySec(void)
  {
10001120:	b580      	push	{r7, lr}
10001122:	af00      	add	r7, sp, #0
    // LED Toggle for every second
		//UART_Transmit(&UART_1, new_data,transmit_buf_size);
   // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
    Offlight_zahler_write();
10001124:	f001 f904 	bl	10002330 <Offlight_zahler_write>
    firstuartBack ();
10001128:	f001 fa24 	bl	10002574 <firstuartBack>
    lightprog01 ();  //n+l
1000112c:	f000 f802 	bl	10001134 <lightprog01>
  ///  light_aus ();//n+l
	  /// analog_start ();
	//a  new_data_fill();
	//a	UART_Transmit(&UART_1, new_data,transmit_buf_size);
  }
10001130:	46bd      	mov	sp, r7
10001132:	bd80      	pop	{r7, pc}

10001134 <lightprog01>:
  //------------------------------------------
  void lightprog01 (void)//n+l
   {
10001134:	b580      	push	{r7, lr}
10001136:	af00      	add	r7, sp, #0

	  ++zahler_lightprog01;
10001138:	4b5c      	ldr	r3, [pc, #368]	; (100012ac <lightprog01+0x178>)
1000113a:	881b      	ldrh	r3, [r3, #0]
1000113c:	3301      	adds	r3, #1
1000113e:	b29a      	uxth	r2, r3
10001140:	4b5a      	ldr	r3, [pc, #360]	; (100012ac <lightprog01+0x178>)
10001142:	801a      	strh	r2, [r3, #0]
	  if ( zahler_lightprog01 == 46 )  //ende
10001144:	4b59      	ldr	r3, [pc, #356]	; (100012ac <lightprog01+0x178>)
10001146:	881b      	ldrh	r3, [r3, #0]
10001148:	2b2e      	cmp	r3, #46	; 0x2e
1000114a:	d103      	bne.n	10001154 <lightprog01+0x20>
	 			 {
		  zahler_lightprog01 = 0;
1000114c:	4b57      	ldr	r3, [pc, #348]	; (100012ac <lightprog01+0x178>)
1000114e:	2200      	movs	r2, #0
10001150:	801a      	strh	r2, [r3, #0]
10001152:	e0a9      	b.n	100012a8 <lightprog01+0x174>
	 			 }
	 			 else if (  zahler_lightprog01 == 20)
10001154:	4b55      	ldr	r3, [pc, #340]	; (100012ac <lightprog01+0x178>)
10001156:	881b      	ldrh	r3, [r3, #0]
10001158:	2b14      	cmp	r3, #20
1000115a:	d11c      	bne.n	10001196 <lightprog01+0x62>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 0;
1000115c:	4b54      	ldr	r3, [pc, #336]	; (100012b0 <lightprog01+0x17c>)
1000115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001160:	2200      	movs	r2, #0
10001162:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
10001164:	4b52      	ldr	r3, [pc, #328]	; (100012b0 <lightprog01+0x17c>)
10001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001168:	2200      	movs	r2, #0
1000116a:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 0;
1000116c:	4b50      	ldr	r3, [pc, #320]	; (100012b0 <lightprog01+0x17c>)
1000116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001170:	2200      	movs	r2, #0
10001172:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001174:	4b4e      	ldr	r3, [pc, #312]	; (100012b0 <lightprog01+0x17c>)
10001176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001178:	2200      	movs	r2, #0
1000117a:	80da      	strh	r2, [r3, #6]
	 				      PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000117c:	4b4c      	ldr	r3, [pc, #304]	; (100012b0 <lightprog01+0x17c>)
1000117e:	1c18      	adds	r0, r3, #0
10001180:	f003 fd6a 	bl	10004c58 <PDM_DIMMED_LED_LAMP_SetColor>
	 				      PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394); //394 = 15sec
10001184:	4a4a      	ldr	r2, [pc, #296]	; (100012b0 <lightprog01+0x17c>)
10001186:	23e5      	movs	r3, #229	; 0xe5
10001188:	009b      	lsls	r3, r3, #2
1000118a:	1c10      	adds	r0, r2, #0
1000118c:	2100      	movs	r1, #0
1000118e:	1c1a      	adds	r2, r3, #0
10001190:	f003 fd9a 	bl	10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001194:	e088      	b.n	100012a8 <lightprog01+0x174>
	 			 }
	 			 else if (  zahler_lightprog01 == 30 )
10001196:	4b45      	ldr	r3, [pc, #276]	; (100012ac <lightprog01+0x178>)
10001198:	881b      	ldrh	r3, [r3, #0]
1000119a:	2b1e      	cmp	r3, #30
1000119c:	d120      	bne.n	100011e0 <lightprog01+0xac>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 4000;
1000119e:	4b44      	ldr	r3, [pc, #272]	; (100012b0 <lightprog01+0x17c>)
100011a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011a2:	22fa      	movs	r2, #250	; 0xfa
100011a4:	0112      	lsls	r2, r2, #4
100011a6:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 4000;
100011a8:	4b41      	ldr	r3, [pc, #260]	; (100012b0 <lightprog01+0x17c>)
100011aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011ac:	22fa      	movs	r2, #250	; 0xfa
100011ae:	0112      	lsls	r2, r2, #4
100011b0:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 4000;
100011b2:	4b3f      	ldr	r3, [pc, #252]	; (100012b0 <lightprog01+0x17c>)
100011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011b6:	22fa      	movs	r2, #250	; 0xfa
100011b8:	0112      	lsls	r2, r2, #4
100011ba:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 4000;
100011bc:	4b3c      	ldr	r3, [pc, #240]	; (100012b0 <lightprog01+0x17c>)
100011be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011c0:	22fa      	movs	r2, #250	; 0xfa
100011c2:	0112      	lsls	r2, r2, #4
100011c4:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100011c6:	4b3a      	ldr	r3, [pc, #232]	; (100012b0 <lightprog01+0x17c>)
100011c8:	1c18      	adds	r0, r3, #0
100011ca:	f003 fd45 	bl	10004c58 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x1E8); //1E8 = 8sec
100011ce:	4a38      	ldr	r2, [pc, #224]	; (100012b0 <lightprog01+0x17c>)
100011d0:	23f4      	movs	r3, #244	; 0xf4
100011d2:	005b      	lsls	r3, r3, #1
100011d4:	1c10      	adds	r0, r2, #0
100011d6:	2100      	movs	r1, #0
100011d8:	1c1a      	adds	r2, r3, #0
100011da:	f003 fd75 	bl	10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
100011de:	e063      	b.n	100012a8 <lightprog01+0x174>
	 			 }
	 			 else if ( zahler_lightprog01 == 35 )
100011e0:	4b32      	ldr	r3, [pc, #200]	; (100012ac <lightprog01+0x178>)
100011e2:	881b      	ldrh	r3, [r3, #0]
100011e4:	2b23      	cmp	r3, #35	; 0x23
100011e6:	d11c      	bne.n	10001222 <lightprog01+0xee>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 2000;
100011e8:	4b31      	ldr	r3, [pc, #196]	; (100012b0 <lightprog01+0x17c>)
100011ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011ec:	22fa      	movs	r2, #250	; 0xfa
100011ee:	00d2      	lsls	r2, r2, #3
100011f0:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100011f2:	4b2f      	ldr	r3, [pc, #188]	; (100012b0 <lightprog01+0x17c>)
100011f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011f6:	2200      	movs	r2, #0
100011f8:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 2000;
100011fa:	4b2d      	ldr	r3, [pc, #180]	; (100012b0 <lightprog01+0x17c>)
100011fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011fe:	22fa      	movs	r2, #250	; 0xfa
10001200:	00d2      	lsls	r2, r2, #3
10001202:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001204:	4b2a      	ldr	r3, [pc, #168]	; (100012b0 <lightprog01+0x17c>)
10001206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001208:	2200      	movs	r2, #0
1000120a:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000120c:	4b28      	ldr	r3, [pc, #160]	; (100012b0 <lightprog01+0x17c>)
1000120e:	1c18      	adds	r0, r3, #0
10001210:	f003 fd22 	bl	10004c58 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0xB7); //B7 = 3sec
10001214:	4b26      	ldr	r3, [pc, #152]	; (100012b0 <lightprog01+0x17c>)
10001216:	1c18      	adds	r0, r3, #0
10001218:	2100      	movs	r1, #0
1000121a:	22b7      	movs	r2, #183	; 0xb7
1000121c:	f003 fd54 	bl	10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001220:	e042      	b.n	100012a8 <lightprog01+0x174>
	 			 }
	 			 else if ( zahler_lightprog01 == 40 )
10001222:	4b22      	ldr	r3, [pc, #136]	; (100012ac <lightprog01+0x178>)
10001224:	881b      	ldrh	r3, [r3, #0]
10001226:	2b28      	cmp	r3, #40	; 0x28
10001228:	d11c      	bne.n	10001264 <lightprog01+0x130>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 0;
1000122a:	4b21      	ldr	r3, [pc, #132]	; (100012b0 <lightprog01+0x17c>)
1000122c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000122e:	2200      	movs	r2, #0
10001230:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 2000;
10001232:	4b1f      	ldr	r3, [pc, #124]	; (100012b0 <lightprog01+0x17c>)
10001234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001236:	22fa      	movs	r2, #250	; 0xfa
10001238:	00d2      	lsls	r2, r2, #3
1000123a:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 0;
1000123c:	4b1c      	ldr	r3, [pc, #112]	; (100012b0 <lightprog01+0x17c>)
1000123e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001240:	2200      	movs	r2, #0
10001242:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 2000;
10001244:	4b1a      	ldr	r3, [pc, #104]	; (100012b0 <lightprog01+0x17c>)
10001246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001248:	22fa      	movs	r2, #250	; 0xfa
1000124a:	00d2      	lsls	r2, r2, #3
1000124c:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000124e:	4b18      	ldr	r3, [pc, #96]	; (100012b0 <lightprog01+0x17c>)
10001250:	1c18      	adds	r0, r3, #0
10001252:	f003 fd01 	bl	10004c58 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0xB7); //B7 = 3sec
10001256:	4b16      	ldr	r3, [pc, #88]	; (100012b0 <lightprog01+0x17c>)
10001258:	1c18      	adds	r0, r3, #0
1000125a:	2100      	movs	r1, #0
1000125c:	22b7      	movs	r2, #183	; 0xb7
1000125e:	f003 fd33 	bl	10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001262:	e021      	b.n	100012a8 <lightprog01+0x174>
	 			 }
	 			 else if ( zahler_lightprog01 == 45 )
10001264:	4b11      	ldr	r3, [pc, #68]	; (100012ac <lightprog01+0x178>)
10001266:	881b      	ldrh	r3, [r3, #0]
10001268:	2b2d      	cmp	r3, #45	; 0x2d
1000126a:	d11d      	bne.n	100012a8 <lightprog01+0x174>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 2000;
1000126c:	4b10      	ldr	r3, [pc, #64]	; (100012b0 <lightprog01+0x17c>)
1000126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001270:	22fa      	movs	r2, #250	; 0xfa
10001272:	00d2      	lsls	r2, r2, #3
10001274:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 2000;
10001276:	4b0e      	ldr	r3, [pc, #56]	; (100012b0 <lightprog01+0x17c>)
10001278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000127a:	22fa      	movs	r2, #250	; 0xfa
1000127c:	00d2      	lsls	r2, r2, #3
1000127e:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 2000;
10001280:	4b0b      	ldr	r3, [pc, #44]	; (100012b0 <lightprog01+0x17c>)
10001282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001284:	22fa      	movs	r2, #250	; 0xfa
10001286:	00d2      	lsls	r2, r2, #3
10001288:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 2000;
1000128a:	4b09      	ldr	r3, [pc, #36]	; (100012b0 <lightprog01+0x17c>)
1000128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000128e:	22fa      	movs	r2, #250	; 0xfa
10001290:	00d2      	lsls	r2, r2, #3
10001292:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001294:	4b06      	ldr	r3, [pc, #24]	; (100012b0 <lightprog01+0x17c>)
10001296:	1c18      	adds	r0, r3, #0
10001298:	f003 fcde 	bl	10004c58 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0xB7); //B7 = 3sec
1000129c:	4b04      	ldr	r3, [pc, #16]	; (100012b0 <lightprog01+0x17c>)
1000129e:	1c18      	adds	r0, r3, #0
100012a0:	2100      	movs	r1, #0
100012a2:	22b7      	movs	r2, #183	; 0xb7
100012a4:	f003 fd10 	bl	10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>

				 {

				 }

   }
100012a8:	46bd      	mov	sp, r7
100012aa:	bd80      	pop	{r7, pc}
100012ac:	2000076a 	.word	0x2000076a
100012b0:	20000580 	.word	0x20000580

100012b4 <SCU_0_IRQHandler>:

  }


 void UserIRQHandler(void)
  {
100012b4:	b580      	push	{r7, lr}
100012b6:	af00      	add	r7, sp, #0
    //    resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
    //    resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
    //    resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
     //   resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
   	//  DIGITAL_IO_SetOutputLow(&DO_VCC_LED_shtdwn);
  }
100012b8:	46bd      	mov	sp, r7
100012ba:	bd80      	pop	{r7, pc}

100012bc <new_data_fill>:

 void new_data_fill(void) // ausgabe über rxd
 {
100012bc:	b580      	push	{r7, lr}
100012be:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100012c0:	4b12      	ldr	r3, [pc, #72]	; (1000130c <new_data_fill+0x50>)
100012c2:	220b      	movs	r2, #11
100012c4:	701a      	strb	r2, [r3, #0]
	 new_data[0]=1;
100012c6:	4b12      	ldr	r3, [pc, #72]	; (10001310 <new_data_fill+0x54>)
100012c8:	2201      	movs	r2, #1
100012ca:	701a      	strb	r2, [r3, #0]
	 new_data[1]=2;
100012cc:	4b10      	ldr	r3, [pc, #64]	; (10001310 <new_data_fill+0x54>)
100012ce:	2202      	movs	r2, #2
100012d0:	705a      	strb	r2, [r3, #1]
	 new_data[2]=3;
100012d2:	4b0f      	ldr	r3, [pc, #60]	; (10001310 <new_data_fill+0x54>)
100012d4:	2203      	movs	r2, #3
100012d6:	709a      	strb	r2, [r3, #2]
	 new_data[3]=4;
100012d8:	4b0d      	ldr	r3, [pc, #52]	; (10001310 <new_data_fill+0x54>)
100012da:	2204      	movs	r2, #4
100012dc:	70da      	strb	r2, [r3, #3]
	 new_data[4]=5;
100012de:	4b0c      	ldr	r3, [pc, #48]	; (10001310 <new_data_fill+0x54>)
100012e0:	2205      	movs	r2, #5
100012e2:	711a      	strb	r2, [r3, #4]
	 new_data[5]=6;
100012e4:	4b0a      	ldr	r3, [pc, #40]	; (10001310 <new_data_fill+0x54>)
100012e6:	2206      	movs	r2, #6
100012e8:	715a      	strb	r2, [r3, #5]
 	 new_data[6]=7;
100012ea:	4b09      	ldr	r3, [pc, #36]	; (10001310 <new_data_fill+0x54>)
100012ec:	2207      	movs	r2, #7
100012ee:	719a      	strb	r2, [r3, #6]
 	 new_data[7]=8;
100012f0:	4b07      	ldr	r3, [pc, #28]	; (10001310 <new_data_fill+0x54>)
100012f2:	2208      	movs	r2, #8
100012f4:	71da      	strb	r2, [r3, #7]
 	 new_data[8]=9;
100012f6:	4b06      	ldr	r3, [pc, #24]	; (10001310 <new_data_fill+0x54>)
100012f8:	2209      	movs	r2, #9
100012fa:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='a';
100012fc:	4b04      	ldr	r3, [pc, #16]	; (10001310 <new_data_fill+0x54>)
100012fe:	2261      	movs	r2, #97	; 0x61
10001300:	725a      	strb	r2, [r3, #9]
	 new_data[10]='b';
10001302:	4b03      	ldr	r3, [pc, #12]	; (10001310 <new_data_fill+0x54>)
10001304:	2262      	movs	r2, #98	; 0x62
10001306:	729a      	strb	r2, [r3, #10]
 }
10001308:	46bd      	mov	sp, r7
1000130a:	bd80      	pop	{r7, pc}
1000130c:	20000550 	.word	0x20000550
10001310:	20000804 	.word	0x20000804

10001314 <new_data_BroadcastBack>:
	 new_data[10]=command_codeEnd;
 }

//------------------------------------------
 void new_data_BroadcastBack(void) // ausgabe über rxd
 {
10001314:	b580      	push	{r7, lr}
10001316:	af00      	add	r7, sp, #0

	 transmit_buf_size=11;
10001318:	4b19      	ldr	r3, [pc, #100]	; (10001380 <new_data_BroadcastBack+0x6c>)
1000131a:	220b      	movs	r2, #11
1000131c:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
1000131e:	4b19      	ldr	r3, [pc, #100]	; (10001384 <new_data_BroadcastBack+0x70>)
10001320:	224c      	movs	r2, #76	; 0x4c
10001322:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001324:	4b17      	ldr	r3, [pc, #92]	; (10001384 <new_data_BroadcastBack+0x70>)
10001326:	2249      	movs	r2, #73	; 0x49
10001328:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000132a:	4b16      	ldr	r3, [pc, #88]	; (10001384 <new_data_BroadcastBack+0x70>)
1000132c:	224e      	movs	r2, #78	; 0x4e
1000132e:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001330:	4b15      	ldr	r3, [pc, #84]	; (10001388 <new_data_BroadcastBack+0x74>)
10001332:	781a      	ldrb	r2, [r3, #0]
10001334:	4b13      	ldr	r3, [pc, #76]	; (10001384 <new_data_BroadcastBack+0x70>)
10001336:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001338:	4b11      	ldr	r3, [pc, #68]	; (10001380 <new_data_BroadcastBack+0x6c>)
1000133a:	781a      	ldrb	r2, [r3, #0]
1000133c:	4b11      	ldr	r3, [pc, #68]	; (10001384 <new_data_BroadcastBack+0x70>)
1000133e:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_BroadcastBack;
10001340:	4b10      	ldr	r3, [pc, #64]	; (10001384 <new_data_BroadcastBack+0x70>)
10001342:	226f      	movs	r2, #111	; 0x6f
10001344:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
10001346:	4b11      	ldr	r3, [pc, #68]	; (1000138c <new_data_BroadcastBack+0x78>)
10001348:	881b      	ldrh	r3, [r3, #0]
1000134a:	0a1b      	lsrs	r3, r3, #8
1000134c:	b29b      	uxth	r3, r3
1000134e:	b2da      	uxtb	r2, r3
10001350:	4b0c      	ldr	r3, [pc, #48]	; (10001384 <new_data_BroadcastBack+0x70>)
10001352:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	Ser_NrH  & 0xff; //highbyte
10001354:	4b0d      	ldr	r3, [pc, #52]	; (1000138c <new_data_BroadcastBack+0x78>)
10001356:	881b      	ldrh	r3, [r3, #0]
10001358:	b2da      	uxtb	r2, r3
1000135a:	4b0a      	ldr	r3, [pc, #40]	; (10001384 <new_data_BroadcastBack+0x70>)
1000135c:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
1000135e:	4b0c      	ldr	r3, [pc, #48]	; (10001390 <new_data_BroadcastBack+0x7c>)
10001360:	881b      	ldrh	r3, [r3, #0]
10001362:	0a1b      	lsrs	r3, r3, #8
10001364:	b29b      	uxth	r3, r3
10001366:	b2da      	uxtb	r2, r3
10001368:	4b06      	ldr	r3, [pc, #24]	; (10001384 <new_data_BroadcastBack+0x70>)
1000136a:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
1000136c:	4b08      	ldr	r3, [pc, #32]	; (10001390 <new_data_BroadcastBack+0x7c>)
1000136e:	881b      	ldrh	r3, [r3, #0]
10001370:	b2da      	uxtb	r2, r3
10001372:	4b04      	ldr	r3, [pc, #16]	; (10001384 <new_data_BroadcastBack+0x70>)
10001374:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
10001376:	4b03      	ldr	r3, [pc, #12]	; (10001384 <new_data_BroadcastBack+0x70>)
10001378:	22ff      	movs	r2, #255	; 0xff
1000137a:	729a      	strb	r2, [r3, #10]
 }
1000137c:	46bd      	mov	sp, r7
1000137e:	bd80      	pop	{r7, pc}
10001380:	20000550 	.word	0x20000550
10001384:	20000804 	.word	0x20000804
10001388:	20000836 	.word	0x20000836
1000138c:	20000830 	.word	0x20000830
10001390:	200008a8 	.word	0x200008a8

10001394 <new_data_analog1Back>:
 //------------------------------------------
 void new_data_analog1Back(void) // ausgabe über rxd
 {
10001394:	b580      	push	{r7, lr}
10001396:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001398:	4b19      	ldr	r3, [pc, #100]	; (10001400 <new_data_analog1Back+0x6c>)
1000139a:	220b      	movs	r2, #11
1000139c:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
1000139e:	4b19      	ldr	r3, [pc, #100]	; (10001404 <new_data_analog1Back+0x70>)
100013a0:	224c      	movs	r2, #76	; 0x4c
100013a2:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100013a4:	4b17      	ldr	r3, [pc, #92]	; (10001404 <new_data_analog1Back+0x70>)
100013a6:	2249      	movs	r2, #73	; 0x49
100013a8:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100013aa:	4b16      	ldr	r3, [pc, #88]	; (10001404 <new_data_analog1Back+0x70>)
100013ac:	224e      	movs	r2, #78	; 0x4e
100013ae:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100013b0:	4b15      	ldr	r3, [pc, #84]	; (10001408 <new_data_analog1Back+0x74>)
100013b2:	781a      	ldrb	r2, [r3, #0]
100013b4:	4b13      	ldr	r3, [pc, #76]	; (10001404 <new_data_analog1Back+0x70>)
100013b6:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100013b8:	4b11      	ldr	r3, [pc, #68]	; (10001400 <new_data_analog1Back+0x6c>)
100013ba:	781a      	ldrb	r2, [r3, #0]
100013bc:	4b11      	ldr	r3, [pc, #68]	; (10001404 <new_data_analog1Back+0x70>)
100013be:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana1Back;
100013c0:	4b10      	ldr	r3, [pc, #64]	; (10001404 <new_data_analog1Back+0x70>)
100013c2:	2261      	movs	r2, #97	; 0x61
100013c4:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultA2  / 256; //highbyte
100013c6:	4b11      	ldr	r3, [pc, #68]	; (1000140c <new_data_analog1Back+0x78>)
100013c8:	881b      	ldrh	r3, [r3, #0]
100013ca:	0a1b      	lsrs	r3, r3, #8
100013cc:	b29b      	uxth	r3, r3
100013ce:	b2da      	uxtb	r2, r3
100013d0:	4b0c      	ldr	r3, [pc, #48]	; (10001404 <new_data_analog1Back+0x70>)
100013d2:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultA2  & 0xff; //lowbyte
100013d4:	4b0d      	ldr	r3, [pc, #52]	; (1000140c <new_data_analog1Back+0x78>)
100013d6:	881b      	ldrh	r3, [r3, #0]
100013d8:	b2da      	uxtb	r2, r3
100013da:	4b0a      	ldr	r3, [pc, #40]	; (10001404 <new_data_analog1Back+0x70>)
100013dc:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultB2 / 256; //highbyte
100013de:	4b0c      	ldr	r3, [pc, #48]	; (10001410 <new_data_analog1Back+0x7c>)
100013e0:	881b      	ldrh	r3, [r3, #0]
100013e2:	0a1b      	lsrs	r3, r3, #8
100013e4:	b29b      	uxth	r3, r3
100013e6:	b2da      	uxtb	r2, r3
100013e8:	4b06      	ldr	r3, [pc, #24]	; (10001404 <new_data_analog1Back+0x70>)
100013ea:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultB2  & 0xff; //lowbyte
100013ec:	4b08      	ldr	r3, [pc, #32]	; (10001410 <new_data_analog1Back+0x7c>)
100013ee:	881b      	ldrh	r3, [r3, #0]
100013f0:	b2da      	uxtb	r2, r3
100013f2:	4b04      	ldr	r3, [pc, #16]	; (10001404 <new_data_analog1Back+0x70>)
100013f4:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100013f6:	4b03      	ldr	r3, [pc, #12]	; (10001404 <new_data_analog1Back+0x70>)
100013f8:	22ff      	movs	r2, #255	; 0xff
100013fa:	729a      	strb	r2, [r3, #10]
 }
100013fc:	46bd      	mov	sp, r7
100013fe:	bd80      	pop	{r7, pc}
10001400:	20000550 	.word	0x20000550
10001404:	20000804 	.word	0x20000804
10001408:	20000836 	.word	0x20000836
1000140c:	200008fe 	.word	0x200008fe
10001410:	200007fe 	.word	0x200007fe

10001414 <new_data_analog2Back>:
 //------------------------------------------------------

 void new_data_analog2Back(void) // ausgabe über rxd
 {
10001414:	b580      	push	{r7, lr}
10001416:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001418:	4b19      	ldr	r3, [pc, #100]	; (10001480 <new_data_analog2Back+0x6c>)
1000141a:	220b      	movs	r2, #11
1000141c:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
1000141e:	4b19      	ldr	r3, [pc, #100]	; (10001484 <new_data_analog2Back+0x70>)
10001420:	224c      	movs	r2, #76	; 0x4c
10001422:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001424:	4b17      	ldr	r3, [pc, #92]	; (10001484 <new_data_analog2Back+0x70>)
10001426:	2249      	movs	r2, #73	; 0x49
10001428:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000142a:	4b16      	ldr	r3, [pc, #88]	; (10001484 <new_data_analog2Back+0x70>)
1000142c:	224e      	movs	r2, #78	; 0x4e
1000142e:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001430:	4b15      	ldr	r3, [pc, #84]	; (10001488 <new_data_analog2Back+0x74>)
10001432:	781a      	ldrb	r2, [r3, #0]
10001434:	4b13      	ldr	r3, [pc, #76]	; (10001484 <new_data_analog2Back+0x70>)
10001436:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001438:	4b11      	ldr	r3, [pc, #68]	; (10001480 <new_data_analog2Back+0x6c>)
1000143a:	781a      	ldrb	r2, [r3, #0]
1000143c:	4b11      	ldr	r3, [pc, #68]	; (10001484 <new_data_analog2Back+0x70>)
1000143e:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana2Back;
10001440:	4b10      	ldr	r3, [pc, #64]	; (10001484 <new_data_analog2Back+0x70>)
10001442:	2262      	movs	r2, #98	; 0x62
10001444:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultC2  / 256; //highbyteresultD2
10001446:	4b11      	ldr	r3, [pc, #68]	; (1000148c <new_data_analog2Back+0x78>)
10001448:	881b      	ldrh	r3, [r3, #0]
1000144a:	0a1b      	lsrs	r3, r3, #8
1000144c:	b29b      	uxth	r3, r3
1000144e:	b2da      	uxtb	r2, r3
10001450:	4b0c      	ldr	r3, [pc, #48]	; (10001484 <new_data_analog2Back+0x70>)
10001452:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultC2  & 0xff; //lowbyte
10001454:	4b0d      	ldr	r3, [pc, #52]	; (1000148c <new_data_analog2Back+0x78>)
10001456:	881b      	ldrh	r3, [r3, #0]
10001458:	b2da      	uxtb	r2, r3
1000145a:	4b0a      	ldr	r3, [pc, #40]	; (10001484 <new_data_analog2Back+0x70>)
1000145c:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultD2 / 256; //highbyte
1000145e:	4b0c      	ldr	r3, [pc, #48]	; (10001490 <new_data_analog2Back+0x7c>)
10001460:	881b      	ldrh	r3, [r3, #0]
10001462:	0a1b      	lsrs	r3, r3, #8
10001464:	b29b      	uxth	r3, r3
10001466:	b2da      	uxtb	r2, r3
10001468:	4b06      	ldr	r3, [pc, #24]	; (10001484 <new_data_analog2Back+0x70>)
1000146a:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultD2  & 0xff; //lowbyte
1000146c:	4b08      	ldr	r3, [pc, #32]	; (10001490 <new_data_analog2Back+0x7c>)
1000146e:	881b      	ldrh	r3, [r3, #0]
10001470:	b2da      	uxtb	r2, r3
10001472:	4b04      	ldr	r3, [pc, #16]	; (10001484 <new_data_analog2Back+0x70>)
10001474:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
10001476:	4b03      	ldr	r3, [pc, #12]	; (10001484 <new_data_analog2Back+0x70>)
10001478:	22ff      	movs	r2, #255	; 0xff
1000147a:	729a      	strb	r2, [r3, #10]
 }
1000147c:	46bd      	mov	sp, r7
1000147e:	bd80      	pop	{r7, pc}
10001480:	20000550 	.word	0x20000550
10001484:	20000804 	.word	0x20000804
10001488:	20000836 	.word	0x20000836
1000148c:	200007f6 	.word	0x200007f6
10001490:	20000820 	.word	0x20000820

10001494 <new_data_aktLichtBack>:
 //------------------------------------------------------

 void new_data_aktLichtBack(void) // ausgabe über rxd
 {
10001494:	b580      	push	{r7, lr}
10001496:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001498:	4b19      	ldr	r3, [pc, #100]	; (10001500 <new_data_aktLichtBack+0x6c>)
1000149a:	220b      	movs	r2, #11
1000149c:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
1000149e:	4b19      	ldr	r3, [pc, #100]	; (10001504 <new_data_aktLichtBack+0x70>)
100014a0:	224c      	movs	r2, #76	; 0x4c
100014a2:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100014a4:	4b17      	ldr	r3, [pc, #92]	; (10001504 <new_data_aktLichtBack+0x70>)
100014a6:	2249      	movs	r2, #73	; 0x49
100014a8:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100014aa:	4b16      	ldr	r3, [pc, #88]	; (10001504 <new_data_aktLichtBack+0x70>)
100014ac:	224e      	movs	r2, #78	; 0x4e
100014ae:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100014b0:	4b15      	ldr	r3, [pc, #84]	; (10001508 <new_data_aktLichtBack+0x74>)
100014b2:	781a      	ldrb	r2, [r3, #0]
100014b4:	4b13      	ldr	r3, [pc, #76]	; (10001504 <new_data_aktLichtBack+0x70>)
100014b6:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100014b8:	4b11      	ldr	r3, [pc, #68]	; (10001500 <new_data_aktLichtBack+0x6c>)
100014ba:	781a      	ldrb	r2, [r3, #0]
100014bc:	4b11      	ldr	r3, [pc, #68]	; (10001504 <new_data_aktLichtBack+0x70>)
100014be:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_aktLichtBack;
100014c0:	4b10      	ldr	r3, [pc, #64]	; (10001504 <new_data_aktLichtBack+0x70>)
100014c2:	2266      	movs	r2, #102	; 0x66
100014c4:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimAkt_Ww  / 256; //highbyte
100014c6:	4b11      	ldr	r3, [pc, #68]	; (1000150c <new_data_aktLichtBack+0x78>)
100014c8:	881b      	ldrh	r3, [r3, #0]
100014ca:	0a1b      	lsrs	r3, r3, #8
100014cc:	b29b      	uxth	r3, r3
100014ce:	b2da      	uxtb	r2, r3
100014d0:	4b0c      	ldr	r3, [pc, #48]	; (10001504 <new_data_aktLichtBack+0x70>)
100014d2:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimAkt_Ww  & 0xff; //lowbyte
100014d4:	4b0d      	ldr	r3, [pc, #52]	; (1000150c <new_data_aktLichtBack+0x78>)
100014d6:	881b      	ldrh	r3, [r3, #0]
100014d8:	b2da      	uxtb	r2, r3
100014da:	4b0a      	ldr	r3, [pc, #40]	; (10001504 <new_data_aktLichtBack+0x70>)
100014dc:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimAkt_Cw / 256; //highbyte
100014de:	4b0c      	ldr	r3, [pc, #48]	; (10001510 <new_data_aktLichtBack+0x7c>)
100014e0:	881b      	ldrh	r3, [r3, #0]
100014e2:	0a1b      	lsrs	r3, r3, #8
100014e4:	b29b      	uxth	r3, r3
100014e6:	b2da      	uxtb	r2, r3
100014e8:	4b06      	ldr	r3, [pc, #24]	; (10001504 <new_data_aktLichtBack+0x70>)
100014ea:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimAkt_Cw  & 0xff; //lowbyte
100014ec:	4b08      	ldr	r3, [pc, #32]	; (10001510 <new_data_aktLichtBack+0x7c>)
100014ee:	881b      	ldrh	r3, [r3, #0]
100014f0:	b2da      	uxtb	r2, r3
100014f2:	4b04      	ldr	r3, [pc, #16]	; (10001504 <new_data_aktLichtBack+0x70>)
100014f4:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100014f6:	4b03      	ldr	r3, [pc, #12]	; (10001504 <new_data_aktLichtBack+0x70>)
100014f8:	22ff      	movs	r2, #255	; 0xff
100014fa:	729a      	strb	r2, [r3, #10]
 }
100014fc:	46bd      	mov	sp, r7
100014fe:	bd80      	pop	{r7, pc}
10001500:	20000550 	.word	0x20000550
10001504:	20000804 	.word	0x20000804
10001508:	20000836 	.word	0x20000836
1000150c:	200008ac 	.word	0x200008ac
10001510:	200008c0 	.word	0x200008c0

10001514 <new_data_offLichtBack>:
 //------------------------------------------------------

 void new_data_offLichtBack(void) // ausgabe über rxd
 {
10001514:	b580      	push	{r7, lr}
10001516:	af00      	add	r7, sp, #0
	 transmit_buf_size=13;
10001518:	4b1d      	ldr	r3, [pc, #116]	; (10001590 <new_data_offLichtBack+0x7c>)
1000151a:	220d      	movs	r2, #13
1000151c:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
1000151e:	4b1d      	ldr	r3, [pc, #116]	; (10001594 <new_data_offLichtBack+0x80>)
10001520:	224c      	movs	r2, #76	; 0x4c
10001522:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001524:	4b1b      	ldr	r3, [pc, #108]	; (10001594 <new_data_offLichtBack+0x80>)
10001526:	2249      	movs	r2, #73	; 0x49
10001528:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000152a:	4b1a      	ldr	r3, [pc, #104]	; (10001594 <new_data_offLichtBack+0x80>)
1000152c:	224e      	movs	r2, #78	; 0x4e
1000152e:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001530:	4b19      	ldr	r3, [pc, #100]	; (10001598 <new_data_offLichtBack+0x84>)
10001532:	781a      	ldrb	r2, [r3, #0]
10001534:	4b17      	ldr	r3, [pc, #92]	; (10001594 <new_data_offLichtBack+0x80>)
10001536:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001538:	4b15      	ldr	r3, [pc, #84]	; (10001590 <new_data_offLichtBack+0x7c>)
1000153a:	781a      	ldrb	r2, [r3, #0]
1000153c:	4b15      	ldr	r3, [pc, #84]	; (10001594 <new_data_offLichtBack+0x80>)
1000153e:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_offLichtBack;
10001540:	4b14      	ldr	r3, [pc, #80]	; (10001594 <new_data_offLichtBack+0x80>)
10001542:	2267      	movs	r2, #103	; 0x67
10001544:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimOff_Ww  / 256; //highbyte
10001546:	4b15      	ldr	r3, [pc, #84]	; (1000159c <new_data_offLichtBack+0x88>)
10001548:	881b      	ldrh	r3, [r3, #0]
1000154a:	0a1b      	lsrs	r3, r3, #8
1000154c:	b29b      	uxth	r3, r3
1000154e:	b2da      	uxtb	r2, r3
10001550:	4b10      	ldr	r3, [pc, #64]	; (10001594 <new_data_offLichtBack+0x80>)
10001552:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimOff_Ww  & 0xff; //lowbyte
10001554:	4b11      	ldr	r3, [pc, #68]	; (1000159c <new_data_offLichtBack+0x88>)
10001556:	881b      	ldrh	r3, [r3, #0]
10001558:	b2da      	uxtb	r2, r3
1000155a:	4b0e      	ldr	r3, [pc, #56]	; (10001594 <new_data_offLichtBack+0x80>)
1000155c:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimOff_Cw  / 256; //highbyte
1000155e:	4b10      	ldr	r3, [pc, #64]	; (100015a0 <new_data_offLichtBack+0x8c>)
10001560:	881b      	ldrh	r3, [r3, #0]
10001562:	0a1b      	lsrs	r3, r3, #8
10001564:	b29b      	uxth	r3, r3
10001566:	b2da      	uxtb	r2, r3
10001568:	4b0a      	ldr	r3, [pc, #40]	; (10001594 <new_data_offLichtBack+0x80>)
1000156a:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimOff_Cw  & 0xff; //lowbyte
1000156c:	4b0c      	ldr	r3, [pc, #48]	; (100015a0 <new_data_offLichtBack+0x8c>)
1000156e:	881b      	ldrh	r3, [r3, #0]
10001570:	b2da      	uxtb	r2, r3
10001572:	4b08      	ldr	r3, [pc, #32]	; (10001594 <new_data_offLichtBack+0x80>)
10001574:	725a      	strb	r2, [r3, #9]
 	 new_data[10]= 	RegOnOff ; //
10001576:	4b0b      	ldr	r3, [pc, #44]	; (100015a4 <new_data_offLichtBack+0x90>)
10001578:	781a      	ldrb	r2, [r3, #0]
1000157a:	4b06      	ldr	r3, [pc, #24]	; (10001594 <new_data_offLichtBack+0x80>)
1000157c:	729a      	strb	r2, [r3, #10]
 	 new_data[11]= 	RegOnOff2 ;
1000157e:	4b0a      	ldr	r3, [pc, #40]	; (100015a8 <new_data_offLichtBack+0x94>)
10001580:	781a      	ldrb	r2, [r3, #0]
10001582:	4b04      	ldr	r3, [pc, #16]	; (10001594 <new_data_offLichtBack+0x80>)
10001584:	72da      	strb	r2, [r3, #11]
	 new_data[12]=command_codeEnd;
10001586:	4b03      	ldr	r3, [pc, #12]	; (10001594 <new_data_offLichtBack+0x80>)
10001588:	22ff      	movs	r2, #255	; 0xff
1000158a:	731a      	strb	r2, [r3, #12]
 }
1000158c:	46bd      	mov	sp, r7
1000158e:	bd80      	pop	{r7, pc}
10001590:	20000550 	.word	0x20000550
10001594:	20000804 	.word	0x20000804
10001598:	20000836 	.word	0x20000836
1000159c:	20000900 	.word	0x20000900
100015a0:	20000864 	.word	0x20000864
100015a4:	2000085a 	.word	0x2000085a
100015a8:	20000818 	.word	0x20000818

100015ac <new_data_Bright_Color_Back>:
 //------------------------------------------------------

  void new_data_Bright_Color_Back(void) // ausgabe über rxd
  {
100015ac:	b580      	push	{r7, lr}
100015ae:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
100015b0:	4b19      	ldr	r3, [pc, #100]	; (10001618 <new_data_Bright_Color_Back+0x6c>)
100015b2:	220b      	movs	r2, #11
100015b4:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
100015b6:	4b19      	ldr	r3, [pc, #100]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015b8:	224c      	movs	r2, #76	; 0x4c
100015ba:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
100015bc:	4b17      	ldr	r3, [pc, #92]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015be:	2249      	movs	r2, #73	; 0x49
100015c0:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
100015c2:	4b16      	ldr	r3, [pc, #88]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015c4:	224e      	movs	r2, #78	; 0x4e
100015c6:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
100015c8:	4b15      	ldr	r3, [pc, #84]	; (10001620 <new_data_Bright_Color_Back+0x74>)
100015ca:	781a      	ldrb	r2, [r3, #0]
100015cc:	4b13      	ldr	r3, [pc, #76]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015ce:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100015d0:	4b11      	ldr	r3, [pc, #68]	; (10001618 <new_data_Bright_Color_Back+0x6c>)
100015d2:	781a      	ldrb	r2, [r3, #0]
100015d4:	4b11      	ldr	r3, [pc, #68]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015d6:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Bright_Color_Back;
100015d8:	4b10      	ldr	r3, [pc, #64]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015da:	2268      	movs	r2, #104	; 0x68
100015dc:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	Brightness_Gen  / 256; //highbyte
100015de:	4b11      	ldr	r3, [pc, #68]	; (10001624 <new_data_Bright_Color_Back+0x78>)
100015e0:	881b      	ldrh	r3, [r3, #0]
100015e2:	0a1b      	lsrs	r3, r3, #8
100015e4:	b29b      	uxth	r3, r3
100015e6:	b2da      	uxtb	r2, r3
100015e8:	4b0c      	ldr	r3, [pc, #48]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015ea:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	Brightness_Gen  & 0xff; //lowbyte
100015ec:	4b0d      	ldr	r3, [pc, #52]	; (10001624 <new_data_Bright_Color_Back+0x78>)
100015ee:	881b      	ldrh	r3, [r3, #0]
100015f0:	b2da      	uxtb	r2, r3
100015f2:	4b0a      	ldr	r3, [pc, #40]	; (1000161c <new_data_Bright_Color_Back+0x70>)
100015f4:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	ColorQuot_Gen / 256; //highbyte
100015f6:	4b0c      	ldr	r3, [pc, #48]	; (10001628 <new_data_Bright_Color_Back+0x7c>)
100015f8:	881b      	ldrh	r3, [r3, #0]
100015fa:	0a1b      	lsrs	r3, r3, #8
100015fc:	b29b      	uxth	r3, r3
100015fe:	b2da      	uxtb	r2, r3
10001600:	4b06      	ldr	r3, [pc, #24]	; (1000161c <new_data_Bright_Color_Back+0x70>)
10001602:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	ColorQuot_Gen  & 0xff; //lowbyte
10001604:	4b08      	ldr	r3, [pc, #32]	; (10001628 <new_data_Bright_Color_Back+0x7c>)
10001606:	881b      	ldrh	r3, [r3, #0]
10001608:	b2da      	uxtb	r2, r3
1000160a:	4b04      	ldr	r3, [pc, #16]	; (1000161c <new_data_Bright_Color_Back+0x70>)
1000160c:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
1000160e:	4b03      	ldr	r3, [pc, #12]	; (1000161c <new_data_Bright_Color_Back+0x70>)
10001610:	22ff      	movs	r2, #255	; 0xff
10001612:	729a      	strb	r2, [r3, #10]
  }
10001614:	46bd      	mov	sp, r7
10001616:	bd80      	pop	{r7, pc}
10001618:	20000550 	.word	0x20000550
1000161c:	20000804 	.word	0x20000804
10001620:	20000836 	.word	0x20000836
10001624:	2000054c 	.word	0x2000054c
10001628:	2000054e 	.word	0x2000054e

1000162c <new_data_Quot_Walk_Back>:
  //------------------------------------------------------

  void new_data_Quot_Walk_Back(void) // ausgabe über rxd
  {
1000162c:	b580      	push	{r7, lr}
1000162e:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001630:	4b19      	ldr	r3, [pc, #100]	; (10001698 <new_data_Quot_Walk_Back+0x6c>)
10001632:	220b      	movs	r2, #11
10001634:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
10001636:	4b19      	ldr	r3, [pc, #100]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001638:	224c      	movs	r2, #76	; 0x4c
1000163a:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
1000163c:	4b17      	ldr	r3, [pc, #92]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
1000163e:	2249      	movs	r2, #73	; 0x49
10001640:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001642:	4b16      	ldr	r3, [pc, #88]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001644:	224e      	movs	r2, #78	; 0x4e
10001646:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
10001648:	4b15      	ldr	r3, [pc, #84]	; (100016a0 <new_data_Quot_Walk_Back+0x74>)
1000164a:	781a      	ldrb	r2, [r3, #0]
1000164c:	4b13      	ldr	r3, [pc, #76]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
1000164e:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001650:	4b11      	ldr	r3, [pc, #68]	; (10001698 <new_data_Quot_Walk_Back+0x6c>)
10001652:	781a      	ldrb	r2, [r3, #0]
10001654:	4b11      	ldr	r3, [pc, #68]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001656:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Quot_Walk_Back;
10001658:	4b10      	ldr	r3, [pc, #64]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
1000165a:	2269      	movs	r2, #105	; 0x69
1000165c:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	linearwalk_gen  / 256; //highbyte
1000165e:	4b11      	ldr	r3, [pc, #68]	; (100016a4 <new_data_Quot_Walk_Back+0x78>)
10001660:	881b      	ldrh	r3, [r3, #0]
10001662:	0a1b      	lsrs	r3, r3, #8
10001664:	b29b      	uxth	r3, r3
10001666:	b2da      	uxtb	r2, r3
10001668:	4b0c      	ldr	r3, [pc, #48]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
1000166a:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	linearwalk_gen  & 0xff; //lowbyte
1000166c:	4b0d      	ldr	r3, [pc, #52]	; (100016a4 <new_data_Quot_Walk_Back+0x78>)
1000166e:	881b      	ldrh	r3, [r3, #0]
10001670:	b2da      	uxtb	r2, r3
10001672:	4b0a      	ldr	r3, [pc, #40]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001674:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	Farbe_wwcw_Quot_gen / 256; //highbyte
10001676:	4b0c      	ldr	r3, [pc, #48]	; (100016a8 <new_data_Quot_Walk_Back+0x7c>)
10001678:	881b      	ldrh	r3, [r3, #0]
1000167a:	0a1b      	lsrs	r3, r3, #8
1000167c:	b29b      	uxth	r3, r3
1000167e:	b2da      	uxtb	r2, r3
10001680:	4b06      	ldr	r3, [pc, #24]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001682:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
10001684:	4b08      	ldr	r3, [pc, #32]	; (100016a8 <new_data_Quot_Walk_Back+0x7c>)
10001686:	881b      	ldrh	r3, [r3, #0]
10001688:	b2da      	uxtb	r2, r3
1000168a:	4b04      	ldr	r3, [pc, #16]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
1000168c:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
1000168e:	4b03      	ldr	r3, [pc, #12]	; (1000169c <new_data_Quot_Walk_Back+0x70>)
10001690:	22ff      	movs	r2, #255	; 0xff
10001692:	729a      	strb	r2, [r3, #10]
  }
10001694:	46bd      	mov	sp, r7
10001696:	bd80      	pop	{r7, pc}
10001698:	20000550 	.word	0x20000550
1000169c:	20000804 	.word	0x20000804
100016a0:	20000836 	.word	0x20000836
100016a4:	2000054a 	.word	0x2000054a
100016a8:	200008a0 	.word	0x200008a0

100016ac <new_data_HalloBack>:
 //------------------------------------------

  void new_data_HalloBack(void) // ausgabe über rxd
  {
100016ac:	b580      	push	{r7, lr}
100016ae:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
100016b0:	4b13      	ldr	r3, [pc, #76]	; (10001700 <new_data_HalloBack+0x54>)
100016b2:	220b      	movs	r2, #11
100016b4:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
100016b6:	4b13      	ldr	r3, [pc, #76]	; (10001704 <new_data_HalloBack+0x58>)
100016b8:	224c      	movs	r2, #76	; 0x4c
100016ba:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
100016bc:	4b11      	ldr	r3, [pc, #68]	; (10001704 <new_data_HalloBack+0x58>)
100016be:	2249      	movs	r2, #73	; 0x49
100016c0:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
100016c2:	4b10      	ldr	r3, [pc, #64]	; (10001704 <new_data_HalloBack+0x58>)
100016c4:	224e      	movs	r2, #78	; 0x4e
100016c6:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
100016c8:	4b0f      	ldr	r3, [pc, #60]	; (10001708 <new_data_HalloBack+0x5c>)
100016ca:	781a      	ldrb	r2, [r3, #0]
100016cc:	4b0d      	ldr	r3, [pc, #52]	; (10001704 <new_data_HalloBack+0x58>)
100016ce:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100016d0:	4b0b      	ldr	r3, [pc, #44]	; (10001700 <new_data_HalloBack+0x54>)
100016d2:	781a      	ldrb	r2, [r3, #0]
100016d4:	4b0b      	ldr	r3, [pc, #44]	; (10001704 <new_data_HalloBack+0x58>)
100016d6:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_HalloBack;
100016d8:	4b0a      	ldr	r3, [pc, #40]	; (10001704 <new_data_HalloBack+0x58>)
100016da:	226a      	movs	r2, #106	; 0x6a
100016dc:	715a      	strb	r2, [r3, #5]
 	 new_data[6]='o';
100016de:	4b09      	ldr	r3, [pc, #36]	; (10001704 <new_data_HalloBack+0x58>)
100016e0:	226f      	movs	r2, #111	; 0x6f
100016e2:	719a      	strb	r2, [r3, #6]
 	 new_data[7]='k';
100016e4:	4b07      	ldr	r3, [pc, #28]	; (10001704 <new_data_HalloBack+0x58>)
100016e6:	226b      	movs	r2, #107	; 0x6b
100016e8:	71da      	strb	r2, [r3, #7]
 	 new_data[8]='o';
100016ea:	4b06      	ldr	r3, [pc, #24]	; (10001704 <new_data_HalloBack+0x58>)
100016ec:	226f      	movs	r2, #111	; 0x6f
100016ee:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='k';
100016f0:	4b04      	ldr	r3, [pc, #16]	; (10001704 <new_data_HalloBack+0x58>)
100016f2:	226b      	movs	r2, #107	; 0x6b
100016f4:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
100016f6:	4b03      	ldr	r3, [pc, #12]	; (10001704 <new_data_HalloBack+0x58>)
100016f8:	22ff      	movs	r2, #255	; 0xff
100016fa:	729a      	strb	r2, [r3, #10]
  }
100016fc:	46bd      	mov	sp, r7
100016fe:	bd80      	pop	{r7, pc}
10001700:	20000550 	.word	0x20000550
10001704:	20000804 	.word	0x20000804
10001708:	20000836 	.word	0x20000836

1000170c <new_data_neuNodeIdBack>:
  //------------------------------------------------------
   void new_data_neuNodeIdBack(void) // ausgabe über rxd
   {
1000170c:	b580      	push	{r7, lr}
1000170e:	af00      	add	r7, sp, #0
  	 transmit_buf_size=12;
10001710:	4b1b      	ldr	r3, [pc, #108]	; (10001780 <new_data_neuNodeIdBack+0x74>)
10001712:	220c      	movs	r2, #12
10001714:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001716:	4b1b      	ldr	r3, [pc, #108]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001718:	224c      	movs	r2, #76	; 0x4c
1000171a:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
1000171c:	4b19      	ldr	r3, [pc, #100]	; (10001784 <new_data_neuNodeIdBack+0x78>)
1000171e:	2249      	movs	r2, #73	; 0x49
10001720:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001722:	4b18      	ldr	r3, [pc, #96]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001724:	224e      	movs	r2, #78	; 0x4e
10001726:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001728:	4b17      	ldr	r3, [pc, #92]	; (10001788 <new_data_neuNodeIdBack+0x7c>)
1000172a:	781a      	ldrb	r2, [r3, #0]
1000172c:	4b15      	ldr	r3, [pc, #84]	; (10001784 <new_data_neuNodeIdBack+0x78>)
1000172e:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001730:	4b13      	ldr	r3, [pc, #76]	; (10001780 <new_data_neuNodeIdBack+0x74>)
10001732:	781a      	ldrb	r2, [r3, #0]
10001734:	4b13      	ldr	r3, [pc, #76]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001736:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuNodeIdBack;
10001738:	4b12      	ldr	r3, [pc, #72]	; (10001784 <new_data_neuNodeIdBack+0x78>)
1000173a:	226b      	movs	r2, #107	; 0x6b
1000173c:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_neu; //highbyte
1000173e:	4b13      	ldr	r3, [pc, #76]	; (1000178c <new_data_neuNodeIdBack+0x80>)
10001740:	781a      	ldrb	r2, [r3, #0]
10001742:	4b10      	ldr	r3, [pc, #64]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001744:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  / 0x100; //highbyte
10001746:	4b12      	ldr	r3, [pc, #72]	; (10001790 <new_data_neuNodeIdBack+0x84>)
10001748:	881b      	ldrh	r3, [r3, #0]
1000174a:	0a1b      	lsrs	r3, r3, #8
1000174c:	b29b      	uxth	r3, r3
1000174e:	b2da      	uxtb	r2, r3
10001750:	4b0c      	ldr	r3, [pc, #48]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001752:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  & 0xff; //lowbyte
10001754:	4b0e      	ldr	r3, [pc, #56]	; (10001790 <new_data_neuNodeIdBack+0x84>)
10001756:	881b      	ldrh	r3, [r3, #0]
10001758:	b2da      	uxtb	r2, r3
1000175a:	4b0a      	ldr	r3, [pc, #40]	; (10001784 <new_data_neuNodeIdBack+0x78>)
1000175c:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  / 0x100; //highbyte
1000175e:	4b0d      	ldr	r3, [pc, #52]	; (10001794 <new_data_neuNodeIdBack+0x88>)
10001760:	881b      	ldrh	r3, [r3, #0]
10001762:	0a1b      	lsrs	r3, r3, #8
10001764:	b29b      	uxth	r3, r3
10001766:	b2da      	uxtb	r2, r3
10001768:	4b06      	ldr	r3, [pc, #24]	; (10001784 <new_data_neuNodeIdBack+0x78>)
1000176a:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  & 0xff; //lowbyte
1000176c:	4b09      	ldr	r3, [pc, #36]	; (10001794 <new_data_neuNodeIdBack+0x88>)
1000176e:	881b      	ldrh	r3, [r3, #0]
10001770:	b2da      	uxtb	r2, r3
10001772:	4b04      	ldr	r3, [pc, #16]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001774:	729a      	strb	r2, [r3, #10]
  	 new_data[11]=command_codeEnd;
10001776:	4b03      	ldr	r3, [pc, #12]	; (10001784 <new_data_neuNodeIdBack+0x78>)
10001778:	22ff      	movs	r2, #255	; 0xff
1000177a:	72da      	strb	r2, [r3, #11]
   }
1000177c:	46bd      	mov	sp, r7
1000177e:	bd80      	pop	{r7, pc}
10001780:	20000550 	.word	0x20000550
10001784:	20000804 	.word	0x20000804
10001788:	20000836 	.word	0x20000836
1000178c:	200007ca 	.word	0x200007ca
10001790:	20000830 	.word	0x20000830
10001794:	200008a8 	.word	0x200008a8

10001798 <new_data_neuSerNrBack>:
   //------------------------------------------------------

   void new_data_neuSerNrBack(void) // ausgabe über rxd
   {
10001798:	b580      	push	{r7, lr}
1000179a:	af00      	add	r7, sp, #0
  	 transmit_buf_size=15;
1000179c:	4b25      	ldr	r3, [pc, #148]	; (10001834 <new_data_neuSerNrBack+0x9c>)
1000179e:	220f      	movs	r2, #15
100017a0:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100017a2:	4b25      	ldr	r3, [pc, #148]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017a4:	224c      	movs	r2, #76	; 0x4c
100017a6:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100017a8:	4b23      	ldr	r3, [pc, #140]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017aa:	2249      	movs	r2, #73	; 0x49
100017ac:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100017ae:	4b22      	ldr	r3, [pc, #136]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017b0:	224e      	movs	r2, #78	; 0x4e
100017b2:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100017b4:	4b21      	ldr	r3, [pc, #132]	; (1000183c <new_data_neuSerNrBack+0xa4>)
100017b6:	781a      	ldrb	r2, [r3, #0]
100017b8:	4b1f      	ldr	r3, [pc, #124]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017ba:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100017bc:	4b1d      	ldr	r3, [pc, #116]	; (10001834 <new_data_neuSerNrBack+0x9c>)
100017be:	781a      	ldrb	r2, [r3, #0]
100017c0:	4b1d      	ldr	r3, [pc, #116]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017c2:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuSerNrBack;
100017c4:	4b1c      	ldr	r3, [pc, #112]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017c6:	226c      	movs	r2, #108	; 0x6c
100017c8:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	neu_Ser_NrH  / 0x100; //highbyte
100017ca:	4b1d      	ldr	r3, [pc, #116]	; (10001840 <new_data_neuSerNrBack+0xa8>)
100017cc:	881b      	ldrh	r3, [r3, #0]
100017ce:	0a1b      	lsrs	r3, r3, #8
100017d0:	b29b      	uxth	r3, r3
100017d2:	b2da      	uxtb	r2, r3
100017d4:	4b18      	ldr	r3, [pc, #96]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017d6:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	neu_Ser_NrH  & 0xff; //highbyte
100017d8:	4b19      	ldr	r3, [pc, #100]	; (10001840 <new_data_neuSerNrBack+0xa8>)
100017da:	881b      	ldrh	r3, [r3, #0]
100017dc:	b2da      	uxtb	r2, r3
100017de:	4b16      	ldr	r3, [pc, #88]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017e0:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	neu_Ser_NrL  / 0x100; //highbyte
100017e2:	4b18      	ldr	r3, [pc, #96]	; (10001844 <new_data_neuSerNrBack+0xac>)
100017e4:	881b      	ldrh	r3, [r3, #0]
100017e6:	0a1b      	lsrs	r3, r3, #8
100017e8:	b29b      	uxth	r3, r3
100017ea:	b2da      	uxtb	r2, r3
100017ec:	4b12      	ldr	r3, [pc, #72]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017ee:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	neu_Ser_NrL  & 0xff; //lowbyte
100017f0:	4b14      	ldr	r3, [pc, #80]	; (10001844 <new_data_neuSerNrBack+0xac>)
100017f2:	881b      	ldrh	r3, [r3, #0]
100017f4:	b2da      	uxtb	r2, r3
100017f6:	4b10      	ldr	r3, [pc, #64]	; (10001838 <new_data_neuSerNrBack+0xa0>)
100017f8:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrH  / 0x100; //highbyte
100017fa:	4b13      	ldr	r3, [pc, #76]	; (10001848 <new_data_neuSerNrBack+0xb0>)
100017fc:	881b      	ldrh	r3, [r3, #0]
100017fe:	0a1b      	lsrs	r3, r3, #8
10001800:	b29b      	uxth	r3, r3
10001802:	b2da      	uxtb	r2, r3
10001804:	4b0c      	ldr	r3, [pc, #48]	; (10001838 <new_data_neuSerNrBack+0xa0>)
10001806:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrH  & 0xff; //highbyte
10001808:	4b0f      	ldr	r3, [pc, #60]	; (10001848 <new_data_neuSerNrBack+0xb0>)
1000180a:	881b      	ldrh	r3, [r3, #0]
1000180c:	b2da      	uxtb	r2, r3
1000180e:	4b0a      	ldr	r3, [pc, #40]	; (10001838 <new_data_neuSerNrBack+0xa0>)
10001810:	72da      	strb	r2, [r3, #11]
   	 new_data[12]= 	Ser_NrL  / 0x100; //highbyte
10001812:	4b0e      	ldr	r3, [pc, #56]	; (1000184c <new_data_neuSerNrBack+0xb4>)
10001814:	881b      	ldrh	r3, [r3, #0]
10001816:	0a1b      	lsrs	r3, r3, #8
10001818:	b29b      	uxth	r3, r3
1000181a:	b2da      	uxtb	r2, r3
1000181c:	4b06      	ldr	r3, [pc, #24]	; (10001838 <new_data_neuSerNrBack+0xa0>)
1000181e:	731a      	strb	r2, [r3, #12]
   	 new_data[13]= 	Ser_NrL  & 0xff; //lowbyte
10001820:	4b0a      	ldr	r3, [pc, #40]	; (1000184c <new_data_neuSerNrBack+0xb4>)
10001822:	881b      	ldrh	r3, [r3, #0]
10001824:	b2da      	uxtb	r2, r3
10001826:	4b04      	ldr	r3, [pc, #16]	; (10001838 <new_data_neuSerNrBack+0xa0>)
10001828:	735a      	strb	r2, [r3, #13]
  	 new_data[14]=command_codeEnd;
1000182a:	4b03      	ldr	r3, [pc, #12]	; (10001838 <new_data_neuSerNrBack+0xa0>)
1000182c:	22ff      	movs	r2, #255	; 0xff
1000182e:	739a      	strb	r2, [r3, #14]
   }
10001830:	46bd      	mov	sp, r7
10001832:	bd80      	pop	{r7, pc}
10001834:	20000550 	.word	0x20000550
10001838:	20000804 	.word	0x20000804
1000183c:	20000836 	.word	0x20000836
10001840:	20000816 	.word	0x20000816
10001844:	20000904 	.word	0x20000904
10001848:	20000830 	.word	0x20000830
1000184c:	200008a8 	.word	0x200008a8

10001850 <new_data_NodeIdBack>:
   //------------------------------------------------------

   void new_data_NodeIdBack(void) // ausgabe über rxd
   {
10001850:	b580      	push	{r7, lr}
10001852:	af00      	add	r7, sp, #0
  	 transmit_buf_size=13;
10001854:	4b1d      	ldr	r3, [pc, #116]	; (100018cc <new_data_NodeIdBack+0x7c>)
10001856:	220d      	movs	r2, #13
10001858:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
1000185a:	4b1d      	ldr	r3, [pc, #116]	; (100018d0 <new_data_NodeIdBack+0x80>)
1000185c:	224c      	movs	r2, #76	; 0x4c
1000185e:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001860:	4b1b      	ldr	r3, [pc, #108]	; (100018d0 <new_data_NodeIdBack+0x80>)
10001862:	2249      	movs	r2, #73	; 0x49
10001864:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001866:	4b1a      	ldr	r3, [pc, #104]	; (100018d0 <new_data_NodeIdBack+0x80>)
10001868:	224e      	movs	r2, #78	; 0x4e
1000186a:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
1000186c:	4b19      	ldr	r3, [pc, #100]	; (100018d4 <new_data_NodeIdBack+0x84>)
1000186e:	781a      	ldrb	r2, [r3, #0]
10001870:	4b17      	ldr	r3, [pc, #92]	; (100018d0 <new_data_NodeIdBack+0x80>)
10001872:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001874:	4b15      	ldr	r3, [pc, #84]	; (100018cc <new_data_NodeIdBack+0x7c>)
10001876:	781a      	ldrb	r2, [r3, #0]
10001878:	4b15      	ldr	r3, [pc, #84]	; (100018d0 <new_data_NodeIdBack+0x80>)
1000187a:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_NodeIdBack;
1000187c:	4b14      	ldr	r3, [pc, #80]	; (100018d0 <new_data_NodeIdBack+0x80>)
1000187e:	226d      	movs	r2, #109	; 0x6d
10001880:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_alt ; // alte node_id_eeprom
10001882:	4b15      	ldr	r3, [pc, #84]	; (100018d8 <new_data_NodeIdBack+0x88>)
10001884:	781a      	ldrb	r2, [r3, #0]
10001886:	4b12      	ldr	r3, [pc, #72]	; (100018d0 <new_data_NodeIdBack+0x80>)
10001888:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	node_id; // node_id_eeprom
1000188a:	4b12      	ldr	r3, [pc, #72]	; (100018d4 <new_data_NodeIdBack+0x84>)
1000188c:	781a      	ldrb	r2, [r3, #0]
1000188e:	4b10      	ldr	r3, [pc, #64]	; (100018d0 <new_data_NodeIdBack+0x80>)
10001890:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  / 0x100; //highbyte
10001892:	4b12      	ldr	r3, [pc, #72]	; (100018dc <new_data_NodeIdBack+0x8c>)
10001894:	881b      	ldrh	r3, [r3, #0]
10001896:	0a1b      	lsrs	r3, r3, #8
10001898:	b29b      	uxth	r3, r3
1000189a:	b2da      	uxtb	r2, r3
1000189c:	4b0c      	ldr	r3, [pc, #48]	; (100018d0 <new_data_NodeIdBack+0x80>)
1000189e:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrH  & 0xff; //highbyte
100018a0:	4b0e      	ldr	r3, [pc, #56]	; (100018dc <new_data_NodeIdBack+0x8c>)
100018a2:	881b      	ldrh	r3, [r3, #0]
100018a4:	b2da      	uxtb	r2, r3
100018a6:	4b0a      	ldr	r3, [pc, #40]	; (100018d0 <new_data_NodeIdBack+0x80>)
100018a8:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  / 0x100; //highbyte
100018aa:	4b0d      	ldr	r3, [pc, #52]	; (100018e0 <new_data_NodeIdBack+0x90>)
100018ac:	881b      	ldrh	r3, [r3, #0]
100018ae:	0a1b      	lsrs	r3, r3, #8
100018b0:	b29b      	uxth	r3, r3
100018b2:	b2da      	uxtb	r2, r3
100018b4:	4b06      	ldr	r3, [pc, #24]	; (100018d0 <new_data_NodeIdBack+0x80>)
100018b6:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrL  & 0xff; //lowbyte
100018b8:	4b09      	ldr	r3, [pc, #36]	; (100018e0 <new_data_NodeIdBack+0x90>)
100018ba:	881b      	ldrh	r3, [r3, #0]
100018bc:	b2da      	uxtb	r2, r3
100018be:	4b04      	ldr	r3, [pc, #16]	; (100018d0 <new_data_NodeIdBack+0x80>)
100018c0:	72da      	strb	r2, [r3, #11]
  	 new_data[12]=command_codeEnd;
100018c2:	4b03      	ldr	r3, [pc, #12]	; (100018d0 <new_data_NodeIdBack+0x80>)
100018c4:	22ff      	movs	r2, #255	; 0xff
100018c6:	731a      	strb	r2, [r3, #12]
   }
100018c8:	46bd      	mov	sp, r7
100018ca:	bd80      	pop	{r7, pc}
100018cc:	20000550 	.word	0x20000550
100018d0:	20000804 	.word	0x20000804
100018d4:	20000836 	.word	0x20000836
100018d8:	20000844 	.word	0x20000844
100018dc:	20000830 	.word	0x20000830
100018e0:	200008a8 	.word	0x200008a8

100018e4 <new_data_SerNrBack>:

   //------------------------------------------------------

   void new_data_SerNrBack(void) // ausgabe über rxd
   {
100018e4:	b580      	push	{r7, lr}
100018e6:	af00      	add	r7, sp, #0
  	 transmit_buf_size=11;
100018e8:	4b19      	ldr	r3, [pc, #100]	; (10001950 <new_data_SerNrBack+0x6c>)
100018ea:	220b      	movs	r2, #11
100018ec:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100018ee:	4b19      	ldr	r3, [pc, #100]	; (10001954 <new_data_SerNrBack+0x70>)
100018f0:	224c      	movs	r2, #76	; 0x4c
100018f2:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100018f4:	4b17      	ldr	r3, [pc, #92]	; (10001954 <new_data_SerNrBack+0x70>)
100018f6:	2249      	movs	r2, #73	; 0x49
100018f8:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100018fa:	4b16      	ldr	r3, [pc, #88]	; (10001954 <new_data_SerNrBack+0x70>)
100018fc:	224e      	movs	r2, #78	; 0x4e
100018fe:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001900:	4b15      	ldr	r3, [pc, #84]	; (10001958 <new_data_SerNrBack+0x74>)
10001902:	781a      	ldrb	r2, [r3, #0]
10001904:	4b13      	ldr	r3, [pc, #76]	; (10001954 <new_data_SerNrBack+0x70>)
10001906:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001908:	4b11      	ldr	r3, [pc, #68]	; (10001950 <new_data_SerNrBack+0x6c>)
1000190a:	781a      	ldrb	r2, [r3, #0]
1000190c:	4b11      	ldr	r3, [pc, #68]	; (10001954 <new_data_SerNrBack+0x70>)
1000190e:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_SerNrBack;
10001910:	4b10      	ldr	r3, [pc, #64]	; (10001954 <new_data_SerNrBack+0x70>)
10001912:	226e      	movs	r2, #110	; 0x6e
10001914:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
10001916:	4b11      	ldr	r3, [pc, #68]	; (1000195c <new_data_SerNrBack+0x78>)
10001918:	881b      	ldrh	r3, [r3, #0]
1000191a:	0a1b      	lsrs	r3, r3, #8
1000191c:	b29b      	uxth	r3, r3
1000191e:	b2da      	uxtb	r2, r3
10001920:	4b0c      	ldr	r3, [pc, #48]	; (10001954 <new_data_SerNrBack+0x70>)
10001922:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  & 0xff; //lowbyte
10001924:	4b0d      	ldr	r3, [pc, #52]	; (1000195c <new_data_SerNrBack+0x78>)
10001926:	881b      	ldrh	r3, [r3, #0]
10001928:	b2da      	uxtb	r2, r3
1000192a:	4b0a      	ldr	r3, [pc, #40]	; (10001954 <new_data_SerNrBack+0x70>)
1000192c:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
1000192e:	4b0c      	ldr	r3, [pc, #48]	; (10001960 <new_data_SerNrBack+0x7c>)
10001930:	881b      	ldrh	r3, [r3, #0]
10001932:	0a1b      	lsrs	r3, r3, #8
10001934:	b29b      	uxth	r3, r3
10001936:	b2da      	uxtb	r2, r3
10001938:	4b06      	ldr	r3, [pc, #24]	; (10001954 <new_data_SerNrBack+0x70>)
1000193a:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
1000193c:	4b08      	ldr	r3, [pc, #32]	; (10001960 <new_data_SerNrBack+0x7c>)
1000193e:	881b      	ldrh	r3, [r3, #0]
10001940:	b2da      	uxtb	r2, r3
10001942:	4b04      	ldr	r3, [pc, #16]	; (10001954 <new_data_SerNrBack+0x70>)
10001944:	725a      	strb	r2, [r3, #9]
  	 new_data[10]=command_codeEnd;
10001946:	4b03      	ldr	r3, [pc, #12]	; (10001954 <new_data_SerNrBack+0x70>)
10001948:	22ff      	movs	r2, #255	; 0xff
1000194a:	729a      	strb	r2, [r3, #10]
   }
1000194c:	46bd      	mov	sp, r7
1000194e:	bd80      	pop	{r7, pc}
10001950:	20000550 	.word	0x20000550
10001954:	20000804 	.word	0x20000804
10001958:	20000836 	.word	0x20000836
1000195c:	20000830 	.word	0x20000830
10001960:	200008a8 	.word	0x200008a8

10001964 <new_data_readbuff2Back>:
   //-------------------------------------
   void new_data_readbuff2Back(void) // ausgabe über rxd
   {
10001964:	b580      	push	{r7, lr}
10001966:	af00      	add	r7, sp, #0
  	 transmit_buf_size=24;
10001968:	4b2f      	ldr	r3, [pc, #188]	; (10001a28 <new_data_readbuff2Back+0xc4>)
1000196a:	2218      	movs	r2, #24
1000196c:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
1000196e:	4b2f      	ldr	r3, [pc, #188]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001970:	224c      	movs	r2, #76	; 0x4c
10001972:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001974:	4b2d      	ldr	r3, [pc, #180]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001976:	2249      	movs	r2, #73	; 0x49
10001978:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
1000197a:	4b2c      	ldr	r3, [pc, #176]	; (10001a2c <new_data_readbuff2Back+0xc8>)
1000197c:	224e      	movs	r2, #78	; 0x4e
1000197e:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001980:	4b2b      	ldr	r3, [pc, #172]	; (10001a30 <new_data_readbuff2Back+0xcc>)
10001982:	781a      	ldrb	r2, [r3, #0]
10001984:	4b29      	ldr	r3, [pc, #164]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001986:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001988:	4b27      	ldr	r3, [pc, #156]	; (10001a28 <new_data_readbuff2Back+0xc4>)
1000198a:	781a      	ldrb	r2, [r3, #0]
1000198c:	4b27      	ldr	r3, [pc, #156]	; (10001a2c <new_data_readbuff2Back+0xc8>)
1000198e:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_readbuff2Back;
10001990:	4b26      	ldr	r3, [pc, #152]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001992:	2270      	movs	r2, #112	; 0x70
10001994:	715a      	strb	r2, [r3, #5]
  	 new_data[6]=0; // buffertyp
10001996:	4b25      	ldr	r3, [pc, #148]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001998:	2200      	movs	r2, #0
1000199a:	719a      	strb	r2, [r3, #6]
								 new_data[7]=ReadBuffer2[0];
1000199c:	4b25      	ldr	r3, [pc, #148]	; (10001a34 <new_data_readbuff2Back+0xd0>)
1000199e:	781a      	ldrb	r2, [r3, #0]
100019a0:	4b22      	ldr	r3, [pc, #136]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019a2:	71da      	strb	r2, [r3, #7]
								 new_data[8]=ReadBuffer2[1];
100019a4:	4b23      	ldr	r3, [pc, #140]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019a6:	785a      	ldrb	r2, [r3, #1]
100019a8:	4b20      	ldr	r3, [pc, #128]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019aa:	721a      	strb	r2, [r3, #8]
								 new_data[9]=ReadBuffer2[2];
100019ac:	4b21      	ldr	r3, [pc, #132]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019ae:	789a      	ldrb	r2, [r3, #2]
100019b0:	4b1e      	ldr	r3, [pc, #120]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019b2:	725a      	strb	r2, [r3, #9]
								 new_data[10]=ReadBuffer2[3];
100019b4:	4b1f      	ldr	r3, [pc, #124]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019b6:	78da      	ldrb	r2, [r3, #3]
100019b8:	4b1c      	ldr	r3, [pc, #112]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019ba:	729a      	strb	r2, [r3, #10]
								 new_data[11]=ReadBuffer2[4];
100019bc:	4b1d      	ldr	r3, [pc, #116]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019be:	791a      	ldrb	r2, [r3, #4]
100019c0:	4b1a      	ldr	r3, [pc, #104]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019c2:	72da      	strb	r2, [r3, #11]
								 new_data[12]=ReadBuffer2[5];
100019c4:	4b1b      	ldr	r3, [pc, #108]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019c6:	795a      	ldrb	r2, [r3, #5]
100019c8:	4b18      	ldr	r3, [pc, #96]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019ca:	731a      	strb	r2, [r3, #12]
								 new_data[13]=ReadBuffer2[6];
100019cc:	4b19      	ldr	r3, [pc, #100]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019ce:	799a      	ldrb	r2, [r3, #6]
100019d0:	4b16      	ldr	r3, [pc, #88]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019d2:	735a      	strb	r2, [r3, #13]
								 new_data[14]=ReadBuffer2[7];
100019d4:	4b17      	ldr	r3, [pc, #92]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019d6:	79da      	ldrb	r2, [r3, #7]
100019d8:	4b14      	ldr	r3, [pc, #80]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019da:	739a      	strb	r2, [r3, #14]
								 new_data[15]=ReadBuffer2[8];
100019dc:	4b15      	ldr	r3, [pc, #84]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019de:	7a1a      	ldrb	r2, [r3, #8]
100019e0:	4b12      	ldr	r3, [pc, #72]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019e2:	73da      	strb	r2, [r3, #15]
								 new_data[16]=ReadBuffer2[9];
100019e4:	4b13      	ldr	r3, [pc, #76]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019e6:	7a5a      	ldrb	r2, [r3, #9]
100019e8:	4b10      	ldr	r3, [pc, #64]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019ea:	741a      	strb	r2, [r3, #16]
								 new_data[17]=ReadBuffer2[10];
100019ec:	4b11      	ldr	r3, [pc, #68]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019ee:	7a9a      	ldrb	r2, [r3, #10]
100019f0:	4b0e      	ldr	r3, [pc, #56]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019f2:	745a      	strb	r2, [r3, #17]
								 new_data[18]=ReadBuffer2[11];
100019f4:	4b0f      	ldr	r3, [pc, #60]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019f6:	7ada      	ldrb	r2, [r3, #11]
100019f8:	4b0c      	ldr	r3, [pc, #48]	; (10001a2c <new_data_readbuff2Back+0xc8>)
100019fa:	749a      	strb	r2, [r3, #18]
								 new_data[19]=ReadBuffer2[12];
100019fc:	4b0d      	ldr	r3, [pc, #52]	; (10001a34 <new_data_readbuff2Back+0xd0>)
100019fe:	7b1a      	ldrb	r2, [r3, #12]
10001a00:	4b0a      	ldr	r3, [pc, #40]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001a02:	74da      	strb	r2, [r3, #19]
								 new_data[20]=ReadBuffer2[13];
10001a04:	4b0b      	ldr	r3, [pc, #44]	; (10001a34 <new_data_readbuff2Back+0xd0>)
10001a06:	7b5a      	ldrb	r2, [r3, #13]
10001a08:	4b08      	ldr	r3, [pc, #32]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001a0a:	751a      	strb	r2, [r3, #20]
								 new_data[21]=ReadBuffer2[14];
10001a0c:	4b09      	ldr	r3, [pc, #36]	; (10001a34 <new_data_readbuff2Back+0xd0>)
10001a0e:	7b9a      	ldrb	r2, [r3, #14]
10001a10:	4b06      	ldr	r3, [pc, #24]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001a12:	755a      	strb	r2, [r3, #21]
								 new_data[22]=ReadBuffer2[15];
10001a14:	4b07      	ldr	r3, [pc, #28]	; (10001a34 <new_data_readbuff2Back+0xd0>)
10001a16:	7bda      	ldrb	r2, [r3, #15]
10001a18:	4b04      	ldr	r3, [pc, #16]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001a1a:	759a      	strb	r2, [r3, #22]

  	 new_data[23]=command_codeEnd;
10001a1c:	4b03      	ldr	r3, [pc, #12]	; (10001a2c <new_data_readbuff2Back+0xc8>)
10001a1e:	22ff      	movs	r2, #255	; 0xff
10001a20:	75da      	strb	r2, [r3, #23]
   }
10001a22:	46bd      	mov	sp, r7
10001a24:	bd80      	pop	{r7, pc}
10001a26:	46c0      	nop			; (mov r8, r8)
10001a28:	20000550 	.word	0x20000550
10001a2c:	20000804 	.word	0x20000804
10001a30:	20000836 	.word	0x20000836
10001a34:	20000848 	.word	0x20000848

10001a38 <clearEpromBuffer>:
 //------------------------------------------------------

// Eprom speichern###############################################################
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {
10001a38:	b580      	push	{r7, lr}
10001a3a:	af00      	add	r7, sp, #0

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a3c:	4b1e      	ldr	r3, [pc, #120]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a3e:	2200      	movs	r2, #0
10001a40:	701a      	strb	r2, [r3, #0]
10001a42:	e00b      	b.n	10001a5c <clearEpromBuffer+0x24>
	{  ReadBuffer1[Index] = 0; }
10001a44:	4b1c      	ldr	r3, [pc, #112]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a46:	781b      	ldrb	r3, [r3, #0]
10001a48:	1c1a      	adds	r2, r3, #0
10001a4a:	4b1c      	ldr	r3, [pc, #112]	; (10001abc <clearEpromBuffer+0x84>)
10001a4c:	2100      	movs	r1, #0
10001a4e:	5499      	strb	r1, [r3, r2]
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a50:	4b19      	ldr	r3, [pc, #100]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a52:	781b      	ldrb	r3, [r3, #0]
10001a54:	3301      	adds	r3, #1
10001a56:	b2da      	uxtb	r2, r3
10001a58:	4b17      	ldr	r3, [pc, #92]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a5a:	701a      	strb	r2, [r3, #0]
10001a5c:	4b16      	ldr	r3, [pc, #88]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a5e:	781b      	ldrb	r3, [r3, #0]
10001a60:	2b0f      	cmp	r3, #15
10001a62:	d9ef      	bls.n	10001a44 <clearEpromBuffer+0xc>
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a64:	4b14      	ldr	r3, [pc, #80]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a66:	2200      	movs	r2, #0
10001a68:	701a      	strb	r2, [r3, #0]
10001a6a:	e00b      	b.n	10001a84 <clearEpromBuffer+0x4c>
	{  ReadBuffer2[Index] = 0; }
10001a6c:	4b12      	ldr	r3, [pc, #72]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a6e:	781b      	ldrb	r3, [r3, #0]
10001a70:	1c1a      	adds	r2, r3, #0
10001a72:	4b13      	ldr	r3, [pc, #76]	; (10001ac0 <clearEpromBuffer+0x88>)
10001a74:	2100      	movs	r1, #0
10001a76:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a78:	4b0f      	ldr	r3, [pc, #60]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a7a:	781b      	ldrb	r3, [r3, #0]
10001a7c:	3301      	adds	r3, #1
10001a7e:	b2da      	uxtb	r2, r3
10001a80:	4b0d      	ldr	r3, [pc, #52]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a82:	701a      	strb	r2, [r3, #0]
10001a84:	4b0c      	ldr	r3, [pc, #48]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a86:	781b      	ldrb	r3, [r3, #0]
10001a88:	2b0f      	cmp	r3, #15
10001a8a:	d9ef      	bls.n	10001a6c <clearEpromBuffer+0x34>
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001a8c:	4b0a      	ldr	r3, [pc, #40]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a8e:	2200      	movs	r2, #0
10001a90:	701a      	strb	r2, [r3, #0]
10001a92:	e00b      	b.n	10001aac <clearEpromBuffer+0x74>
	{  ReadBuffer3[Index] = 0; }
10001a94:	4b08      	ldr	r3, [pc, #32]	; (10001ab8 <clearEpromBuffer+0x80>)
10001a96:	781b      	ldrb	r3, [r3, #0]
10001a98:	1c1a      	adds	r2, r3, #0
10001a9a:	4b0a      	ldr	r3, [pc, #40]	; (10001ac4 <clearEpromBuffer+0x8c>)
10001a9c:	2100      	movs	r1, #0
10001a9e:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001aa0:	4b05      	ldr	r3, [pc, #20]	; (10001ab8 <clearEpromBuffer+0x80>)
10001aa2:	781b      	ldrb	r3, [r3, #0]
10001aa4:	3301      	adds	r3, #1
10001aa6:	b2da      	uxtb	r2, r3
10001aa8:	4b03      	ldr	r3, [pc, #12]	; (10001ab8 <clearEpromBuffer+0x80>)
10001aaa:	701a      	strb	r2, [r3, #0]
10001aac:	4b02      	ldr	r3, [pc, #8]	; (10001ab8 <clearEpromBuffer+0x80>)
10001aae:	781b      	ldrb	r3, [r3, #0]
10001ab0:	2b1f      	cmp	r3, #31
10001ab2:	d9ef      	bls.n	10001a94 <clearEpromBuffer+0x5c>
	{  ReadBuffer3[Index] = 0; }
 }
10001ab4:	46bd      	mov	sp, r7
10001ab6:	bd80      	pop	{r7, pc}
10001ab8:	200007ee 	.word	0x200007ee
10001abc:	20000890 	.word	0x20000890
10001ac0:	20000848 	.word	0x20000848
10001ac4:	200007cc 	.word	0x200007cc

10001ac8 <readSerNrEEprom>:
   return (EEprom_status+0x10*oper_status);
 }
 //------------------------------------------------

 int readSerNrEEprom(void)
 {
10001ac8:	b580      	push	{r7, lr}
10001aca:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001acc:	f003 fcb0 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001ad0:	1c03      	adds	r3, r0, #0
10001ad2:	1c1a      	adds	r2, r3, #0
10001ad4:	4b0d      	ldr	r3, [pc, #52]	; (10001b0c <readSerNrEEprom+0x44>)
10001ad6:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001ad8:	4b0c      	ldr	r3, [pc, #48]	; (10001b0c <readSerNrEEprom+0x44>)
10001ada:	781b      	ldrb	r3, [r3, #0]
10001adc:	2b03      	cmp	r3, #3
10001ade:	d10a      	bne.n	10001af6 <readSerNrEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(serial_first_data,0U,ReadBuffer1,16U);
10001ae0:	4b0b      	ldr	r3, [pc, #44]	; (10001b10 <readSerNrEEprom+0x48>)
10001ae2:	2001      	movs	r0, #1
10001ae4:	2100      	movs	r1, #0
10001ae6:	1c1a      	adds	r2, r3, #0
10001ae8:	2310      	movs	r3, #16
10001aea:	f003 fc31 	bl	10005350 <E_EEPROM_XMC1_Read>
10001aee:	1c03      	adds	r3, r0, #0
10001af0:	1c1a      	adds	r2, r3, #0
10001af2:	4b08      	ldr	r3, [pc, #32]	; (10001b14 <readSerNrEEprom+0x4c>)
10001af4:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);
10001af6:	4b05      	ldr	r3, [pc, #20]	; (10001b0c <readSerNrEEprom+0x44>)
10001af8:	781b      	ldrb	r3, [r3, #0]
10001afa:	1c1a      	adds	r2, r3, #0
10001afc:	4b05      	ldr	r3, [pc, #20]	; (10001b14 <readSerNrEEprom+0x4c>)
10001afe:	781b      	ldrb	r3, [r3, #0]
10001b00:	011b      	lsls	r3, r3, #4
10001b02:	18d3      	adds	r3, r2, r3
 }
10001b04:	1c18      	adds	r0, r3, #0
10001b06:	46bd      	mov	sp, r7
10001b08:	bd80      	pop	{r7, pc}
10001b0a:	46c0      	nop			; (mov r8, r8)
10001b0c:	20000863 	.word	0x20000863
10001b10:	20000890 	.word	0x20000890
10001b14:	200008fc 	.word	0x200008fc

10001b18 <readNodeIdEEprom>:
 //------------------------------------------------

 int readNodeIdEEprom(void)
 {
10001b18:	b580      	push	{r7, lr}
10001b1a:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b1c:	f003 fc88 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001b20:	1c03      	adds	r3, r0, #0
10001b22:	1c1a      	adds	r2, r3, #0
10001b24:	4b0d      	ldr	r3, [pc, #52]	; (10001b5c <readNodeIdEEprom+0x44>)
10001b26:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b28:	4b0c      	ldr	r3, [pc, #48]	; (10001b5c <readNodeIdEEprom+0x44>)
10001b2a:	781b      	ldrb	r3, [r3, #0]
10001b2c:	2b03      	cmp	r3, #3
10001b2e:	d10a      	bne.n	10001b46 <readNodeIdEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(node_data,0U,ReadBuffer2,16U);
10001b30:	4b0b      	ldr	r3, [pc, #44]	; (10001b60 <readNodeIdEEprom+0x48>)
10001b32:	2002      	movs	r0, #2
10001b34:	2100      	movs	r1, #0
10001b36:	1c1a      	adds	r2, r3, #0
10001b38:	2310      	movs	r3, #16
10001b3a:	f003 fc09 	bl	10005350 <E_EEPROM_XMC1_Read>
10001b3e:	1c03      	adds	r3, r0, #0
10001b40:	1c1a      	adds	r2, r3, #0
10001b42:	4b08      	ldr	r3, [pc, #32]	; (10001b64 <readNodeIdEEprom+0x4c>)
10001b44:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b46:	4b05      	ldr	r3, [pc, #20]	; (10001b5c <readNodeIdEEprom+0x44>)
10001b48:	781b      	ldrb	r3, [r3, #0]
10001b4a:	1c1a      	adds	r2, r3, #0
10001b4c:	4b05      	ldr	r3, [pc, #20]	; (10001b64 <readNodeIdEEprom+0x4c>)
10001b4e:	781b      	ldrb	r3, [r3, #0]
10001b50:	011b      	lsls	r3, r3, #4
10001b52:	18d3      	adds	r3, r2, r3
 }
10001b54:	1c18      	adds	r0, r3, #0
10001b56:	46bd      	mov	sp, r7
10001b58:	bd80      	pop	{r7, pc}
10001b5a:	46c0      	nop			; (mov r8, r8)
10001b5c:	20000863 	.word	0x20000863
10001b60:	20000848 	.word	0x20000848
10001b64:	200008fc 	.word	0x200008fc

10001b68 <read_akt_light_EEprom>:

 //------------------------------------------------

 int read_akt_light_EEprom(void)
 {
10001b68:	b580      	push	{r7, lr}
10001b6a:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b6c:	f003 fc60 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001b70:	1c03      	adds	r3, r0, #0
10001b72:	1c1a      	adds	r2, r3, #0
10001b74:	4b0d      	ldr	r3, [pc, #52]	; (10001bac <read_akt_light_EEprom+0x44>)
10001b76:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b78:	4b0c      	ldr	r3, [pc, #48]	; (10001bac <read_akt_light_EEprom+0x44>)
10001b7a:	781b      	ldrb	r3, [r3, #0]
10001b7c:	2b03      	cmp	r3, #3
10001b7e:	d10a      	bne.n	10001b96 <read_akt_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(akt_light_data,0U,ReadBuffer2,16U);
10001b80:	4b0b      	ldr	r3, [pc, #44]	; (10001bb0 <read_akt_light_EEprom+0x48>)
10001b82:	2004      	movs	r0, #4
10001b84:	2100      	movs	r1, #0
10001b86:	1c1a      	adds	r2, r3, #0
10001b88:	2310      	movs	r3, #16
10001b8a:	f003 fbe1 	bl	10005350 <E_EEPROM_XMC1_Read>
10001b8e:	1c03      	adds	r3, r0, #0
10001b90:	1c1a      	adds	r2, r3, #0
10001b92:	4b08      	ldr	r3, [pc, #32]	; (10001bb4 <read_akt_light_EEprom+0x4c>)
10001b94:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b96:	4b05      	ldr	r3, [pc, #20]	; (10001bac <read_akt_light_EEprom+0x44>)
10001b98:	781b      	ldrb	r3, [r3, #0]
10001b9a:	1c1a      	adds	r2, r3, #0
10001b9c:	4b05      	ldr	r3, [pc, #20]	; (10001bb4 <read_akt_light_EEprom+0x4c>)
10001b9e:	781b      	ldrb	r3, [r3, #0]
10001ba0:	011b      	lsls	r3, r3, #4
10001ba2:	18d3      	adds	r3, r2, r3
 }
10001ba4:	1c18      	adds	r0, r3, #0
10001ba6:	46bd      	mov	sp, r7
10001ba8:	bd80      	pop	{r7, pc}
10001baa:	46c0      	nop			; (mov r8, r8)
10001bac:	20000863 	.word	0x20000863
10001bb0:	20000848 	.word	0x20000848
10001bb4:	200008fc 	.word	0x200008fc

10001bb8 <read_off_light_EEprom>:
 //------------------------------------------------

 int read_off_light_EEprom(void)
 {
10001bb8:	b580      	push	{r7, lr}
10001bba:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001bbc:	f003 fc38 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001bc0:	1c03      	adds	r3, r0, #0
10001bc2:	1c1a      	adds	r2, r3, #0
10001bc4:	4b0d      	ldr	r3, [pc, #52]	; (10001bfc <read_off_light_EEprom+0x44>)
10001bc6:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001bc8:	4b0c      	ldr	r3, [pc, #48]	; (10001bfc <read_off_light_EEprom+0x44>)
10001bca:	781b      	ldrb	r3, [r3, #0]
10001bcc:	2b03      	cmp	r3, #3
10001bce:	d10a      	bne.n	10001be6 <read_off_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(off_light_data,0U,ReadBuffer2,16U);
10001bd0:	4b0b      	ldr	r3, [pc, #44]	; (10001c00 <read_off_light_EEprom+0x48>)
10001bd2:	2005      	movs	r0, #5
10001bd4:	2100      	movs	r1, #0
10001bd6:	1c1a      	adds	r2, r3, #0
10001bd8:	2310      	movs	r3, #16
10001bda:	f003 fbb9 	bl	10005350 <E_EEPROM_XMC1_Read>
10001bde:	1c03      	adds	r3, r0, #0
10001be0:	1c1a      	adds	r2, r3, #0
10001be2:	4b08      	ldr	r3, [pc, #32]	; (10001c04 <read_off_light_EEprom+0x4c>)
10001be4:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001be6:	4b05      	ldr	r3, [pc, #20]	; (10001bfc <read_off_light_EEprom+0x44>)
10001be8:	781b      	ldrb	r3, [r3, #0]
10001bea:	1c1a      	adds	r2, r3, #0
10001bec:	4b05      	ldr	r3, [pc, #20]	; (10001c04 <read_off_light_EEprom+0x4c>)
10001bee:	781b      	ldrb	r3, [r3, #0]
10001bf0:	011b      	lsls	r3, r3, #4
10001bf2:	18d3      	adds	r3, r2, r3
 }
10001bf4:	1c18      	adds	r0, r3, #0
10001bf6:	46bd      	mov	sp, r7
10001bf8:	bd80      	pop	{r7, pc}
10001bfa:	46c0      	nop			; (mov r8, r8)
10001bfc:	20000863 	.word	0x20000863
10001c00:	20000848 	.word	0x20000848
10001c04:	200008fc 	.word	0x200008fc

10001c08 <writeSernr_B1_EEprom>:

 //------------------------------------------------
 int writeSernr_B1_EEprom(void)
 {
10001c08:	b580      	push	{r7, lr}
10001c0a:	b082      	sub	sp, #8
10001c0c:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001c0e:	2380      	movs	r3, #128	; 0x80
10001c10:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c12:	4b14      	ldr	r3, [pc, #80]	; (10001c64 <writeSernr_B1_EEprom+0x5c>)
10001c14:	881a      	ldrh	r2, [r3, #0]
10001c16:	23ba      	movs	r3, #186	; 0xba
10001c18:	011b      	lsls	r3, r3, #4
10001c1a:	429a      	cmp	r2, r3
10001c1c:	d914      	bls.n	10001c48 <writeSernr_B1_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c1e:	f003 fc07 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001c22:	1c03      	adds	r3, r0, #0
10001c24:	1c1a      	adds	r2, r3, #0
10001c26:	4b10      	ldr	r3, [pc, #64]	; (10001c68 <writeSernr_B1_EEprom+0x60>)
10001c28:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c2a:	4b0f      	ldr	r3, [pc, #60]	; (10001c68 <writeSernr_B1_EEprom+0x60>)
10001c2c:	781b      	ldrb	r3, [r3, #0]
10001c2e:	2b03      	cmp	r3, #3
10001c30:	d108      	bne.n	10001c44 <writeSernr_B1_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(serial_first_data,ReadBuffer1);
10001c32:	4b0e      	ldr	r3, [pc, #56]	; (10001c6c <writeSernr_B1_EEprom+0x64>)
10001c34:	2001      	movs	r0, #1
10001c36:	1c19      	adds	r1, r3, #0
10001c38:	f003 fb60 	bl	100052fc <E_EEPROM_XMC1_Write>
10001c3c:	1c03      	adds	r3, r0, #0
10001c3e:	1c1a      	adds	r2, r3, #0
10001c40:	4b0b      	ldr	r3, [pc, #44]	; (10001c70 <writeSernr_B1_EEprom+0x68>)
10001c42:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001c44:	2300      	movs	r3, #0
10001c46:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001c48:	4b07      	ldr	r3, [pc, #28]	; (10001c68 <writeSernr_B1_EEprom+0x60>)
10001c4a:	781b      	ldrb	r3, [r3, #0]
10001c4c:	1c1a      	adds	r2, r3, #0
10001c4e:	4b08      	ldr	r3, [pc, #32]	; (10001c70 <writeSernr_B1_EEprom+0x68>)
10001c50:	781b      	ldrb	r3, [r3, #0]
10001c52:	011b      	lsls	r3, r3, #4
10001c54:	18d2      	adds	r2, r2, r3
10001c56:	687b      	ldr	r3, [r7, #4]
10001c58:	18d3      	adds	r3, r2, r3
 }
10001c5a:	1c18      	adds	r0, r3, #0
10001c5c:	46bd      	mov	sp, r7
10001c5e:	b002      	add	sp, #8
10001c60:	bd80      	pop	{r7, pc}
10001c62:	46c0      	nop			; (mov r8, r8)
10001c64:	20000548 	.word	0x20000548
10001c68:	20000863 	.word	0x20000863
10001c6c:	20000890 	.word	0x20000890
10001c70:	200008fc 	.word	0x200008fc

10001c74 <writeNodeid_B2_EEprom>:
 //------------------------------------------------
 int writeNodeid_B2_EEprom(void)
 {
10001c74:	b580      	push	{r7, lr}
10001c76:	b082      	sub	sp, #8
10001c78:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001c7a:	2380      	movs	r3, #128	; 0x80
10001c7c:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c7e:	4b14      	ldr	r3, [pc, #80]	; (10001cd0 <writeNodeid_B2_EEprom+0x5c>)
10001c80:	881a      	ldrh	r2, [r3, #0]
10001c82:	23ba      	movs	r3, #186	; 0xba
10001c84:	011b      	lsls	r3, r3, #4
10001c86:	429a      	cmp	r2, r3
10001c88:	d914      	bls.n	10001cb4 <writeNodeid_B2_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c8a:	f003 fbd1 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001c8e:	1c03      	adds	r3, r0, #0
10001c90:	1c1a      	adds	r2, r3, #0
10001c92:	4b10      	ldr	r3, [pc, #64]	; (10001cd4 <writeNodeid_B2_EEprom+0x60>)
10001c94:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c96:	4b0f      	ldr	r3, [pc, #60]	; (10001cd4 <writeNodeid_B2_EEprom+0x60>)
10001c98:	781b      	ldrb	r3, [r3, #0]
10001c9a:	2b03      	cmp	r3, #3
10001c9c:	d108      	bne.n	10001cb0 <writeNodeid_B2_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(node_data,ReadBuffer2);
10001c9e:	4b0e      	ldr	r3, [pc, #56]	; (10001cd8 <writeNodeid_B2_EEprom+0x64>)
10001ca0:	2002      	movs	r0, #2
10001ca2:	1c19      	adds	r1, r3, #0
10001ca4:	f003 fb2a 	bl	100052fc <E_EEPROM_XMC1_Write>
10001ca8:	1c03      	adds	r3, r0, #0
10001caa:	1c1a      	adds	r2, r3, #0
10001cac:	4b0b      	ldr	r3, [pc, #44]	; (10001cdc <writeNodeid_B2_EEprom+0x68>)
10001cae:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001cb0:	2300      	movs	r3, #0
10001cb2:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001cb4:	4b07      	ldr	r3, [pc, #28]	; (10001cd4 <writeNodeid_B2_EEprom+0x60>)
10001cb6:	781b      	ldrb	r3, [r3, #0]
10001cb8:	1c1a      	adds	r2, r3, #0
10001cba:	4b08      	ldr	r3, [pc, #32]	; (10001cdc <writeNodeid_B2_EEprom+0x68>)
10001cbc:	781b      	ldrb	r3, [r3, #0]
10001cbe:	011b      	lsls	r3, r3, #4
10001cc0:	18d2      	adds	r2, r2, r3
10001cc2:	687b      	ldr	r3, [r7, #4]
10001cc4:	18d3      	adds	r3, r2, r3
 }
10001cc6:	1c18      	adds	r0, r3, #0
10001cc8:	46bd      	mov	sp, r7
10001cca:	b002      	add	sp, #8
10001ccc:	bd80      	pop	{r7, pc}
10001cce:	46c0      	nop			; (mov r8, r8)
10001cd0:	20000548 	.word	0x20000548
10001cd4:	20000863 	.word	0x20000863
10001cd8:	20000848 	.word	0x20000848
10001cdc:	200008fc 	.word	0x200008fc

10001ce0 <writeLamp_data_B3_EEprom>:
 //----------------------------

 int writeLamp_data_B3_EEprom(void) // writeLamp_data_B3_EEprom
 {
10001ce0:	b580      	push	{r7, lr}
10001ce2:	b082      	sub	sp, #8
10001ce4:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001ce6:	2380      	movs	r3, #128	; 0x80
10001ce8:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001cea:	4b14      	ldr	r3, [pc, #80]	; (10001d3c <writeLamp_data_B3_EEprom+0x5c>)
10001cec:	881a      	ldrh	r2, [r3, #0]
10001cee:	23ba      	movs	r3, #186	; 0xba
10001cf0:	011b      	lsls	r3, r3, #4
10001cf2:	429a      	cmp	r2, r3
10001cf4:	d914      	bls.n	10001d20 <writeLamp_data_B3_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001cf6:	f003 fb9b 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001cfa:	1c03      	adds	r3, r0, #0
10001cfc:	1c1a      	adds	r2, r3, #0
10001cfe:	4b10      	ldr	r3, [pc, #64]	; (10001d40 <writeLamp_data_B3_EEprom+0x60>)
10001d00:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d02:	4b0f      	ldr	r3, [pc, #60]	; (10001d40 <writeLamp_data_B3_EEprom+0x60>)
10001d04:	781b      	ldrb	r3, [r3, #0]
10001d06:	2b03      	cmp	r3, #3
10001d08:	d108      	bne.n	10001d1c <writeLamp_data_B3_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(lamp_data,ReadBuffer3);
10001d0a:	4b0e      	ldr	r3, [pc, #56]	; (10001d44 <writeLamp_data_B3_EEprom+0x64>)
10001d0c:	2003      	movs	r0, #3
10001d0e:	1c19      	adds	r1, r3, #0
10001d10:	f003 faf4 	bl	100052fc <E_EEPROM_XMC1_Write>
10001d14:	1c03      	adds	r3, r0, #0
10001d16:	1c1a      	adds	r2, r3, #0
10001d18:	4b0b      	ldr	r3, [pc, #44]	; (10001d48 <writeLamp_data_B3_EEprom+0x68>)
10001d1a:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001d1c:	2300      	movs	r3, #0
10001d1e:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001d20:	4b07      	ldr	r3, [pc, #28]	; (10001d40 <writeLamp_data_B3_EEprom+0x60>)
10001d22:	781b      	ldrb	r3, [r3, #0]
10001d24:	1c1a      	adds	r2, r3, #0
10001d26:	4b08      	ldr	r3, [pc, #32]	; (10001d48 <writeLamp_data_B3_EEprom+0x68>)
10001d28:	781b      	ldrb	r3, [r3, #0]
10001d2a:	011b      	lsls	r3, r3, #4
10001d2c:	18d2      	adds	r2, r2, r3
10001d2e:	687b      	ldr	r3, [r7, #4]
10001d30:	18d3      	adds	r3, r2, r3
 }
10001d32:	1c18      	adds	r0, r3, #0
10001d34:	46bd      	mov	sp, r7
10001d36:	b002      	add	sp, #8
10001d38:	bd80      	pop	{r7, pc}
10001d3a:	46c0      	nop			; (mov r8, r8)
10001d3c:	20000548 	.word	0x20000548
10001d40:	20000863 	.word	0x20000863
10001d44:	200007cc 	.word	0x200007cc
10001d48:	200008fc 	.word	0x200008fc

10001d4c <writeakt_light_data_B4_EEprom>:

 //------------------------------------------------
 int writeakt_light_data_B4_EEprom(void)
 {
10001d4c:	b580      	push	{r7, lr}
10001d4e:	b082      	sub	sp, #8
10001d50:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001d52:	2380      	movs	r3, #128	; 0x80
10001d54:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001d56:	4b14      	ldr	r3, [pc, #80]	; (10001da8 <writeakt_light_data_B4_EEprom+0x5c>)
10001d58:	881a      	ldrh	r2, [r3, #0]
10001d5a:	23ba      	movs	r3, #186	; 0xba
10001d5c:	011b      	lsls	r3, r3, #4
10001d5e:	429a      	cmp	r2, r3
10001d60:	d914      	bls.n	10001d8c <writeakt_light_data_B4_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001d62:	f003 fb65 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001d66:	1c03      	adds	r3, r0, #0
10001d68:	1c1a      	adds	r2, r3, #0
10001d6a:	4b10      	ldr	r3, [pc, #64]	; (10001dac <writeakt_light_data_B4_EEprom+0x60>)
10001d6c:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d6e:	4b0f      	ldr	r3, [pc, #60]	; (10001dac <writeakt_light_data_B4_EEprom+0x60>)
10001d70:	781b      	ldrb	r3, [r3, #0]
10001d72:	2b03      	cmp	r3, #3
10001d74:	d108      	bne.n	10001d88 <writeakt_light_data_B4_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(akt_light_data,ReadBuffer2);
10001d76:	4b0e      	ldr	r3, [pc, #56]	; (10001db0 <writeakt_light_data_B4_EEprom+0x64>)
10001d78:	2004      	movs	r0, #4
10001d7a:	1c19      	adds	r1, r3, #0
10001d7c:	f003 fabe 	bl	100052fc <E_EEPROM_XMC1_Write>
10001d80:	1c03      	adds	r3, r0, #0
10001d82:	1c1a      	adds	r2, r3, #0
10001d84:	4b0b      	ldr	r3, [pc, #44]	; (10001db4 <writeakt_light_data_B4_EEprom+0x68>)
10001d86:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001d88:	2300      	movs	r3, #0
10001d8a:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001d8c:	4b07      	ldr	r3, [pc, #28]	; (10001dac <writeakt_light_data_B4_EEprom+0x60>)
10001d8e:	781b      	ldrb	r3, [r3, #0]
10001d90:	1c1a      	adds	r2, r3, #0
10001d92:	4b08      	ldr	r3, [pc, #32]	; (10001db4 <writeakt_light_data_B4_EEprom+0x68>)
10001d94:	781b      	ldrb	r3, [r3, #0]
10001d96:	011b      	lsls	r3, r3, #4
10001d98:	18d2      	adds	r2, r2, r3
10001d9a:	687b      	ldr	r3, [r7, #4]
10001d9c:	18d3      	adds	r3, r2, r3
 }
10001d9e:	1c18      	adds	r0, r3, #0
10001da0:	46bd      	mov	sp, r7
10001da2:	b002      	add	sp, #8
10001da4:	bd80      	pop	{r7, pc}
10001da6:	46c0      	nop			; (mov r8, r8)
10001da8:	20000548 	.word	0x20000548
10001dac:	20000863 	.word	0x20000863
10001db0:	20000848 	.word	0x20000848
10001db4:	200008fc 	.word	0x200008fc

10001db8 <writeOff_light_B5_EEprom>:
 //----------------------------

 int writeOff_light_B5_EEprom(void)
 {
10001db8:	b580      	push	{r7, lr}
10001dba:	b082      	sub	sp, #8
10001dbc:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001dbe:	2380      	movs	r3, #128	; 0x80
10001dc0:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001dc2:	4b14      	ldr	r3, [pc, #80]	; (10001e14 <writeOff_light_B5_EEprom+0x5c>)
10001dc4:	881a      	ldrh	r2, [r3, #0]
10001dc6:	23ba      	movs	r3, #186	; 0xba
10001dc8:	011b      	lsls	r3, r3, #4
10001dca:	429a      	cmp	r2, r3
10001dcc:	d914      	bls.n	10001df8 <writeOff_light_B5_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001dce:	f003 fb2f 	bl	10005430 <E_EEPROM_XMC1_GetStatus>
10001dd2:	1c03      	adds	r3, r0, #0
10001dd4:	1c1a      	adds	r2, r3, #0
10001dd6:	4b10      	ldr	r3, [pc, #64]	; (10001e18 <writeOff_light_B5_EEprom+0x60>)
10001dd8:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001dda:	4b0f      	ldr	r3, [pc, #60]	; (10001e18 <writeOff_light_B5_EEprom+0x60>)
10001ddc:	781b      	ldrb	r3, [r3, #0]
10001dde:	2b03      	cmp	r3, #3
10001de0:	d108      	bne.n	10001df4 <writeOff_light_B5_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(off_light_data,ReadBuffer2);
10001de2:	4b0e      	ldr	r3, [pc, #56]	; (10001e1c <writeOff_light_B5_EEprom+0x64>)
10001de4:	2005      	movs	r0, #5
10001de6:	1c19      	adds	r1, r3, #0
10001de8:	f003 fa88 	bl	100052fc <E_EEPROM_XMC1_Write>
10001dec:	1c03      	adds	r3, r0, #0
10001dee:	1c1a      	adds	r2, r3, #0
10001df0:	4b0b      	ldr	r3, [pc, #44]	; (10001e20 <writeOff_light_B5_EEprom+0x68>)
10001df2:	701a      	strb	r2, [r3, #0]




    }
	 a = 0;
10001df4:	2300      	movs	r3, #0
10001df6:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001df8:	4b07      	ldr	r3, [pc, #28]	; (10001e18 <writeOff_light_B5_EEprom+0x60>)
10001dfa:	781b      	ldrb	r3, [r3, #0]
10001dfc:	1c1a      	adds	r2, r3, #0
10001dfe:	4b08      	ldr	r3, [pc, #32]	; (10001e20 <writeOff_light_B5_EEprom+0x68>)
10001e00:	781b      	ldrb	r3, [r3, #0]
10001e02:	011b      	lsls	r3, r3, #4
10001e04:	18d2      	adds	r2, r2, r3
10001e06:	687b      	ldr	r3, [r7, #4]
10001e08:	18d3      	adds	r3, r2, r3
 }
10001e0a:	1c18      	adds	r0, r3, #0
10001e0c:	46bd      	mov	sp, r7
10001e0e:	b002      	add	sp, #8
10001e10:	bd80      	pop	{r7, pc}
10001e12:	46c0      	nop			; (mov r8, r8)
10001e14:	20000548 	.word	0x20000548
10001e18:	20000863 	.word	0x20000863
10001e1c:	20000848 	.word	0x20000848
10001e20:	200008fc 	.word	0x200008fc

10001e24 <sysiniValueB1>:
///#############################################
 //initialisierung


 void sysiniValueB1(void)
 {
10001e24:	b580      	push	{r7, lr}
10001e26:	af00      	add	r7, sp, #0
//	   Ser_NrH = 0x4142 ;
//	   Ser_NrL = 0x4344 ;

	   Ser_NrH = 0x7b7a;
10001e28:	4b12      	ldr	r3, [pc, #72]	; (10001e74 <sysiniValueB1+0x50>)
10001e2a:	4a13      	ldr	r2, [pc, #76]	; (10001e78 <sysiniValueB1+0x54>)
10001e2c:	801a      	strh	r2, [r3, #0]
       Ser_NrL = 0x5859 ;
10001e2e:	4b13      	ldr	r3, [pc, #76]	; (10001e7c <sysiniValueB1+0x58>)
10001e30:	4a13      	ldr	r2, [pc, #76]	; (10001e80 <sysiniValueB1+0x5c>)
10001e32:	801a      	strh	r2, [r3, #0]
       Hard_Vers = 1000 ;
10001e34:	4b13      	ldr	r3, [pc, #76]	; (10001e84 <sysiniValueB1+0x60>)
10001e36:	22fa      	movs	r2, #250	; 0xfa
10001e38:	0092      	lsls	r2, r2, #2
10001e3a:	801a      	strh	r2, [r3, #0]
	   Soft_Vers = 1000 ;
10001e3c:	4b12      	ldr	r3, [pc, #72]	; (10001e88 <sysiniValueB1+0x64>)
10001e3e:	22fa      	movs	r2, #250	; 0xfa
10001e40:	0092      	lsls	r2, r2, #2
10001e42:	801a      	strh	r2, [r3, #0]
	   GEH_Vers = 1000 ;
10001e44:	4b11      	ldr	r3, [pc, #68]	; (10001e8c <sysiniValueB1+0x68>)
10001e46:	22fa      	movs	r2, #250	; 0xfa
10001e48:	0092      	lsls	r2, r2, #2
10001e4a:	801a      	strh	r2, [r3, #0]
	   Mon_Vers = 1000 ;
10001e4c:	4b10      	ldr	r3, [pc, #64]	; (10001e90 <sysiniValueB1+0x6c>)
10001e4e:	22fa      	movs	r2, #250	; 0xfa
10001e50:	0092      	lsls	r2, r2, #2
10001e52:	801a      	strh	r2, [r3, #0]
	   LED_WW_Vers = 1000 ;
10001e54:	4b0f      	ldr	r3, [pc, #60]	; (10001e94 <sysiniValueB1+0x70>)
10001e56:	22fa      	movs	r2, #250	; 0xfa
10001e58:	0092      	lsls	r2, r2, #2
10001e5a:	801a      	strh	r2, [r3, #0]
	   LED_CW_Vers = 1000 ;
10001e5c:	4b0e      	ldr	r3, [pc, #56]	; (10001e98 <sysiniValueB1+0x74>)
10001e5e:	22fa      	movs	r2, #250	; 0xfa
10001e60:	0092      	lsls	r2, r2, #2
10001e62:	801a      	strh	r2, [r3, #0]

       neu_Ser_NrH = 0 ;
10001e64:	4b0d      	ldr	r3, [pc, #52]	; (10001e9c <sysiniValueB1+0x78>)
10001e66:	2200      	movs	r2, #0
10001e68:	801a      	strh	r2, [r3, #0]
       neu_Ser_NrL = 0 ;
10001e6a:	4b0d      	ldr	r3, [pc, #52]	; (10001ea0 <sysiniValueB1+0x7c>)
10001e6c:	2200      	movs	r2, #0
10001e6e:	801a      	strh	r2, [r3, #0]

 }
10001e70:	46bd      	mov	sp, r7
10001e72:	bd80      	pop	{r7, pc}
10001e74:	20000830 	.word	0x20000830
10001e78:	00007b7a 	.word	0x00007b7a
10001e7c:	200008a8 	.word	0x200008a8
10001e80:	00005859 	.word	0x00005859
10001e84:	200007f0 	.word	0x200007f0
10001e88:	200008b4 	.word	0x200008b4
10001e8c:	2000083c 	.word	0x2000083c
10001e90:	200007fc 	.word	0x200007fc
10001e94:	200007f2 	.word	0x200007f2
10001e98:	2000082e 	.word	0x2000082e
10001e9c:	20000816 	.word	0x20000816
10001ea0:	20000904 	.word	0x20000904

10001ea4 <sysiniValueB2>:


 void sysiniValueB2(void)
 {
10001ea4:	b580      	push	{r7, lr}
10001ea6:	af00      	add	r7, sp, #0
           node_id = 1;
10001ea8:	4b11      	ldr	r3, [pc, #68]	; (10001ef0 <sysiniValueB2+0x4c>)
10001eaa:	2201      	movs	r2, #1
10001eac:	701a      	strb	r2, [r3, #0]
           node_id_alt = 1;
10001eae:	4b11      	ldr	r3, [pc, #68]	; (10001ef4 <sysiniValueB2+0x50>)
10001eb0:	2201      	movs	r2, #1
10001eb2:	701a      	strb	r2, [r3, #0]
    	   node_id_16bit = 0x1234;
10001eb4:	4b10      	ldr	r3, [pc, #64]	; (10001ef8 <sysiniValueB2+0x54>)
10001eb6:	4a11      	ldr	r2, [pc, #68]	; (10001efc <sysiniValueB2+0x58>)
10001eb8:	801a      	strh	r2, [r3, #0]
    	   val_Pow_Nom=2000;
10001eba:	4b11      	ldr	r3, [pc, #68]	; (10001f00 <sysiniValueB2+0x5c>)
10001ebc:	22fa      	movs	r2, #250	; 0xfa
10001ebe:	00d2      	lsls	r2, r2, #3
10001ec0:	801a      	strh	r2, [r3, #0]
		   val_Pow_max=2000;
10001ec2:	4b10      	ldr	r3, [pc, #64]	; (10001f04 <sysiniValueB2+0x60>)
10001ec4:	22fa      	movs	r2, #250	; 0xfa
10001ec6:	00d2      	lsls	r2, r2, #3
10001ec8:	801a      	strh	r2, [r3, #0]
		   val_Spannung_min=3600;
10001eca:	4b0f      	ldr	r3, [pc, #60]	; (10001f08 <sysiniValueB2+0x64>)
10001ecc:	22e1      	movs	r2, #225	; 0xe1
10001ece:	0112      	lsls	r2, r2, #4
10001ed0:	801a      	strh	r2, [r3, #0]
		   val_Spannung_max=4200;
10001ed2:	4b0e      	ldr	r3, [pc, #56]	; (10001f0c <sysiniValueB2+0x68>)
10001ed4:	4a0e      	ldr	r2, [pc, #56]	; (10001f10 <sysiniValueB2+0x6c>)
10001ed6:	801a      	strh	r2, [r3, #0]
		   led_grupp=10;
10001ed8:	4b0e      	ldr	r3, [pc, #56]	; (10001f14 <sysiniValueB2+0x70>)
10001eda:	220a      	movs	r2, #10
10001edc:	801a      	strh	r2, [r3, #0]
		   led_Strom=0065;
10001ede:	4b0e      	ldr	r3, [pc, #56]	; (10001f18 <sysiniValueB2+0x74>)
10001ee0:	2235      	movs	r2, #53	; 0x35
10001ee2:	801a      	strh	r2, [r3, #0]

    	   node_id_neu = 1;
10001ee4:	4b0d      	ldr	r3, [pc, #52]	; (10001f1c <sysiniValueB2+0x78>)
10001ee6:	2201      	movs	r2, #1
10001ee8:	701a      	strb	r2, [r3, #0]
 }
10001eea:	46bd      	mov	sp, r7
10001eec:	bd80      	pop	{r7, pc}
10001eee:	46c0      	nop			; (mov r8, r8)
10001ef0:	20000836 	.word	0x20000836
10001ef4:	20000844 	.word	0x20000844
10001ef8:	20000860 	.word	0x20000860
10001efc:	00001234 	.word	0x00001234
10001f00:	2000085c 	.word	0x2000085c
10001f04:	200008f6 	.word	0x200008f6
10001f08:	2000083a 	.word	0x2000083a
10001f0c:	200008be 	.word	0x200008be
10001f10:	00001068 	.word	0x00001068
10001f14:	20000834 	.word	0x20000834
10001f18:	20000858 	.word	0x20000858
10001f1c:	200007ca 	.word	0x200007ca

10001f20 <sysiniValueB4>:

 void sysiniValueB4(void)
 {
10001f20:	b580      	push	{r7, lr}
10001f22:	af00      	add	r7, sp, #0
	 Dimm_Gamma=10;
10001f24:	4b26      	ldr	r3, [pc, #152]	; (10001fc0 <sysiniValueB4+0xa0>)
10001f26:	220a      	movs	r2, #10
10001f28:	701a      	strb	r2, [r3, #0]
	 Dimm_Stufen=10;
10001f2a:	4b26      	ldr	r3, [pc, #152]	; (10001fc4 <sysiniValueB4+0xa4>)
10001f2c:	220a      	movs	r2, #10
10001f2e:	701a      	strb	r2, [r3, #0]
	 Dimm_StufenGR=10;
10001f30:	4b25      	ldr	r3, [pc, #148]	; (10001fc8 <sysiniValueB4+0xa8>)
10001f32:	220a      	movs	r2, #10
10001f34:	701a      	strb	r2, [r3, #0]
	 Dimm_Valu=10;
10001f36:	4b25      	ldr	r3, [pc, #148]	; (10001fcc <sysiniValueB4+0xac>)
10001f38:	220a      	movs	r2, #10
10001f3a:	701a      	strb	r2, [r3, #0]
	 Smooth_Value=10;
10001f3c:	4b24      	ldr	r3, [pc, #144]	; (10001fd0 <sysiniValueB4+0xb0>)
10001f3e:	220a      	movs	r2, #10
10001f40:	801a      	strh	r2, [r3, #0]
	 linearwalk_gen= 0xb0;
10001f42:	4b24      	ldr	r3, [pc, #144]	; (10001fd4 <sysiniValueB4+0xb4>)
10001f44:	22b0      	movs	r2, #176	; 0xb0
10001f46:	801a      	strh	r2, [r3, #0]
	 Farbe_wwcw_Quot_gen=0xffff;
10001f48:	4b23      	ldr	r3, [pc, #140]	; (10001fd8 <sysiniValueB4+0xb8>)
10001f4a:	2201      	movs	r2, #1
10001f4c:	4252      	negs	r2, r2
10001f4e:	801a      	strh	r2, [r3, #0]
	 Reserve_1=0;
10001f50:	4b22      	ldr	r3, [pc, #136]	; (10001fdc <sysiniValueB4+0xbc>)
10001f52:	2200      	movs	r2, #0
10001f54:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_WW=1000;
10001f56:	4b22      	ldr	r3, [pc, #136]	; (10001fe0 <sysiniValueB4+0xc0>)
10001f58:	22fa      	movs	r2, #250	; 0xfa
10001f5a:	0092      	lsls	r2, r2, #2
10001f5c:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_CW=1000;
10001f5e:	4b21      	ldr	r3, [pc, #132]	; (10001fe4 <sysiniValueB4+0xc4>)
10001f60:	22fa      	movs	r2, #250	; 0xfa
10001f62:	0092      	lsls	r2, r2, #2
10001f64:	801a      	strh	r2, [r3, #0]

	linearwalk_ww1 = linearwalk_gen;
10001f66:	4b1b      	ldr	r3, [pc, #108]	; (10001fd4 <sysiniValueB4+0xb4>)
10001f68:	881a      	ldrh	r2, [r3, #0]
10001f6a:	4b1f      	ldr	r3, [pc, #124]	; (10001fe8 <sysiniValueB4+0xc8>)
10001f6c:	801a      	strh	r2, [r3, #0]
	linearwalk_ww2 = linearwalk_gen;
10001f6e:	4b19      	ldr	r3, [pc, #100]	; (10001fd4 <sysiniValueB4+0xb4>)
10001f70:	881a      	ldrh	r2, [r3, #0]
10001f72:	4b1e      	ldr	r3, [pc, #120]	; (10001fec <sysiniValueB4+0xcc>)
10001f74:	801a      	strh	r2, [r3, #0]
	linearwalk_cw1 = linearwalk_gen;
10001f76:	4b17      	ldr	r3, [pc, #92]	; (10001fd4 <sysiniValueB4+0xb4>)
10001f78:	881a      	ldrh	r2, [r3, #0]
10001f7a:	4b1d      	ldr	r3, [pc, #116]	; (10001ff0 <sysiniValueB4+0xd0>)
10001f7c:	801a      	strh	r2, [r3, #0]
	linearwalk_cw2 = linearwalk_gen;
10001f7e:	4b15      	ldr	r3, [pc, #84]	; (10001fd4 <sysiniValueB4+0xb4>)
10001f80:	881a      	ldrh	r2, [r3, #0]
10001f82:	4b1c      	ldr	r3, [pc, #112]	; (10001ff4 <sysiniValueB4+0xd4>)
10001f84:	801a      	strh	r2, [r3, #0]

	Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10001f86:	4b14      	ldr	r3, [pc, #80]	; (10001fd8 <sysiniValueB4+0xb8>)
10001f88:	881b      	ldrh	r3, [r3, #0]
10001f8a:	0a1b      	lsrs	r3, r3, #8
10001f8c:	b29a      	uxth	r2, r3
10001f8e:	4b1a      	ldr	r3, [pc, #104]	; (10001ff8 <sysiniValueB4+0xd8>)
10001f90:	801a      	strh	r2, [r3, #0]
	Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
10001f92:	4b11      	ldr	r3, [pc, #68]	; (10001fd8 <sysiniValueB4+0xb8>)
10001f94:	881b      	ldrh	r3, [r3, #0]
10001f96:	0a1b      	lsrs	r3, r3, #8
10001f98:	b29a      	uxth	r2, r3
10001f9a:	4b18      	ldr	r3, [pc, #96]	; (10001ffc <sysiniValueB4+0xdc>)
10001f9c:	801a      	strh	r2, [r3, #0]
	Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001f9e:	4b0e      	ldr	r3, [pc, #56]	; (10001fd8 <sysiniValueB4+0xb8>)
10001fa0:	881b      	ldrh	r3, [r3, #0]
10001fa2:	22ff      	movs	r2, #255	; 0xff
10001fa4:	4013      	ands	r3, r2
10001fa6:	b29a      	uxth	r2, r3
10001fa8:	4b15      	ldr	r3, [pc, #84]	; (10002000 <sysiniValueB4+0xe0>)
10001faa:	801a      	strh	r2, [r3, #0]
	Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001fac:	4b0a      	ldr	r3, [pc, #40]	; (10001fd8 <sysiniValueB4+0xb8>)
10001fae:	881b      	ldrh	r3, [r3, #0]
10001fb0:	22ff      	movs	r2, #255	; 0xff
10001fb2:	4013      	ands	r3, r2
10001fb4:	b29a      	uxth	r2, r3
10001fb6:	4b13      	ldr	r3, [pc, #76]	; (10002004 <sysiniValueB4+0xe4>)
10001fb8:	801a      	strh	r2, [r3, #0]
 }
10001fba:	46bd      	mov	sp, r7
10001fbc:	bd80      	pop	{r7, pc}
10001fbe:	46c0      	nop			; (mov r8, r8)
10001fc0:	20000862 	.word	0x20000862
10001fc4:	20000840 	.word	0x20000840
10001fc8:	2000088a 	.word	0x2000088a
10001fcc:	20000814 	.word	0x20000814
10001fd0:	200008aa 	.word	0x200008aa
10001fd4:	2000054a 	.word	0x2000054a
10001fd8:	200008a0 	.word	0x200008a0
10001fdc:	200008b8 	.word	0x200008b8
10001fe0:	20000838 	.word	0x20000838
10001fe4:	2000088c 	.word	0x2000088c
10001fe8:	200007ec 	.word	0x200007ec
10001fec:	20000842 	.word	0x20000842
10001ff0:	20000908 	.word	0x20000908
10001ff4:	2000083e 	.word	0x2000083e
10001ff8:	20000832 	.word	0x20000832
10001ffc:	200008f4 	.word	0x200008f4
10002000:	2000081c 	.word	0x2000081c
10002004:	200008a6 	.word	0x200008a6

10002008 <sysiniValueB5>:

 void sysiniValueB5(void)
 {
10002008:	b580      	push	{r7, lr}
1000200a:	af00      	add	r7, sp, #0
	 RegOnOff = RegOnOff_OFFvalue;
1000200c:	4b0e      	ldr	r3, [pc, #56]	; (10002048 <sysiniValueB5+0x40>)
1000200e:	2205      	movs	r2, #5
10002010:	701a      	strb	r2, [r3, #0]
	 RegOnOff2 = 0;
10002012:	4b0e      	ldr	r3, [pc, #56]	; (1000204c <sysiniValueB5+0x44>)
10002014:	2200      	movs	r2, #0
10002016:	701a      	strb	r2, [r3, #0]
	 Reserve_2 = 0;
10002018:	4b0d      	ldr	r3, [pc, #52]	; (10002050 <sysiniValueB5+0x48>)
1000201a:	2200      	movs	r2, #0
1000201c:	801a      	strh	r2, [r3, #0]
	 dimOff_Ww = 4095;
1000201e:	4b0d      	ldr	r3, [pc, #52]	; (10002054 <sysiniValueB5+0x4c>)
10002020:	4a0d      	ldr	r2, [pc, #52]	; (10002058 <sysiniValueB5+0x50>)
10002022:	801a      	strh	r2, [r3, #0]
	 dimOff_Cw = 4095;
10002024:	4b0d      	ldr	r3, [pc, #52]	; (1000205c <sysiniValueB5+0x54>)
10002026:	4a0c      	ldr	r2, [pc, #48]	; (10002058 <sysiniValueB5+0x50>)
10002028:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Ww = 0x01ff;
1000202a:	4b0d      	ldr	r3, [pc, #52]	; (10002060 <sysiniValueB5+0x58>)
1000202c:	4a0d      	ldr	r2, [pc, #52]	; (10002064 <sysiniValueB5+0x5c>)
1000202e:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Cw = 0x01ff;
10002030:	4b0d      	ldr	r3, [pc, #52]	; (10002068 <sysiniValueB5+0x60>)
10002032:	4a0c      	ldr	r2, [pc, #48]	; (10002064 <sysiniValueB5+0x5c>)
10002034:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Ww = 0x02ff;
10002036:	4b0d      	ldr	r3, [pc, #52]	; (1000206c <sysiniValueB5+0x64>)
10002038:	4a0d      	ldr	r2, [pc, #52]	; (10002070 <sysiniValueB5+0x68>)
1000203a:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Cw = 0x02ff;
1000203c:	4b0d      	ldr	r3, [pc, #52]	; (10002074 <sysiniValueB5+0x6c>)
1000203e:	4a0c      	ldr	r2, [pc, #48]	; (10002070 <sysiniValueB5+0x68>)
10002040:	801a      	strh	r2, [r3, #0]
 }
10002042:	46bd      	mov	sp, r7
10002044:	bd80      	pop	{r7, pc}
10002046:	46c0      	nop			; (mov r8, r8)
10002048:	2000085a 	.word	0x2000085a
1000204c:	20000818 	.word	0x20000818
10002050:	200007f4 	.word	0x200007f4
10002054:	20000900 	.word	0x20000900
10002058:	00000fff 	.word	0x00000fff
1000205c:	20000864 	.word	0x20000864
10002060:	200008a4 	.word	0x200008a4
10002064:	000001ff 	.word	0x000001ff
10002068:	200008b2 	.word	0x200008b2
1000206c:	200007c8 	.word	0x200007c8
10002070:	000002ff 	.word	0x000002ff
10002074:	20000970 	.word	0x20000970

10002078 <bcuInit>:

 //-----------------------------------------------
 // BCCU Vorgaben

 void bcuInit(void)
 {
10002078:	b580      	push	{r7, lr}
1000207a:	af00      	add	r7, sp, #0
		switch  (RegOnOff)
1000207c:	4b19      	ldr	r3, [pc, #100]	; (100020e4 <bcuInit+0x6c>)
1000207e:	781b      	ldrb	r3, [r3, #0]
10002080:	2b05      	cmp	r3, #5
10002082:	d82c      	bhi.n	100020de <bcuInit+0x66>
10002084:	009a      	lsls	r2, r3, #2
10002086:	4b18      	ldr	r3, [pc, #96]	; (100020e8 <bcuInit+0x70>)
10002088:	18d3      	adds	r3, r2, r3
1000208a:	681b      	ldr	r3, [r3, #0]
1000208c:	469f      	mov	pc, r3
		{
		case RegOnOff_0Proz : 		dimAkt_Ww = 0;
1000208e:	4b17      	ldr	r3, [pc, #92]	; (100020ec <bcuInit+0x74>)
10002090:	2200      	movs	r2, #0
10002092:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0;
10002094:	4b16      	ldr	r3, [pc, #88]	; (100020f0 <bcuInit+0x78>)
10002096:	2200      	movs	r2, #0
10002098:	801a      	strh	r2, [r3, #0]
									break;
1000209a:	e021      	b.n	100020e0 <bcuInit+0x68>
		case RegOnOff_100Proz : 	dimAkt_Ww = 0x7fff;
1000209c:	4b13      	ldr	r3, [pc, #76]	; (100020ec <bcuInit+0x74>)
1000209e:	4a15      	ldr	r2, [pc, #84]	; (100020f4 <bcuInit+0x7c>)
100020a0:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0x7fff;
100020a2:	4b13      	ldr	r3, [pc, #76]	; (100020f0 <bcuInit+0x78>)
100020a4:	4a13      	ldr	r2, [pc, #76]	; (100020f4 <bcuInit+0x7c>)
100020a6:	801a      	strh	r2, [r3, #0]
									break;
100020a8:	e01a      	b.n	100020e0 <bcuInit+0x68>
		case RegOnOff_N1value : 	dimAkt_Ww = dimNorm1_Ww;
100020aa:	4b13      	ldr	r3, [pc, #76]	; (100020f8 <bcuInit+0x80>)
100020ac:	881a      	ldrh	r2, [r3, #0]
100020ae:	4b0f      	ldr	r3, [pc, #60]	; (100020ec <bcuInit+0x74>)
100020b0:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm1_Cw;
100020b2:	4b12      	ldr	r3, [pc, #72]	; (100020fc <bcuInit+0x84>)
100020b4:	881a      	ldrh	r2, [r3, #0]
100020b6:	4b0e      	ldr	r3, [pc, #56]	; (100020f0 <bcuInit+0x78>)
100020b8:	801a      	strh	r2, [r3, #0]
		case RegOnOff_N2value : 	dimAkt_Ww = dimNorm2_Ww;
100020ba:	4b11      	ldr	r3, [pc, #68]	; (10002100 <bcuInit+0x88>)
100020bc:	881a      	ldrh	r2, [r3, #0]
100020be:	4b0b      	ldr	r3, [pc, #44]	; (100020ec <bcuInit+0x74>)
100020c0:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm2_Cw;
100020c2:	4b10      	ldr	r3, [pc, #64]	; (10002104 <bcuInit+0x8c>)
100020c4:	881a      	ldrh	r2, [r3, #0]
100020c6:	4b0a      	ldr	r3, [pc, #40]	; (100020f0 <bcuInit+0x78>)
100020c8:	801a      	strh	r2, [r3, #0]
									break;
100020ca:	e009      	b.n	100020e0 <bcuInit+0x68>
		case RegOnOff_OFFvalue : 	dimAkt_Ww = dimOff_Ww;
100020cc:	4b0e      	ldr	r3, [pc, #56]	; (10002108 <bcuInit+0x90>)
100020ce:	881a      	ldrh	r2, [r3, #0]
100020d0:	4b06      	ldr	r3, [pc, #24]	; (100020ec <bcuInit+0x74>)
100020d2:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimOff_Cw;
100020d4:	4b0d      	ldr	r3, [pc, #52]	; (1000210c <bcuInit+0x94>)
100020d6:	881a      	ldrh	r2, [r3, #0]
100020d8:	4b05      	ldr	r3, [pc, #20]	; (100020f0 <bcuInit+0x78>)
100020da:	801a      	strh	r2, [r3, #0]
									break;
100020dc:	e000      	b.n	100020e0 <bcuInit+0x68>
		default:
									break;
100020de:	46c0      	nop			; (mov r8, r8)
		}

 }
100020e0:	46bd      	mov	sp, r7
100020e2:	bd80      	pop	{r7, pc}
100020e4:	2000085a 	.word	0x2000085a
100020e8:	10009568 	.word	0x10009568
100020ec:	200008ac 	.word	0x200008ac
100020f0:	200008c0 	.word	0x200008c0
100020f4:	00007fff 	.word	0x00007fff
100020f8:	200008a4 	.word	0x200008a4
100020fc:	200008b2 	.word	0x200008b2
10002100:	200007c8 	.word	0x200007c8
10002104:	20000970 	.word	0x20000970
10002108:	20000900 	.word	0x20000900
1000210c:	20000864 	.word	0x20000864

10002110 <bcuUebergabe>:
 //----------------------------------

 void bcuUebergabe(void)
 {
10002110:	b580      	push	{r7, lr}
10002112:	af00      	add	r7, sp, #0
//	 PDM_BCCU_AbortLinearWalk(&PDM_BCCU_0);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_1);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_2);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_3);

 PDM_BCCU_SetIntensity(&PDM_BCCU_0,Farbe_ww2);
10002114:	4b20      	ldr	r3, [pc, #128]	; (10002198 <bcuUebergabe+0x88>)
10002116:	881b      	ldrh	r3, [r3, #0]
10002118:	1c1a      	adds	r2, r3, #0
1000211a:	4b20      	ldr	r3, [pc, #128]	; (1000219c <bcuUebergabe+0x8c>)
1000211c:	1c18      	adds	r0, r3, #0
1000211e:	1c11      	adds	r1, r2, #0
10002120:	f002 feaa 	bl	10004e78 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_1,Farbe_cw2);
10002124:	4b1e      	ldr	r3, [pc, #120]	; (100021a0 <bcuUebergabe+0x90>)
10002126:	881b      	ldrh	r3, [r3, #0]
10002128:	1c1a      	adds	r2, r3, #0
1000212a:	4b1e      	ldr	r3, [pc, #120]	; (100021a4 <bcuUebergabe+0x94>)
1000212c:	1c18      	adds	r0, r3, #0
1000212e:	1c11      	adds	r1, r2, #0
10002130:	f002 fea2 	bl	10004e78 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_2,Farbe_ww1);
10002134:	4b1c      	ldr	r3, [pc, #112]	; (100021a8 <bcuUebergabe+0x98>)
10002136:	881b      	ldrh	r3, [r3, #0]
10002138:	1c1a      	adds	r2, r3, #0
1000213a:	4b1c      	ldr	r3, [pc, #112]	; (100021ac <bcuUebergabe+0x9c>)
1000213c:	1c18      	adds	r0, r3, #0
1000213e:	1c11      	adds	r1, r2, #0
10002140:	f002 fe9a 	bl	10004e78 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_3,Farbe_cw1);
10002144:	4b1a      	ldr	r3, [pc, #104]	; (100021b0 <bcuUebergabe+0xa0>)
10002146:	881b      	ldrh	r3, [r3, #0]
10002148:	1c1a      	adds	r2, r3, #0
1000214a:	4b1a      	ldr	r3, [pc, #104]	; (100021b4 <bcuUebergabe+0xa4>)
1000214c:	1c18      	adds	r0, r3, #0
1000214e:	1c11      	adds	r1, r2, #0
10002150:	f002 fe92 	bl	10004e78 <PDM_BCCU_SetIntensity>

 PDM_BCCU_SetLinearWalk(&PDM_BCCU_0,linearwalk_ww2); // Go to target intensity slowly
10002154:	4b18      	ldr	r3, [pc, #96]	; (100021b8 <bcuUebergabe+0xa8>)
10002156:	881b      	ldrh	r3, [r3, #0]
10002158:	1c1a      	adds	r2, r3, #0
1000215a:	4b10      	ldr	r3, [pc, #64]	; (1000219c <bcuUebergabe+0x8c>)
1000215c:	1c18      	adds	r0, r3, #0
1000215e:	1c11      	adds	r1, r2, #0
10002160:	f002 fe9a 	bl	10004e98 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_1,linearwalk_cw2); // Go to target intensity slowly
10002164:	4b15      	ldr	r3, [pc, #84]	; (100021bc <bcuUebergabe+0xac>)
10002166:	881b      	ldrh	r3, [r3, #0]
10002168:	1c1a      	adds	r2, r3, #0
1000216a:	4b0e      	ldr	r3, [pc, #56]	; (100021a4 <bcuUebergabe+0x94>)
1000216c:	1c18      	adds	r0, r3, #0
1000216e:	1c11      	adds	r1, r2, #0
10002170:	f002 fe92 	bl	10004e98 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_2,linearwalk_ww1); // Go to target intensity slowly
10002174:	4b12      	ldr	r3, [pc, #72]	; (100021c0 <bcuUebergabe+0xb0>)
10002176:	881b      	ldrh	r3, [r3, #0]
10002178:	1c1a      	adds	r2, r3, #0
1000217a:	4b0c      	ldr	r3, [pc, #48]	; (100021ac <bcuUebergabe+0x9c>)
1000217c:	1c18      	adds	r0, r3, #0
1000217e:	1c11      	adds	r1, r2, #0
10002180:	f002 fe8a 	bl	10004e98 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_3,linearwalk_cw1); // Go to target intensity slowly
10002184:	4b0f      	ldr	r3, [pc, #60]	; (100021c4 <bcuUebergabe+0xb4>)
10002186:	881b      	ldrh	r3, [r3, #0]
10002188:	1c1a      	adds	r2, r3, #0
1000218a:	4b0a      	ldr	r3, [pc, #40]	; (100021b4 <bcuUebergabe+0xa4>)
1000218c:	1c18      	adds	r0, r3, #0
1000218e:	1c11      	adds	r1, r2, #0
10002190:	f002 fe82 	bl	10004e98 <PDM_BCCU_SetLinearWalk>
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_0);
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_2);

 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_1);
// PDM_BCCU_StartLinearWalk(&PDM_BCCU_3);
 }
10002194:	46bd      	mov	sp, r7
10002196:	bd80      	pop	{r7, pc}
10002198:	200007f8 	.word	0x200007f8
1000219c:	200005d0 	.word	0x200005d0
100021a0:	20000902 	.word	0x20000902
100021a4:	20000614 	.word	0x20000614
100021a8:	200007fa 	.word	0x200007fa
100021ac:	20000658 	.word	0x20000658
100021b0:	20000800 	.word	0x20000800
100021b4:	2000069c 	.word	0x2000069c
100021b8:	20000842 	.word	0x20000842
100021bc:	2000083e 	.word	0x2000083e
100021c0:	200007ec 	.word	0x200007ec
100021c4:	20000908 	.word	0x20000908

100021c8 <bcuAktBerechnung>:
 //----------------------------------


 //----------------------------------
 void bcuAktBerechnung(void)
  {
100021c8:	b580      	push	{r7, lr}
100021ca:	b082      	sub	sp, #8
100021cc:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

     Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
100021ce:	4b28      	ldr	r3, [pc, #160]	; (10002270 <bcuAktBerechnung+0xa8>)
100021d0:	881b      	ldrh	r3, [r3, #0]
100021d2:	0a1b      	lsrs	r3, r3, #8
100021d4:	b29a      	uxth	r2, r3
100021d6:	4b27      	ldr	r3, [pc, #156]	; (10002274 <bcuAktBerechnung+0xac>)
100021d8:	801a      	strh	r2, [r3, #0]
     Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
100021da:	4b25      	ldr	r3, [pc, #148]	; (10002270 <bcuAktBerechnung+0xa8>)
100021dc:	881b      	ldrh	r3, [r3, #0]
100021de:	0a1b      	lsrs	r3, r3, #8
100021e0:	b29a      	uxth	r2, r3
100021e2:	4b25      	ldr	r3, [pc, #148]	; (10002278 <bcuAktBerechnung+0xb0>)
100021e4:	801a      	strh	r2, [r3, #0]
     Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
100021e6:	4b22      	ldr	r3, [pc, #136]	; (10002270 <bcuAktBerechnung+0xa8>)
100021e8:	881b      	ldrh	r3, [r3, #0]
100021ea:	22ff      	movs	r2, #255	; 0xff
100021ec:	4013      	ands	r3, r2
100021ee:	b29a      	uxth	r2, r3
100021f0:	4b22      	ldr	r3, [pc, #136]	; (1000227c <bcuAktBerechnung+0xb4>)
100021f2:	801a      	strh	r2, [r3, #0]
     Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
100021f4:	4b1e      	ldr	r3, [pc, #120]	; (10002270 <bcuAktBerechnung+0xa8>)
100021f6:	881b      	ldrh	r3, [r3, #0]
100021f8:	22ff      	movs	r2, #255	; 0xff
100021fa:	4013      	ands	r3, r2
100021fc:	b29a      	uxth	r2, r3
100021fe:	4b20      	ldr	r3, [pc, #128]	; (10002280 <bcuAktBerechnung+0xb8>)
10002200:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Ww * Farbe_ww1_Quot;
10002202:	4b20      	ldr	r3, [pc, #128]	; (10002284 <bcuAktBerechnung+0xbc>)
10002204:	881b      	ldrh	r3, [r3, #0]
10002206:	1c1a      	adds	r2, r3, #0
10002208:	4b1a      	ldr	r3, [pc, #104]	; (10002274 <bcuAktBerechnung+0xac>)
1000220a:	881b      	ldrh	r3, [r3, #0]
1000220c:	4353      	muls	r3, r2
1000220e:	607b      	str	r3, [r7, #4]
	 Farbe_ww1 = (VarA / 0x100) >>4;
10002210:	687b      	ldr	r3, [r7, #4]
10002212:	0a1b      	lsrs	r3, r3, #8
10002214:	091b      	lsrs	r3, r3, #4
10002216:	b29a      	uxth	r2, r3
10002218:	4b1b      	ldr	r3, [pc, #108]	; (10002288 <bcuAktBerechnung+0xc0>)
1000221a:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Farbe_ww2_Quot;
1000221c:	4b19      	ldr	r3, [pc, #100]	; (10002284 <bcuAktBerechnung+0xbc>)
1000221e:	881b      	ldrh	r3, [r3, #0]
10002220:	1c1a      	adds	r2, r3, #0
10002222:	4b16      	ldr	r3, [pc, #88]	; (1000227c <bcuAktBerechnung+0xb4>)
10002224:	881b      	ldrh	r3, [r3, #0]
10002226:	4353      	muls	r3, r2
10002228:	607b      	str	r3, [r7, #4]
	 Farbe_ww2 = (VarA / 0x100) >>4;
1000222a:	687b      	ldr	r3, [r7, #4]
1000222c:	0a1b      	lsrs	r3, r3, #8
1000222e:	091b      	lsrs	r3, r3, #4
10002230:	b29a      	uxth	r2, r3
10002232:	4b16      	ldr	r3, [pc, #88]	; (1000228c <bcuAktBerechnung+0xc4>)
10002234:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Cw * Farbe_cw1_Quot;
10002236:	4b16      	ldr	r3, [pc, #88]	; (10002290 <bcuAktBerechnung+0xc8>)
10002238:	881b      	ldrh	r3, [r3, #0]
1000223a:	1c1a      	adds	r2, r3, #0
1000223c:	4b0e      	ldr	r3, [pc, #56]	; (10002278 <bcuAktBerechnung+0xb0>)
1000223e:	881b      	ldrh	r3, [r3, #0]
10002240:	4353      	muls	r3, r2
10002242:	607b      	str	r3, [r7, #4]
	 Farbe_cw1 = (VarA / 0x100) >>4;
10002244:	687b      	ldr	r3, [r7, #4]
10002246:	0a1b      	lsrs	r3, r3, #8
10002248:	091b      	lsrs	r3, r3, #4
1000224a:	b29a      	uxth	r2, r3
1000224c:	4b11      	ldr	r3, [pc, #68]	; (10002294 <bcuAktBerechnung+0xcc>)
1000224e:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Farbe_cw2_Quot;
10002250:	4b0f      	ldr	r3, [pc, #60]	; (10002290 <bcuAktBerechnung+0xc8>)
10002252:	881b      	ldrh	r3, [r3, #0]
10002254:	1c1a      	adds	r2, r3, #0
10002256:	4b0a      	ldr	r3, [pc, #40]	; (10002280 <bcuAktBerechnung+0xb8>)
10002258:	881b      	ldrh	r3, [r3, #0]
1000225a:	4353      	muls	r3, r2
1000225c:	607b      	str	r3, [r7, #4]
	 Farbe_cw2 = (VarA / 0x100) >>4;
1000225e:	687b      	ldr	r3, [r7, #4]
10002260:	0a1b      	lsrs	r3, r3, #8
10002262:	091b      	lsrs	r3, r3, #4
10002264:	b29a      	uxth	r2, r3
10002266:	4b0c      	ldr	r3, [pc, #48]	; (10002298 <bcuAktBerechnung+0xd0>)
10002268:	801a      	strh	r2, [r3, #0]
  }
1000226a:	46bd      	mov	sp, r7
1000226c:	b002      	add	sp, #8
1000226e:	bd80      	pop	{r7, pc}
10002270:	200008a0 	.word	0x200008a0
10002274:	20000832 	.word	0x20000832
10002278:	200008f4 	.word	0x200008f4
1000227c:	2000081c 	.word	0x2000081c
10002280:	200008a6 	.word	0x200008a6
10002284:	200008ac 	.word	0x200008ac
10002288:	200007fa 	.word	0x200007fa
1000228c:	200007f8 	.word	0x200007f8
10002290:	200008c0 	.word	0x200008c0
10002294:	20000800 	.word	0x20000800
10002298:	20000902 	.word	0x20000902

1000229c <bcuColorBerechnung>:
	 Farbe_cw2 = (VarA / 0x100) >>4;
  }
 //----------------------------------

 void bcuColorBerechnung(void)
  {
1000229c:	b580      	push	{r7, lr}
1000229e:	b082      	sub	sp, #8
100022a0:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

	 dimAkt_Ww = 0xffff;
100022a2:	4b1e      	ldr	r3, [pc, #120]	; (1000231c <bcuColorBerechnung+0x80>)
100022a4:	2201      	movs	r2, #1
100022a6:	4252      	negs	r2, r2
100022a8:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Brightness_Gen;
100022aa:	4b1c      	ldr	r3, [pc, #112]	; (1000231c <bcuColorBerechnung+0x80>)
100022ac:	881b      	ldrh	r3, [r3, #0]
100022ae:	1c1a      	adds	r2, r3, #0
100022b0:	4b1b      	ldr	r3, [pc, #108]	; (10002320 <bcuColorBerechnung+0x84>)
100022b2:	881b      	ldrh	r3, [r3, #0]
100022b4:	4353      	muls	r3, r2
100022b6:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022b8:	687b      	ldr	r3, [r7, #4]
100022ba:	0c1b      	lsrs	r3, r3, #16
100022bc:	607b      	str	r3, [r7, #4]
	 VarA = VarA * (0xffff - ColorQuot_Gen);
100022be:	4b19      	ldr	r3, [pc, #100]	; (10002324 <bcuColorBerechnung+0x88>)
100022c0:	881b      	ldrh	r3, [r3, #0]
100022c2:	1c1a      	adds	r2, r3, #0
100022c4:	4b18      	ldr	r3, [pc, #96]	; (10002328 <bcuColorBerechnung+0x8c>)
100022c6:	1a9b      	subs	r3, r3, r2
100022c8:	1c1a      	adds	r2, r3, #0
100022ca:	687b      	ldr	r3, [r7, #4]
100022cc:	4353      	muls	r3, r2
100022ce:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022d0:	687b      	ldr	r3, [r7, #4]
100022d2:	0c1b      	lsrs	r3, r3, #16
100022d4:	607b      	str	r3, [r7, #4]
	 dimAkt_Ww = VarA;
100022d6:	687b      	ldr	r3, [r7, #4]
100022d8:	b29a      	uxth	r2, r3
100022da:	4b10      	ldr	r3, [pc, #64]	; (1000231c <bcuColorBerechnung+0x80>)
100022dc:	801a      	strh	r2, [r3, #0]

	 dimAkt_Cw = 0xffff;
100022de:	4b13      	ldr	r3, [pc, #76]	; (1000232c <bcuColorBerechnung+0x90>)
100022e0:	2201      	movs	r2, #1
100022e2:	4252      	negs	r2, r2
100022e4:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Brightness_Gen;
100022e6:	4b11      	ldr	r3, [pc, #68]	; (1000232c <bcuColorBerechnung+0x90>)
100022e8:	881b      	ldrh	r3, [r3, #0]
100022ea:	1c1a      	adds	r2, r3, #0
100022ec:	4b0c      	ldr	r3, [pc, #48]	; (10002320 <bcuColorBerechnung+0x84>)
100022ee:	881b      	ldrh	r3, [r3, #0]
100022f0:	4353      	muls	r3, r2
100022f2:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022f4:	687b      	ldr	r3, [r7, #4]
100022f6:	0c1b      	lsrs	r3, r3, #16
100022f8:	607b      	str	r3, [r7, #4]
	 VarA = VarA * ColorQuot_Gen;
100022fa:	4b0a      	ldr	r3, [pc, #40]	; (10002324 <bcuColorBerechnung+0x88>)
100022fc:	881b      	ldrh	r3, [r3, #0]
100022fe:	1c1a      	adds	r2, r3, #0
10002300:	687b      	ldr	r3, [r7, #4]
10002302:	4353      	muls	r3, r2
10002304:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
10002306:	687b      	ldr	r3, [r7, #4]
10002308:	0c1b      	lsrs	r3, r3, #16
1000230a:	607b      	str	r3, [r7, #4]
	 dimAkt_Cw = VarA;
1000230c:	687b      	ldr	r3, [r7, #4]
1000230e:	b29a      	uxth	r2, r3
10002310:	4b06      	ldr	r3, [pc, #24]	; (1000232c <bcuColorBerechnung+0x90>)
10002312:	801a      	strh	r2, [r3, #0]
  }
10002314:	46bd      	mov	sp, r7
10002316:	b002      	add	sp, #8
10002318:	bd80      	pop	{r7, pc}
1000231a:	46c0      	nop			; (mov r8, r8)
1000231c:	200008ac 	.word	0x200008ac
10002320:	2000054c 	.word	0x2000054c
10002324:	2000054e 	.word	0x2000054e
10002328:	0000ffff 	.word	0x0000ffff
1000232c:	200008c0 	.word	0x200008c0

10002330 <Offlight_zahler_write>:
 //----------------------------------



 void Offlight_zahler_write(void)
 {
10002330:	b580      	push	{r7, lr}
10002332:	b082      	sub	sp, #8
10002334:	af00      	add	r7, sp, #0
     uint8_t a;
	 if(RegOnOff == RegOnOff_OFFvalue)
10002336:	4b3b      	ldr	r3, [pc, #236]	; (10002424 <Offlight_zahler_write+0xf4>)
10002338:	781b      	ldrb	r3, [r3, #0]
1000233a:	2b05      	cmp	r3, #5
1000233c:	d000      	beq.n	10002340 <Offlight_zahler_write+0x10>
1000233e:	e06e      	b.n	1000241e <Offlight_zahler_write+0xee>
	 {
	 zahler_offlight=zahler_offlight+1;
10002340:	4b39      	ldr	r3, [pc, #228]	; (10002428 <Offlight_zahler_write+0xf8>)
10002342:	881b      	ldrh	r3, [r3, #0]
10002344:	3301      	adds	r3, #1
10002346:	b29a      	uxth	r2, r3
10002348:	4b37      	ldr	r3, [pc, #220]	; (10002428 <Offlight_zahler_write+0xf8>)
1000234a:	801a      	strh	r2, [r3, #0]

	  if(zahler_offlight >= con_zahler_offlight)
1000234c:	4b36      	ldr	r3, [pc, #216]	; (10002428 <Offlight_zahler_write+0xf8>)
1000234e:	881b      	ldrh	r3, [r3, #0]
10002350:	2b3b      	cmp	r3, #59	; 0x3b
10002352:	d964      	bls.n	1000241e <Offlight_zahler_write+0xee>
	  {
		     zahler_offlight=0;
10002354:	4b34      	ldr	r3, [pc, #208]	; (10002428 <Offlight_zahler_write+0xf8>)
10002356:	2200      	movs	r2, #0
10002358:	801a      	strh	r2, [r3, #0]
			a = read_off_light_EEprom();
1000235a:	f7ff fc2d 	bl	10001bb8 <read_off_light_EEprom>
1000235e:	1c02      	adds	r2, r0, #0
10002360:	1dfb      	adds	r3, r7, #7
10002362:	701a      	strb	r2, [r3, #0]
			if (a == 0x03)
10002364:	1dfb      	adds	r3, r7, #7
10002366:	781b      	ldrb	r3, [r3, #0]
10002368:	2b03      	cmp	r3, #3
1000236a:	d152      	bne.n	10002412 <Offlight_zahler_write+0xe2>
			{
			dimOff_Ww = dimAkt_Ww;
1000236c:	4b2f      	ldr	r3, [pc, #188]	; (1000242c <Offlight_zahler_write+0xfc>)
1000236e:	881a      	ldrh	r2, [r3, #0]
10002370:	4b2f      	ldr	r3, [pc, #188]	; (10002430 <Offlight_zahler_write+0x100>)
10002372:	801a      	strh	r2, [r3, #0]
			dimOff_Cw = dimAkt_Cw;
10002374:	4b2f      	ldr	r3, [pc, #188]	; (10002434 <Offlight_zahler_write+0x104>)
10002376:	881a      	ldrh	r2, [r3, #0]
10002378:	4b2f      	ldr	r3, [pc, #188]	; (10002438 <Offlight_zahler_write+0x108>)
1000237a:	801a      	strh	r2, [r3, #0]

			 if ((ReadBuffer2[4] == (dimOff_Ww / 0x100)) && ( ReadBuffer2[5] == (dimOff_Ww & 0xff) ) && (ReadBuffer2[6] == (dimOff_Cw / 0x100)) && (ReadBuffer2[7] == (dimOff_Cw & 0xff)) )
1000237c:	4b2f      	ldr	r3, [pc, #188]	; (1000243c <Offlight_zahler_write+0x10c>)
1000237e:	791b      	ldrb	r3, [r3, #4]
10002380:	b29a      	uxth	r2, r3
10002382:	4b2b      	ldr	r3, [pc, #172]	; (10002430 <Offlight_zahler_write+0x100>)
10002384:	881b      	ldrh	r3, [r3, #0]
10002386:	0a1b      	lsrs	r3, r3, #8
10002388:	b29b      	uxth	r3, r3
1000238a:	429a      	cmp	r2, r3
1000238c:	d120      	bne.n	100023d0 <Offlight_zahler_write+0xa0>
1000238e:	4b2b      	ldr	r3, [pc, #172]	; (1000243c <Offlight_zahler_write+0x10c>)
10002390:	795b      	ldrb	r3, [r3, #5]
10002392:	1c1a      	adds	r2, r3, #0
10002394:	4b26      	ldr	r3, [pc, #152]	; (10002430 <Offlight_zahler_write+0x100>)
10002396:	881b      	ldrh	r3, [r3, #0]
10002398:	1c19      	adds	r1, r3, #0
1000239a:	23ff      	movs	r3, #255	; 0xff
1000239c:	400b      	ands	r3, r1
1000239e:	429a      	cmp	r2, r3
100023a0:	d116      	bne.n	100023d0 <Offlight_zahler_write+0xa0>
100023a2:	4b26      	ldr	r3, [pc, #152]	; (1000243c <Offlight_zahler_write+0x10c>)
100023a4:	799b      	ldrb	r3, [r3, #6]
100023a6:	b29a      	uxth	r2, r3
100023a8:	4b23      	ldr	r3, [pc, #140]	; (10002438 <Offlight_zahler_write+0x108>)
100023aa:	881b      	ldrh	r3, [r3, #0]
100023ac:	0a1b      	lsrs	r3, r3, #8
100023ae:	b29b      	uxth	r3, r3
100023b0:	429a      	cmp	r2, r3
100023b2:	d10d      	bne.n	100023d0 <Offlight_zahler_write+0xa0>
100023b4:	4b21      	ldr	r3, [pc, #132]	; (1000243c <Offlight_zahler_write+0x10c>)
100023b6:	79db      	ldrb	r3, [r3, #7]
100023b8:	1c1a      	adds	r2, r3, #0
100023ba:	4b1f      	ldr	r3, [pc, #124]	; (10002438 <Offlight_zahler_write+0x108>)
100023bc:	881b      	ldrh	r3, [r3, #0]
100023be:	1c19      	adds	r1, r3, #0
100023c0:	23ff      	movs	r3, #255	; 0xff
100023c2:	400b      	ands	r3, r1
100023c4:	429a      	cmp	r2, r3
100023c6:	d103      	bne.n	100023d0 <Offlight_zahler_write+0xa0>
			 {
		     zahler_offlight=0;
100023c8:	4b17      	ldr	r3, [pc, #92]	; (10002428 <Offlight_zahler_write+0xf8>)
100023ca:	2200      	movs	r2, #0
100023cc:	801a      	strh	r2, [r3, #0]
100023ce:	e023      	b.n	10002418 <Offlight_zahler_write+0xe8>
			 }
			 else{
		     ReadBuffer2[4] = dimOff_Ww / 0x100;
100023d0:	4b17      	ldr	r3, [pc, #92]	; (10002430 <Offlight_zahler_write+0x100>)
100023d2:	881b      	ldrh	r3, [r3, #0]
100023d4:	0a1b      	lsrs	r3, r3, #8
100023d6:	b29b      	uxth	r3, r3
100023d8:	b2da      	uxtb	r2, r3
100023da:	4b18      	ldr	r3, [pc, #96]	; (1000243c <Offlight_zahler_write+0x10c>)
100023dc:	711a      	strb	r2, [r3, #4]
		     ReadBuffer2[5] = dimOff_Ww & 0xff;
100023de:	4b14      	ldr	r3, [pc, #80]	; (10002430 <Offlight_zahler_write+0x100>)
100023e0:	881b      	ldrh	r3, [r3, #0]
100023e2:	b2da      	uxtb	r2, r3
100023e4:	4b15      	ldr	r3, [pc, #84]	; (1000243c <Offlight_zahler_write+0x10c>)
100023e6:	715a      	strb	r2, [r3, #5]
		     ReadBuffer2[6] = dimOff_Cw / 0x100;
100023e8:	4b13      	ldr	r3, [pc, #76]	; (10002438 <Offlight_zahler_write+0x108>)
100023ea:	881b      	ldrh	r3, [r3, #0]
100023ec:	0a1b      	lsrs	r3, r3, #8
100023ee:	b29b      	uxth	r3, r3
100023f0:	b2da      	uxtb	r2, r3
100023f2:	4b12      	ldr	r3, [pc, #72]	; (1000243c <Offlight_zahler_write+0x10c>)
100023f4:	719a      	strb	r2, [r3, #6]
		     ReadBuffer2[7] = dimOff_Cw & 0xff;
100023f6:	4b10      	ldr	r3, [pc, #64]	; (10002438 <Offlight_zahler_write+0x108>)
100023f8:	881b      	ldrh	r3, [r3, #0]
100023fa:	b2da      	uxtb	r2, r3
100023fc:	4b0f      	ldr	r3, [pc, #60]	; (1000243c <Offlight_zahler_write+0x10c>)
100023fe:	71da      	strb	r2, [r3, #7]
		     a = writeOff_light_B5_EEprom();
10002400:	f7ff fcda 	bl	10001db8 <writeOff_light_B5_EEprom>
10002404:	1c02      	adds	r2, r0, #0
10002406:	1dfb      	adds	r3, r7, #7
10002408:	701a      	strb	r2, [r3, #0]
		     zahler_offlight=0;
1000240a:	4b07      	ldr	r3, [pc, #28]	; (10002428 <Offlight_zahler_write+0xf8>)
1000240c:	2200      	movs	r2, #0
1000240e:	801a      	strh	r2, [r3, #0]
10002410:	e002      	b.n	10002418 <Offlight_zahler_write+0xe8>
		    		//    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
			 }
			}
			else {
			zahler_offlight = con_zahler_offlight/2;
10002412:	4b05      	ldr	r3, [pc, #20]	; (10002428 <Offlight_zahler_write+0xf8>)
10002414:	221e      	movs	r2, #30
10002416:	801a      	strh	r2, [r3, #0]
			}

	   zahler_offlight=0;
10002418:	4b03      	ldr	r3, [pc, #12]	; (10002428 <Offlight_zahler_write+0xf8>)
1000241a:	2200      	movs	r2, #0
1000241c:	801a      	strh	r2, [r3, #0]
	  }//zahler_offlight
	 }//regonoff
 }
1000241e:	46bd      	mov	sp, r7
10002420:	b002      	add	sp, #8
10002422:	bd80      	pop	{r7, pc}
10002424:	2000085a 	.word	0x2000085a
10002428:	20000768 	.word	0x20000768
1000242c:	200008ac 	.word	0x200008ac
10002430:	20000900 	.word	0x20000900
10002434:	200008c0 	.word	0x200008c0
10002438:	20000864 	.word	0x20000864
1000243c:	20000848 	.word	0x20000848

10002440 <plus39V_stop>:

 //----------------------------------------------------

 void plus39V_stop (void) // spannung ok
  {
10002440:	b580      	push	{r7, lr}
10002442:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);


  }
10002444:	46bd      	mov	sp, r7
10002446:	bd80      	pop	{r7, pc}

10002448 <plus39V_start>:

 void plus39V_start (void) // spannung ok
  {
10002448:	b580      	push	{r7, lr}
1000244a:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);

  }
1000244c:	46bd      	mov	sp, r7
1000244e:	bd80      	pop	{r7, pc}

10002450 <Time1msec>:

 //----------------------------------

  void Time1msec (void) //
  {
10002450:	b580      	push	{r7, lr}
10002452:	af00      	add	r7, sp, #0
      ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
10002454:	4b02      	ldr	r3, [pc, #8]	; (10002460 <Time1msec+0x10>)
10002456:	1c18      	adds	r0, r3, #0
10002458:	f004 feea 	bl	10007230 <ADC_MEASUREMENT_ADV_SoftwareTrigger>

  }
1000245c:	46bd      	mov	sp, r7
1000245e:	bd80      	pop	{r7, pc}
10002460:	100097ec 	.word	0x100097ec

10002464 <Time20msec>:
  //----------------------------------

   void Time20msec (void) //
   {
10002464:	b580      	push	{r7, lr}
10002466:	af00      	add	r7, sp, #0

   //    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
       resultA2 = (3*resultA2 + resultAalt)/4;
10002468:	4b36      	ldr	r3, [pc, #216]	; (10002544 <Time20msec+0xe0>)
1000246a:	881b      	ldrh	r3, [r3, #0]
1000246c:	1c1a      	adds	r2, r3, #0
1000246e:	1c13      	adds	r3, r2, #0
10002470:	005b      	lsls	r3, r3, #1
10002472:	189b      	adds	r3, r3, r2
10002474:	4a34      	ldr	r2, [pc, #208]	; (10002548 <Time20msec+0xe4>)
10002476:	8812      	ldrh	r2, [r2, #0]
10002478:	189b      	adds	r3, r3, r2
1000247a:	2b00      	cmp	r3, #0
1000247c:	da00      	bge.n	10002480 <Time20msec+0x1c>
1000247e:	3303      	adds	r3, #3
10002480:	109b      	asrs	r3, r3, #2
10002482:	b29a      	uxth	r2, r3
10002484:	4b2f      	ldr	r3, [pc, #188]	; (10002544 <Time20msec+0xe0>)
10002486:	801a      	strh	r2, [r3, #0]
       resultB2 = (3*resultB2 + resultBalt)/4;
10002488:	4b30      	ldr	r3, [pc, #192]	; (1000254c <Time20msec+0xe8>)
1000248a:	881b      	ldrh	r3, [r3, #0]
1000248c:	1c1a      	adds	r2, r3, #0
1000248e:	1c13      	adds	r3, r2, #0
10002490:	005b      	lsls	r3, r3, #1
10002492:	189b      	adds	r3, r3, r2
10002494:	4a2e      	ldr	r2, [pc, #184]	; (10002550 <Time20msec+0xec>)
10002496:	8812      	ldrh	r2, [r2, #0]
10002498:	189b      	adds	r3, r3, r2
1000249a:	2b00      	cmp	r3, #0
1000249c:	da00      	bge.n	100024a0 <Time20msec+0x3c>
1000249e:	3303      	adds	r3, #3
100024a0:	109b      	asrs	r3, r3, #2
100024a2:	b29a      	uxth	r2, r3
100024a4:	4b29      	ldr	r3, [pc, #164]	; (1000254c <Time20msec+0xe8>)
100024a6:	801a      	strh	r2, [r3, #0]
       resultC2 = (3*resultC2 + resultCalt)/4;
100024a8:	4b2a      	ldr	r3, [pc, #168]	; (10002554 <Time20msec+0xf0>)
100024aa:	881b      	ldrh	r3, [r3, #0]
100024ac:	1c1a      	adds	r2, r3, #0
100024ae:	1c13      	adds	r3, r2, #0
100024b0:	005b      	lsls	r3, r3, #1
100024b2:	189b      	adds	r3, r3, r2
100024b4:	4a28      	ldr	r2, [pc, #160]	; (10002558 <Time20msec+0xf4>)
100024b6:	8812      	ldrh	r2, [r2, #0]
100024b8:	189b      	adds	r3, r3, r2
100024ba:	2b00      	cmp	r3, #0
100024bc:	da00      	bge.n	100024c0 <Time20msec+0x5c>
100024be:	3303      	adds	r3, #3
100024c0:	109b      	asrs	r3, r3, #2
100024c2:	b29a      	uxth	r2, r3
100024c4:	4b23      	ldr	r3, [pc, #140]	; (10002554 <Time20msec+0xf0>)
100024c6:	801a      	strh	r2, [r3, #0]
       resultD2 = (3*resultD2 + resultDalt)/4;
100024c8:	4b24      	ldr	r3, [pc, #144]	; (1000255c <Time20msec+0xf8>)
100024ca:	881b      	ldrh	r3, [r3, #0]
100024cc:	1c1a      	adds	r2, r3, #0
100024ce:	1c13      	adds	r3, r2, #0
100024d0:	005b      	lsls	r3, r3, #1
100024d2:	189b      	adds	r3, r3, r2
100024d4:	4a22      	ldr	r2, [pc, #136]	; (10002560 <Time20msec+0xfc>)
100024d6:	8812      	ldrh	r2, [r2, #0]
100024d8:	189b      	adds	r3, r3, r2
100024da:	2b00      	cmp	r3, #0
100024dc:	da00      	bge.n	100024e0 <Time20msec+0x7c>
100024de:	3303      	adds	r3, #3
100024e0:	109b      	asrs	r3, r3, #2
100024e2:	b29a      	uxth	r2, r3
100024e4:	4b1d      	ldr	r3, [pc, #116]	; (1000255c <Time20msec+0xf8>)
100024e6:	801a      	strh	r2, [r3, #0]
       adc_ready20m=adc_ready20m + 1;
100024e8:	4b1e      	ldr	r3, [pc, #120]	; (10002564 <Time20msec+0x100>)
100024ea:	881b      	ldrh	r3, [r3, #0]
100024ec:	3301      	adds	r3, #1
100024ee:	b29a      	uxth	r2, r3
100024f0:	4b1c      	ldr	r3, [pc, #112]	; (10002564 <Time20msec+0x100>)
100024f2:	801a      	strh	r2, [r3, #0]

      if (adc_ready20m > 5)
100024f4:	4b1b      	ldr	r3, [pc, #108]	; (10002564 <Time20msec+0x100>)
100024f6:	881b      	ldrh	r3, [r3, #0]
100024f8:	2b05      	cmp	r3, #5
100024fa:	d921      	bls.n	10002540 <Time20msec+0xdc>
      {
     	//    DIGITAL_IO_ToggleOutput(&LED);
     	 adc_ready20m=0;
100024fc:	4b19      	ldr	r3, [pc, #100]	; (10002564 <Time20msec+0x100>)
100024fe:	2200      	movs	r2, #0
10002500:	801a      	strh	r2, [r3, #0]
     	    if (resultA2 < min_EEP_Voltage_Uin)
10002502:	4b10      	ldr	r3, [pc, #64]	; (10002544 <Time20msec+0xe0>)
10002504:	881b      	ldrh	r3, [r3, #0]
10002506:	4a18      	ldr	r2, [pc, #96]	; (10002568 <Time20msec+0x104>)
10002508:	4293      	cmp	r3, r2
1000250a:	d809      	bhi.n	10002520 <Time20msec+0xbc>
     	     {
     	     plus39V_stop();
1000250c:	f7ff ff98 	bl	10002440 <plus39V_stop>
					B_nextLedOff=0;   // schaltet on led beim spannnungsvergleich aus
10002510:	4b16      	ldr	r3, [pc, #88]	; (1000256c <Time20msec+0x108>)
10002512:	2200      	movs	r2, #0
10002514:	701a      	strb	r2, [r3, #0]
 	 		 	DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10002516:	4b16      	ldr	r3, [pc, #88]	; (10002570 <Time20msec+0x10c>)
10002518:	1c18      	adds	r0, r3, #0
1000251a:	f7fe fdf1 	bl	10001100 <DIGITAL_IO_SetOutputLow>
1000251e:	e00f      	b.n	10002540 <Time20msec+0xdc>
     	     }
     	    else if (resultA2 > minHyst_EEP_Voltage_Uin)
10002520:	4b08      	ldr	r3, [pc, #32]	; (10002544 <Time20msec+0xe0>)
10002522:	881a      	ldrh	r2, [r3, #0]
10002524:	23bf      	movs	r3, #191	; 0xbf
10002526:	011b      	lsls	r3, r3, #4
10002528:	429a      	cmp	r2, r3
1000252a:	d909      	bls.n	10002540 <Time20msec+0xdc>
 			 {
     	     plus39V_start();
1000252c:	f7ff ff8c 	bl	10002448 <plus39V_start>
				if(	B_nextLedOff==0)
10002530:	4b0e      	ldr	r3, [pc, #56]	; (1000256c <Time20msec+0x108>)
10002532:	781b      	ldrb	r3, [r3, #0]
10002534:	2b00      	cmp	r3, #0
10002536:	d103      	bne.n	10002540 <Time20msec+0xdc>
 	 		 	{DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);}
10002538:	4b0d      	ldr	r3, [pc, #52]	; (10002570 <Time20msec+0x10c>)
1000253a:	1c18      	adds	r0, r3, #0
1000253c:	f7fe fdd0 	bl	100010e0 <DIGITAL_IO_SetOutputHigh>
 			 }
      }


   }
10002540:	46bd      	mov	sp, r7
10002542:	bd80      	pop	{r7, pc}
10002544:	200008fe 	.word	0x200008fe
10002548:	200007c4 	.word	0x200007c4
1000254c:	200007fe 	.word	0x200007fe
10002550:	200008a2 	.word	0x200008a2
10002554:	200007f6 	.word	0x200007f6
10002558:	20000906 	.word	0x20000906
1000255c:	20000820 	.word	0x20000820
10002560:	20000766 	.word	0x20000766
10002564:	20000764 	.word	0x20000764
10002568:	00000b9f 	.word	0x00000b9f
1000256c:	2000076d 	.word	0x2000076d
10002570:	10009714 	.word	0x10009714

10002574 <firstuartBack>:
  //------------------------------

   void firstuartBack (void) //
   {	if ( B_first_uart == 0 )
10002574:	b598      	push	{r3, r4, r7, lr}
10002576:	af00      	add	r7, sp, #0
10002578:	4b17      	ldr	r3, [pc, #92]	; (100025d8 <firstuartBack+0x64>)
1000257a:	781b      	ldrb	r3, [r3, #0]
1000257c:	2b00      	cmp	r3, #0
1000257e:	d129      	bne.n	100025d4 <firstuartBack+0x60>
   	   {
	   new_data_HalloBack();
10002580:	f7ff f894 	bl	100016ac <new_data_HalloBack>
	   new_data[5]= command_firstuartBack ;
10002584:	4b15      	ldr	r3, [pc, #84]	; (100025dc <firstuartBack+0x68>)
10002586:	2230      	movs	r2, #48	; 0x30
10002588:	715a      	strb	r2, [r3, #5]
   	   new_data[6]= Ser_NrH  / 0x100 ;
1000258a:	4b15      	ldr	r3, [pc, #84]	; (100025e0 <firstuartBack+0x6c>)
1000258c:	881b      	ldrh	r3, [r3, #0]
1000258e:	0a1b      	lsrs	r3, r3, #8
10002590:	b29b      	uxth	r3, r3
10002592:	b2da      	uxtb	r2, r3
10002594:	4b11      	ldr	r3, [pc, #68]	; (100025dc <firstuartBack+0x68>)
10002596:	719a      	strb	r2, [r3, #6]
   	   new_data[7]= Ser_NrH  & 0xff ;
10002598:	4b11      	ldr	r3, [pc, #68]	; (100025e0 <firstuartBack+0x6c>)
1000259a:	881b      	ldrh	r3, [r3, #0]
1000259c:	b2da      	uxtb	r2, r3
1000259e:	4b0f      	ldr	r3, [pc, #60]	; (100025dc <firstuartBack+0x68>)
100025a0:	71da      	strb	r2, [r3, #7]
   	   new_data[8]= Ser_NrL  / 0x100 ;
100025a2:	4b10      	ldr	r3, [pc, #64]	; (100025e4 <firstuartBack+0x70>)
100025a4:	881b      	ldrh	r3, [r3, #0]
100025a6:	0a1b      	lsrs	r3, r3, #8
100025a8:	b29b      	uxth	r3, r3
100025aa:	b2da      	uxtb	r2, r3
100025ac:	4b0b      	ldr	r3, [pc, #44]	; (100025dc <firstuartBack+0x68>)
100025ae:	721a      	strb	r2, [r3, #8]
   	   new_data[9]= Ser_NrL  & 0xff ;
100025b0:	4b0c      	ldr	r3, [pc, #48]	; (100025e4 <firstuartBack+0x70>)
100025b2:	881b      	ldrh	r3, [r3, #0]
100025b4:	b2da      	uxtb	r2, r3
100025b6:	4b09      	ldr	r3, [pc, #36]	; (100025dc <firstuartBack+0x68>)
100025b8:	725a      	strb	r2, [r3, #9]
   	   UART_Transmit(&UART_1, new_data,transmit_buf_size);
100025ba:	4b0b      	ldr	r3, [pc, #44]	; (100025e8 <firstuartBack+0x74>)
100025bc:	781b      	ldrb	r3, [r3, #0]
100025be:	1c1c      	adds	r4, r3, #0
100025c0:	4a0a      	ldr	r2, [pc, #40]	; (100025ec <firstuartBack+0x78>)
100025c2:	4b06      	ldr	r3, [pc, #24]	; (100025dc <firstuartBack+0x68>)
100025c4:	1c10      	adds	r0, r2, #0
100025c6:	1c19      	adds	r1, r3, #0
100025c8:	1c22      	adds	r2, r4, #0
100025ca:	f001 fb3f 	bl	10003c4c <UART_Transmit>
   	   B_first_uart=1;
100025ce:	4b02      	ldr	r3, [pc, #8]	; (100025d8 <firstuartBack+0x64>)
100025d0:	2201      	movs	r2, #1
100025d2:	701a      	strb	r2, [r3, #0]
   	   }
   }
100025d4:	46bd      	mov	sp, r7
100025d6:	bd98      	pop	{r3, r4, r7, pc}
100025d8:	2000076c 	.word	0x2000076c
100025dc:	20000804 	.word	0x20000804
100025e0:	20000830 	.word	0x20000830
100025e4:	200008a8 	.word	0x200008a8
100025e8:	20000550 	.word	0x20000550
100025ec:	20000560 	.word	0x20000560

100025f0 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{    
100025f0:	b580      	push	{r7, lr}
100025f2:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100025f4:	f004 fb7e 	bl	10006cf4 <SystemCoreSetup>
  SystemCoreClockSetup();
100025f8:	f004 fbc2 	bl	10006d80 <SystemCoreClockSetup>
}
100025fc:	46bd      	mov	sp, r7
100025fe:	bd80      	pop	{r7, pc}

10002600 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
10002600:	b580      	push	{r7, lr}
10002602:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002604:	4b12      	ldr	r3, [pc, #72]	; (10002650 <SystemCoreClockUpdate+0x50>)
10002606:	681a      	ldr	r2, [r3, #0]
10002608:	23ff      	movs	r3, #255	; 0xff
1000260a:	021b      	lsls	r3, r3, #8
1000260c:	4013      	ands	r3, r2
1000260e:	0a1a      	lsrs	r2, r3, #8
10002610:	4b10      	ldr	r3, [pc, #64]	; (10002654 <SystemCoreClockUpdate+0x54>)
10002612:	601a      	str	r2, [r3, #0]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10002614:	4b0e      	ldr	r3, [pc, #56]	; (10002650 <SystemCoreClockUpdate+0x50>)
10002616:	681b      	ldr	r3, [r3, #0]
10002618:	22ff      	movs	r2, #255	; 0xff
1000261a:	401a      	ands	r2, r3
1000261c:	4b0e      	ldr	r3, [pc, #56]	; (10002658 <SystemCoreClockUpdate+0x58>)
1000261e:	601a      	str	r2, [r3, #0]
  
  if (IDIV != 0)
10002620:	4b0c      	ldr	r3, [pc, #48]	; (10002654 <SystemCoreClockUpdate+0x54>)
10002622:	681b      	ldr	r3, [r3, #0]
10002624:	2b00      	cmp	r3, #0
10002626:	d00e      	beq.n	10002646 <SystemCoreClockUpdate+0x46>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((DCO1_FREQUENCY << 6U) / ((IDIV << 8) + FDIV)) << 1U;
10002628:	4b0a      	ldr	r3, [pc, #40]	; (10002654 <SystemCoreClockUpdate+0x54>)
1000262a:	681b      	ldr	r3, [r3, #0]
1000262c:	021a      	lsls	r2, r3, #8
1000262e:	4b0a      	ldr	r3, [pc, #40]	; (10002658 <SystemCoreClockUpdate+0x58>)
10002630:	681b      	ldr	r3, [r3, #0]
10002632:	18d3      	adds	r3, r2, r3
10002634:	4809      	ldr	r0, [pc, #36]	; (1000265c <SystemCoreClockUpdate+0x5c>)
10002636:	1c19      	adds	r1, r3, #0
10002638:	f000 fc5e 	bl	10002ef8 <__aeabi_uidiv>
1000263c:	1c03      	adds	r3, r0, #0
1000263e:	005a      	lsls	r2, r3, #1
10002640:	4b07      	ldr	r3, [pc, #28]	; (10002660 <SystemCoreClockUpdate+0x60>)
10002642:	601a      	str	r2, [r3, #0]
10002644:	e002      	b.n	1000264c <SystemCoreClockUpdate+0x4c>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = DCO1_FREQUENCY >> 1U;
10002646:	4b06      	ldr	r3, [pc, #24]	; (10002660 <SystemCoreClockUpdate+0x60>)
10002648:	4a06      	ldr	r2, [pc, #24]	; (10002664 <SystemCoreClockUpdate+0x64>)
1000264a:	601a      	str	r2, [r3, #0]
  }
}
1000264c:	46bd      	mov	sp, r7
1000264e:	bd80      	pop	{r7, pc}
10002650:	40010300 	.word	0x40010300
10002654:	20000770 	.word	0x20000770
10002658:	20000774 	.word	0x20000774
1000265c:	f4240000 	.word	0xf4240000
10002660:	20003ffc 	.word	0x20003ffc
10002664:	01e84800 	.word	0x01e84800

10002668 <XMC_FLASH_IsBusy>:
 * \par<b>Related APIs:</b><BR>
 * XMC_FLASH_GetStatus()\n\n\n
 *
 */
__STATIC_INLINE bool XMC_FLASH_IsBusy(void)
{
10002668:	b580      	push	{r7, lr}
1000266a:	af00      	add	r7, sp, #0
  return (bool)(XMC_FLASH_GetStatus() & XMC_FLASH_STATUS_BUSY);
1000266c:	f000 f81a 	bl	100026a4 <XMC_FLASH_GetStatus>
10002670:	1c02      	adds	r2, r0, #0
10002672:	2301      	movs	r3, #1
10002674:	4013      	ands	r3, r2
10002676:	1e5a      	subs	r2, r3, #1
10002678:	4193      	sbcs	r3, r2
1000267a:	b2db      	uxtb	r3, r3
}
1000267c:	1c18      	adds	r0, r3, #0
1000267e:	46bd      	mov	sp, r7
10002680:	bd80      	pop	{r7, pc}
10002682:	46c0      	nop			; (mov r8, r8)

10002684 <XMC_FLASH_ClearStatus>:

/*
 * This API shall clear the ECC and VERIFICATION error status.
 */
void XMC_FLASH_ClearStatus(void)
{
10002684:	b580      	push	{r7, lr}
10002686:	af00      	add	r7, sp, #0
  NVM->NVMPROG |= (uint16_t)((uint16_t)NVM_NVMPROG_RSTVERR_Msk | (uint16_t)NVM_NVMPROG_RSTECC_Msk);
10002688:	4905      	ldr	r1, [pc, #20]	; (100026a0 <XMC_FLASH_ClearStatus+0x1c>)
1000268a:	4b05      	ldr	r3, [pc, #20]	; (100026a0 <XMC_FLASH_ClearStatus+0x1c>)
1000268c:	889b      	ldrh	r3, [r3, #4]
1000268e:	b29b      	uxth	r3, r3
10002690:	22c0      	movs	r2, #192	; 0xc0
10002692:	0192      	lsls	r2, r2, #6
10002694:	4313      	orrs	r3, r2
10002696:	b29b      	uxth	r3, r3
10002698:	808b      	strh	r3, [r1, #4]
}
1000269a:	46bd      	mov	sp, r7
1000269c:	bd80      	pop	{r7, pc}
1000269e:	46c0      	nop			; (mov r8, r8)
100026a0:	40050000 	.word	0x40050000

100026a4 <XMC_FLASH_GetStatus>:

/*
 * This API shall return the status of NVM.
 */
uint32_t XMC_FLASH_GetStatus(void)
{
100026a4:	b580      	push	{r7, lr}
100026a6:	af00      	add	r7, sp, #0
  return NVM->NVMSTATUS;
100026a8:	4b02      	ldr	r3, [pc, #8]	; (100026b4 <XMC_FLASH_GetStatus+0x10>)
100026aa:	881b      	ldrh	r3, [r3, #0]
100026ac:	b29b      	uxth	r3, r3
}
100026ae:	1c18      	adds	r0, r3, #0
100026b0:	46bd      	mov	sp, r7
100026b2:	bd80      	pop	{r7, pc}
100026b4:	40050000 	.word	0x40050000

100026b8 <XMC_FLASH_ProgramVerifyPage>:
{
  (void)XMC1000_NvmErasePage(address);
}

void XMC_FLASH_ProgramVerifyPage(uint32_t *address, const uint32_t *data)
{
100026b8:	b580      	push	{r7, lr}
100026ba:	b082      	sub	sp, #8
100026bc:	af00      	add	r7, sp, #0
100026be:	6078      	str	r0, [r7, #4]
100026c0:	6039      	str	r1, [r7, #0]
  (void)XMC1000_NvmProgVerify(data, address);
100026c2:	2382      	movs	r3, #130	; 0x82
100026c4:	005b      	lsls	r3, r3, #1
100026c6:	681b      	ldr	r3, [r3, #0]
100026c8:	6839      	ldr	r1, [r7, #0]
100026ca:	687a      	ldr	r2, [r7, #4]
100026cc:	1c08      	adds	r0, r1, #0
100026ce:	1c11      	adds	r1, r2, #0
100026d0:	4798      	blx	r3
}
100026d2:	46bd      	mov	sp, r7
100026d4:	b002      	add	sp, #8
100026d6:	bd80      	pop	{r7, pc}

100026d8 <XMC_FLASH_WriteBlocks>:

/* Write blocks of data into flash*/
void XMC_FLASH_WriteBlocks(uint32_t *address, const uint32_t *data, uint32_t num_blocks, bool verify)
{
100026d8:	b580      	push	{r7, lr}
100026da:	b086      	sub	sp, #24
100026dc:	af00      	add	r7, sp, #0
100026de:	60f8      	str	r0, [r7, #12]
100026e0:	60b9      	str	r1, [r7, #8]
100026e2:	607a      	str	r2, [r7, #4]
100026e4:	1c1a      	adds	r2, r3, #0
100026e6:	1cfb      	adds	r3, r7, #3
100026e8:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_FLASH_WriteBlocks: Starting address not aligned to Block",
                                                                   ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  /* Configure the continuous Write option command and reset the NVM error / verification status*/
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
100026ea:	4a29      	ldr	r2, [pc, #164]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
100026ec:	4b28      	ldr	r3, [pc, #160]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
100026ee:	889b      	ldrh	r3, [r3, #4]
100026f0:	b29b      	uxth	r3, r3
100026f2:	21ff      	movs	r1, #255	; 0xff
100026f4:	438b      	bics	r3, r1
100026f6:	b29b      	uxth	r3, r3
100026f8:	8093      	strh	r3, [r2, #4]
  NVM->NVMPROG |= (uint16_t)(NVM_NVMPROG_RSTVERR_Msk | NVM_NVMPROG_RSTECC_Msk);
100026fa:	4925      	ldr	r1, [pc, #148]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
100026fc:	4b24      	ldr	r3, [pc, #144]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
100026fe:	889b      	ldrh	r3, [r3, #4]
10002700:	b29b      	uxth	r3, r3
10002702:	22c0      	movs	r2, #192	; 0xc0
10002704:	0192      	lsls	r2, r2, #6
10002706:	4313      	orrs	r3, r2
10002708:	b29b      	uxth	r3, r3
1000270a:	808b      	strh	r3, [r1, #4]

  if (verify == true)
1000270c:	1cfb      	adds	r3, r7, #3
1000270e:	781b      	ldrb	r3, [r3, #0]
10002710:	2b00      	cmp	r3, #0
10002712:	d008      	beq.n	10002726 <XMC_FLASH_WriteBlocks+0x4e>
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE_VERIFY;
10002714:	4a1e      	ldr	r2, [pc, #120]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
10002716:	4b1e      	ldr	r3, [pc, #120]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
10002718:	889b      	ldrh	r3, [r3, #4]
1000271a:	b29b      	uxth	r3, r3
1000271c:	2161      	movs	r1, #97	; 0x61
1000271e:	430b      	orrs	r3, r1
10002720:	b29b      	uxth	r3, r3
10002722:	8093      	strh	r3, [r2, #4]
10002724:	e007      	b.n	10002736 <XMC_FLASH_WriteBlocks+0x5e>
  }
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
10002726:	4a1a      	ldr	r2, [pc, #104]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
10002728:	4b19      	ldr	r3, [pc, #100]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
1000272a:	889b      	ldrh	r3, [r3, #4]
1000272c:	b29b      	uxth	r3, r3
1000272e:	21a1      	movs	r1, #161	; 0xa1
10002730:	430b      	orrs	r3, r1
10002732:	b29b      	uxth	r3, r3
10002734:	8093      	strh	r3, [r2, #4]
  }

  for (block = 0U; block < num_blocks; ++block)
10002736:	2300      	movs	r3, #0
10002738:	613b      	str	r3, [r7, #16]
1000273a:	e01a      	b.n	10002772 <XMC_FLASH_WriteBlocks+0x9a>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
1000273c:	2300      	movs	r3, #0
1000273e:	617b      	str	r3, [r7, #20]
10002740:	e00c      	b.n	1000275c <XMC_FLASH_WriteBlocks+0x84>
    {
      *address = *data;
10002742:	68bb      	ldr	r3, [r7, #8]
10002744:	681a      	ldr	r2, [r3, #0]
10002746:	68fb      	ldr	r3, [r7, #12]
10002748:	601a      	str	r2, [r3, #0]
      data++;
1000274a:	68bb      	ldr	r3, [r7, #8]
1000274c:	3304      	adds	r3, #4
1000274e:	60bb      	str	r3, [r7, #8]
      address++;
10002750:	68fb      	ldr	r3, [r7, #12]
10002752:	3304      	adds	r3, #4
10002754:	60fb      	str	r3, [r7, #12]
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002756:	697b      	ldr	r3, [r7, #20]
10002758:	3301      	adds	r3, #1
1000275a:	617b      	str	r3, [r7, #20]
1000275c:	697b      	ldr	r3, [r7, #20]
1000275e:	2b03      	cmp	r3, #3
10002760:	d9ef      	bls.n	10002742 <XMC_FLASH_WriteBlocks+0x6a>
      *address = *data;
      data++;
      address++;
    }
      
    while (XMC_FLASH_IsBusy() == true)
10002762:	46c0      	nop			; (mov r8, r8)
10002764:	f7ff ff80 	bl	10002668 <XMC_FLASH_IsBusy>
10002768:	1e03      	subs	r3, r0, #0
1000276a:	d1fb      	bne.n	10002764 <XMC_FLASH_WriteBlocks+0x8c>
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
1000276c:	693b      	ldr	r3, [r7, #16]
1000276e:	3301      	adds	r3, #1
10002770:	613b      	str	r3, [r7, #16]
10002772:	693a      	ldr	r2, [r7, #16]
10002774:	687b      	ldr	r3, [r7, #4]
10002776:	429a      	cmp	r2, r3
10002778:	d3e0      	bcc.n	1000273c <XMC_FLASH_WriteBlocks+0x64>
    {
    }
  }

  /* Stop continuous write operation */
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
1000277a:	4a05      	ldr	r2, [pc, #20]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
1000277c:	4b04      	ldr	r3, [pc, #16]	; (10002790 <XMC_FLASH_WriteBlocks+0xb8>)
1000277e:	889b      	ldrh	r3, [r3, #4]
10002780:	b29b      	uxth	r3, r3
10002782:	21ff      	movs	r1, #255	; 0xff
10002784:	438b      	bics	r3, r1
10002786:	b29b      	uxth	r3, r3
10002788:	8093      	strh	r3, [r2, #4]
}
1000278a:	46bd      	mov	sp, r7
1000278c:	b006      	add	sp, #24
1000278e:	bd80      	pop	{r7, pc}
10002790:	40050000 	.word	0x40050000

10002794 <XMC_FLASH_ErasePages>:

/* Erase flash pages */
void XMC_FLASH_ErasePages(uint32_t *address, uint32_t num_pages)
{
10002794:	b580      	push	{r7, lr}
10002796:	b084      	sub	sp, #16
10002798:	af00      	add	r7, sp, #0
1000279a:	6078      	str	r0, [r7, #4]
1000279c:	6039      	str	r1, [r7, #0]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
1000279e:	2300      	movs	r3, #0
100027a0:	60fb      	str	r3, [r7, #12]
100027a2:	e011      	b.n	100027c8 <XMC_FLASH_ErasePages+0x34>
  {
    (void)XMC1000_NvmErasePage(address);
100027a4:	2380      	movs	r3, #128	; 0x80
100027a6:	005b      	lsls	r3, r3, #1
100027a8:	681b      	ldr	r3, [r3, #0]
100027aa:	687a      	ldr	r2, [r7, #4]
100027ac:	1c10      	adds	r0, r2, #0
100027ae:	4798      	blx	r3

    while (XMC_FLASH_IsBusy() == true)
100027b0:	46c0      	nop			; (mov r8, r8)
100027b2:	f7ff ff59 	bl	10002668 <XMC_FLASH_IsBusy>
100027b6:	1e03      	subs	r3, r0, #0
100027b8:	d1fb      	bne.n	100027b2 <XMC_FLASH_ErasePages+0x1e>
    {
    }

    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;
100027ba:	687b      	ldr	r3, [r7, #4]
100027bc:	3301      	adds	r3, #1
100027be:	33ff      	adds	r3, #255	; 0xff
100027c0:	607b      	str	r3, [r7, #4]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
100027c2:	68fb      	ldr	r3, [r7, #12]
100027c4:	3301      	adds	r3, #1
100027c6:	60fb      	str	r3, [r7, #12]
100027c8:	68fa      	ldr	r2, [r7, #12]
100027ca:	683b      	ldr	r3, [r7, #0]
100027cc:	429a      	cmp	r2, r3
100027ce:	d3e9      	bcc.n	100027a4 <XMC_FLASH_ErasePages+0x10>
    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;

  }

}
100027d0:	46bd      	mov	sp, r7
100027d2:	b004      	add	sp, #16
100027d4:	bd80      	pop	{r7, pc}
100027d6:	46c0      	nop			; (mov r8, r8)

100027d8 <XMC_FLASH_ReadBlocks>:
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
}

/* Read data blocks from flash */
void XMC_FLASH_ReadBlocks(uint32_t *address, uint32_t *data, uint32_t num_blocks)
{
100027d8:	b580      	push	{r7, lr}
100027da:	b086      	sub	sp, #24
100027dc:	af00      	add	r7, sp, #0
100027de:	60f8      	str	r0, [r7, #12]
100027e0:	60b9      	str	r1, [r7, #8]
100027e2:	607a      	str	r2, [r7, #4]
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
100027e4:	2300      	movs	r3, #0
100027e6:	613b      	str	r3, [r7, #16]
100027e8:	e015      	b.n	10002816 <XMC_FLASH_ReadBlocks+0x3e>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
100027ea:	2300      	movs	r3, #0
100027ec:	617b      	str	r3, [r7, #20]
100027ee:	e00c      	b.n	1000280a <XMC_FLASH_ReadBlocks+0x32>
    {
      *data = *address;
100027f0:	68fb      	ldr	r3, [r7, #12]
100027f2:	681a      	ldr	r2, [r3, #0]
100027f4:	68bb      	ldr	r3, [r7, #8]
100027f6:	601a      	str	r2, [r3, #0]
      data++;
100027f8:	68bb      	ldr	r3, [r7, #8]
100027fa:	3304      	adds	r3, #4
100027fc:	60bb      	str	r3, [r7, #8]
      address++;
100027fe:	68fb      	ldr	r3, [r7, #12]
10002800:	3304      	adds	r3, #4
10002802:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002804:	697b      	ldr	r3, [r7, #20]
10002806:	3301      	adds	r3, #1
10002808:	617b      	str	r3, [r7, #20]
1000280a:	697b      	ldr	r3, [r7, #20]
1000280c:	2b03      	cmp	r3, #3
1000280e:	d9ef      	bls.n	100027f0 <XMC_FLASH_ReadBlocks+0x18>
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002810:	693b      	ldr	r3, [r7, #16]
10002812:	3301      	adds	r3, #1
10002814:	613b      	str	r3, [r7, #16]
10002816:	693a      	ldr	r2, [r7, #16]
10002818:	687b      	ldr	r3, [r7, #4]
1000281a:	429a      	cmp	r2, r3
1000281c:	d3e5      	bcc.n	100027ea <XMC_FLASH_ReadBlocks+0x12>
      *data = *address;
      data++;
      address++;
    }
  }
}
1000281e:	46bd      	mov	sp, r7
10002820:	b006      	add	sp, #24
10002822:	bd80      	pop	{r7, pc}

10002824 <XMC_FLASH_ProgramPage>:
  XMC_FLASH_ErasePages(address, XMC_FLASH_PAGES_PER_SECTOR);
}

/* Program single page */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
10002824:	b580      	push	{r7, lr}
10002826:	b082      	sub	sp, #8
10002828:	af00      	add	r7, sp, #0
1000282a:	6078      	str	r0, [r7, #4]
1000282c:	6039      	str	r1, [r7, #0]
  XMC_FLASH_ProgramVerifyPage(address, data);
1000282e:	687a      	ldr	r2, [r7, #4]
10002830:	683b      	ldr	r3, [r7, #0]
10002832:	1c10      	adds	r0, r2, #0
10002834:	1c19      	adds	r1, r3, #0
10002836:	f7ff ff3f 	bl	100026b8 <XMC_FLASH_ProgramVerifyPage>
}
1000283a:	46bd      	mov	sp, r7
1000283c:	b002      	add	sp, #8
1000283e:	bd80      	pop	{r7, pc}

10002840 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10002840:	b590      	push	{r4, r7, lr}
10002842:	b085      	sub	sp, #20
10002844:	af00      	add	r7, sp, #0
10002846:	60f8      	str	r0, [r7, #12]
10002848:	607a      	str	r2, [r7, #4]
1000284a:	230b      	movs	r3, #11
1000284c:	18fb      	adds	r3, r7, r3
1000284e:	1c0a      	adds	r2, r1, #0
10002850:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));
  
  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
10002852:	230b      	movs	r3, #11
10002854:	18fb      	adds	r3, r7, r3
10002856:	781b      	ldrb	r3, [r3, #0]
10002858:	089b      	lsrs	r3, r3, #2
1000285a:	b2db      	uxtb	r3, r3
1000285c:	1c18      	adds	r0, r3, #0
1000285e:	230b      	movs	r3, #11
10002860:	18fb      	adds	r3, r7, r3
10002862:	781b      	ldrb	r3, [r3, #0]
10002864:	089b      	lsrs	r3, r3, #2
10002866:	b2db      	uxtb	r3, r3
10002868:	1c1a      	adds	r2, r3, #0
1000286a:	68fb      	ldr	r3, [r7, #12]
1000286c:	3204      	adds	r2, #4
1000286e:	0092      	lsls	r2, r2, #2
10002870:	58d3      	ldr	r3, [r2, r3]
10002872:	220b      	movs	r2, #11
10002874:	18ba      	adds	r2, r7, r2
10002876:	7812      	ldrb	r2, [r2, #0]
10002878:	2103      	movs	r1, #3
1000287a:	400a      	ands	r2, r1
1000287c:	00d2      	lsls	r2, r2, #3
1000287e:	1c11      	adds	r1, r2, #0
10002880:	22f8      	movs	r2, #248	; 0xf8
10002882:	408a      	lsls	r2, r1
10002884:	43d2      	mvns	r2, r2
10002886:	401a      	ands	r2, r3
10002888:	1c11      	adds	r1, r2, #0
1000288a:	68fb      	ldr	r3, [r7, #12]
1000288c:	1d02      	adds	r2, r0, #4
1000288e:	0092      	lsls	r2, r2, #2
10002890:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002892:	68fb      	ldr	r3, [r7, #12]
10002894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10002896:	220b      	movs	r2, #11
10002898:	18ba      	adds	r2, r7, r2
1000289a:	7812      	ldrb	r2, [r2, #0]
1000289c:	0052      	lsls	r2, r2, #1
1000289e:	1c11      	adds	r1, r2, #0
100028a0:	2203      	movs	r2, #3
100028a2:	408a      	lsls	r2, r1
100028a4:	43d2      	mvns	r2, r2
100028a6:	401a      	ands	r2, r3
100028a8:	68fb      	ldr	r3, [r7, #12]
100028aa:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
100028ac:	230b      	movs	r3, #11
100028ae:	18fb      	adds	r3, r7, r3
100028b0:	781b      	ldrb	r3, [r3, #0]
100028b2:	08db      	lsrs	r3, r3, #3
100028b4:	b2db      	uxtb	r3, r3
100028b6:	1c18      	adds	r0, r3, #0
100028b8:	230b      	movs	r3, #11
100028ba:	18fb      	adds	r3, r7, r3
100028bc:	781b      	ldrb	r3, [r3, #0]
100028be:	08db      	lsrs	r3, r3, #3
100028c0:	b2db      	uxtb	r3, r3
100028c2:	1c1a      	adds	r2, r3, #0
100028c4:	68fb      	ldr	r3, [r7, #12]
100028c6:	3210      	adds	r2, #16
100028c8:	0092      	lsls	r2, r2, #2
100028ca:	58d3      	ldr	r3, [r2, r3]
100028cc:	220b      	movs	r2, #11
100028ce:	18ba      	adds	r2, r7, r2
100028d0:	7812      	ldrb	r2, [r2, #0]
100028d2:	2107      	movs	r1, #7
100028d4:	400a      	ands	r2, r1
100028d6:	0092      	lsls	r2, r2, #2
100028d8:	1c11      	adds	r1, r2, #0
100028da:	2204      	movs	r2, #4
100028dc:	408a      	lsls	r2, r1
100028de:	43d2      	mvns	r2, r2
100028e0:	401a      	ands	r2, r3
100028e2:	1c11      	adds	r1, r2, #0
100028e4:	68fb      	ldr	r3, [r7, #12]
100028e6:	1c02      	adds	r2, r0, #0
100028e8:	3210      	adds	r2, #16
100028ea:	0092      	lsls	r2, r2, #2
100028ec:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
100028ee:	230b      	movs	r3, #11
100028f0:	18fb      	adds	r3, r7, r3
100028f2:	781b      	ldrb	r3, [r3, #0]
100028f4:	08db      	lsrs	r3, r3, #3
100028f6:	b2db      	uxtb	r3, r3
100028f8:	1c18      	adds	r0, r3, #0
100028fa:	230b      	movs	r3, #11
100028fc:	18fb      	adds	r3, r7, r3
100028fe:	781b      	ldrb	r3, [r3, #0]
10002900:	08db      	lsrs	r3, r3, #3
10002902:	b2db      	uxtb	r3, r3
10002904:	1c1a      	adds	r2, r3, #0
10002906:	68fb      	ldr	r3, [r7, #12]
10002908:	3210      	adds	r2, #16
1000290a:	0092      	lsls	r2, r2, #2
1000290c:	58d2      	ldr	r2, [r2, r3]
1000290e:	687b      	ldr	r3, [r7, #4]
10002910:	785b      	ldrb	r3, [r3, #1]
10002912:	1c1c      	adds	r4, r3, #0
10002914:	230b      	movs	r3, #11
10002916:	18fb      	adds	r3, r7, r3
10002918:	781b      	ldrb	r3, [r3, #0]
1000291a:	2107      	movs	r1, #7
1000291c:	400b      	ands	r3, r1
1000291e:	009b      	lsls	r3, r3, #2
10002920:	409c      	lsls	r4, r3
10002922:	1c23      	adds	r3, r4, #0
10002924:	431a      	orrs	r2, r3
10002926:	1c11      	adds	r1, r2, #0
10002928:	68fb      	ldr	r3, [r7, #12]
1000292a:	1c02      	adds	r2, r0, #0
1000292c:	3210      	adds	r2, #16
1000292e:	0092      	lsls	r2, r2, #2
10002930:	50d1      	str	r1, [r2, r3]
    
  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
10002932:	68fb      	ldr	r3, [r7, #12]
10002934:	4a1d      	ldr	r2, [pc, #116]	; (100029ac <XMC_GPIO_Init+0x16c>)
10002936:	4293      	cmp	r3, r2
10002938:	d10b      	bne.n	10002952 <XMC_GPIO_Init+0x112>
  {    
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
1000293a:	68fb      	ldr	r3, [r7, #12]
1000293c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
1000293e:	220b      	movs	r2, #11
10002940:	18ba      	adds	r2, r7, r2
10002942:	7812      	ldrb	r2, [r2, #0]
10002944:	2101      	movs	r1, #1
10002946:	4091      	lsls	r1, r2
10002948:	1c0a      	adds	r2, r1, #0
1000294a:	43d2      	mvns	r2, r2
1000294c:	401a      	ands	r2, r3
1000294e:	68fb      	ldr	r3, [r7, #12]
10002950:	661a      	str	r2, [r3, #96]	; 0x60
  }
  /* Set output level */
  port->OMR = (uint32_t)config->output_level << pin;
10002952:	687b      	ldr	r3, [r7, #4]
10002954:	685a      	ldr	r2, [r3, #4]
10002956:	230b      	movs	r3, #11
10002958:	18fb      	adds	r3, r7, r3
1000295a:	781b      	ldrb	r3, [r3, #0]
1000295c:	409a      	lsls	r2, r3
1000295e:	68fb      	ldr	r3, [r7, #12]
10002960:	605a      	str	r2, [r3, #4]
  
  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
10002962:	230b      	movs	r3, #11
10002964:	18fb      	adds	r3, r7, r3
10002966:	781b      	ldrb	r3, [r3, #0]
10002968:	089b      	lsrs	r3, r3, #2
1000296a:	b2db      	uxtb	r3, r3
1000296c:	1c18      	adds	r0, r3, #0
1000296e:	230b      	movs	r3, #11
10002970:	18fb      	adds	r3, r7, r3
10002972:	781b      	ldrb	r3, [r3, #0]
10002974:	089b      	lsrs	r3, r3, #2
10002976:	b2db      	uxtb	r3, r3
10002978:	1c1a      	adds	r2, r3, #0
1000297a:	68fb      	ldr	r3, [r7, #12]
1000297c:	3204      	adds	r2, #4
1000297e:	0092      	lsls	r2, r2, #2
10002980:	58d2      	ldr	r2, [r2, r3]
10002982:	687b      	ldr	r3, [r7, #4]
10002984:	781b      	ldrb	r3, [r3, #0]
10002986:	1c1c      	adds	r4, r3, #0
10002988:	230b      	movs	r3, #11
1000298a:	18fb      	adds	r3, r7, r3
1000298c:	781b      	ldrb	r3, [r3, #0]
1000298e:	2103      	movs	r1, #3
10002990:	400b      	ands	r3, r1
10002992:	00db      	lsls	r3, r3, #3
10002994:	409c      	lsls	r4, r3
10002996:	1c23      	adds	r3, r4, #0
10002998:	431a      	orrs	r2, r3
1000299a:	1c11      	adds	r1, r2, #0
1000299c:	68fb      	ldr	r3, [r7, #12]
1000299e:	1d02      	adds	r2, r0, #4
100029a0:	0092      	lsls	r2, r2, #2
100029a2:	50d1      	str	r1, [r2, r3]
}
100029a4:	46bd      	mov	sp, r7
100029a6:	b005      	add	sp, #20
100029a8:	bd90      	pop	{r4, r7, pc}
100029aa:	46c0      	nop			; (mov r8, r8)
100029ac:	40040200 	.word	0x40040200

100029b0 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
100029b0:	b580      	push	{r7, lr}
100029b2:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
100029b4:	4b02      	ldr	r3, [pc, #8]	; (100029c0 <XMC_SCU_LockProtectedBits+0x10>)
100029b6:	22c3      	movs	r2, #195	; 0xc3
100029b8:	625a      	str	r2, [r3, #36]	; 0x24
}
100029ba:	46bd      	mov	sp, r7
100029bc:	bd80      	pop	{r7, pc}
100029be:	46c0      	nop			; (mov r8, r8)
100029c0:	40010000 	.word	0x40010000

100029c4 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
100029c4:	b580      	push	{r7, lr}
100029c6:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
100029c8:	4b05      	ldr	r3, [pc, #20]	; (100029e0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100029ca:	22c0      	movs	r2, #192	; 0xc0
100029cc:	625a      	str	r2, [r3, #36]	; 0x24

  while(((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
100029ce:	46c0      	nop			; (mov r8, r8)
100029d0:	4b03      	ldr	r3, [pc, #12]	; (100029e0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100029d4:	2204      	movs	r2, #4
100029d6:	4013      	ands	r3, r2
100029d8:	d1fa      	bne.n	100029d0 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
100029da:	46bd      	mov	sp, r7
100029dc:	bd80      	pop	{r7, pc}
100029de:	46c0      	nop			; (mov r8, r8)
100029e0:	40010000 	.word	0x40010000

100029e4 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
100029e4:	b580      	push	{r7, lr}
100029e6:	b082      	sub	sp, #8
100029e8:	af00      	add	r7, sp, #0
100029ea:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
100029ec:	f7ff ffea 	bl	100029c4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100029f0:	4a0c      	ldr	r2, [pc, #48]	; (10002a24 <XMC_SCU_CLOCK_Init+0x40>)
100029f2:	4b0c      	ldr	r3, [pc, #48]	; (10002a24 <XMC_SCU_CLOCK_Init+0x40>)
100029f4:	681b      	ldr	r3, [r3, #0]
100029f6:	490c      	ldr	r1, [pc, #48]	; (10002a28 <XMC_SCU_CLOCK_Init+0x44>)
100029f8:	4019      	ands	r1, r3
                   config->rtc_src |
100029fa:	687b      	ldr	r3, [r7, #4]
100029fc:	689b      	ldr	r3, [r3, #8]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100029fe:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
10002a00:	687b      	ldr	r3, [r7, #4]
10002a02:	685b      	ldr	r3, [r3, #4]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10002a04:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a06:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
10002a08:	f7ff ffd2 	bl	100029b0 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
10002a0c:	687b      	ldr	r3, [r7, #4]
10002a0e:	785b      	ldrb	r3, [r3, #1]
10002a10:	1c1a      	adds	r2, r3, #0
10002a12:	687b      	ldr	r3, [r7, #4]
10002a14:	781b      	ldrb	r3, [r3, #0]
10002a16:	1c10      	adds	r0, r2, #0
10002a18:	1c19      	adds	r1, r3, #0
10002a1a:	f000 f839 	bl	10002a90 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
10002a1e:	46bd      	mov	sp, r7
10002a20:	b002      	add	sp, #8
10002a22:	bd80      	pop	{r7, pc}
10002a24:	40010300 	.word	0x40010300
10002a28:	fff0ffff 	.word	0xfff0ffff

10002a2c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002a2c:	b580      	push	{r7, lr}
10002a2e:	b082      	sub	sp, #8
10002a30:	af00      	add	r7, sp, #0
10002a32:	1c02      	adds	r2, r0, #0
10002a34:	1dbb      	adds	r3, r7, #6
10002a36:	801a      	strh	r2, [r3, #0]
  XMC_SCU_UnlockProtectedBits();
10002a38:	f7ff ffc4 	bl	100029c4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
10002a3c:	4b09      	ldr	r3, [pc, #36]	; (10002a64 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a3e:	4a09      	ldr	r2, [pc, #36]	; (10002a64 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a40:	6911      	ldr	r1, [r2, #16]
10002a42:	1dba      	adds	r2, r7, #6
10002a44:	8812      	ldrh	r2, [r2, #0]
10002a46:	430a      	orrs	r2, r1
10002a48:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002a4a:	46c0      	nop			; (mov r8, r8)
10002a4c:	4b05      	ldr	r3, [pc, #20]	; (10002a64 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a4e:	681a      	ldr	r2, [r3, #0]
10002a50:	2380      	movs	r3, #128	; 0x80
10002a52:	05db      	lsls	r3, r3, #23
10002a54:	4013      	ands	r3, r2
10002a56:	d1f9      	bne.n	10002a4c <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10002a58:	f7ff ffaa 	bl	100029b0 <XMC_SCU_LockProtectedBits>
}
10002a5c:	46bd      	mov	sp, r7
10002a5e:	b002      	add	sp, #8
10002a60:	bd80      	pop	{r7, pc}
10002a62:	46c0      	nop			; (mov r8, r8)
10002a64:	40010300 	.word	0x40010300

10002a68 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* Checks the status of peripheral clock gating */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002a68:	b580      	push	{r7, lr}
10002a6a:	b082      	sub	sp, #8
10002a6c:	af00      	add	r7, sp, #0
10002a6e:	1c02      	adds	r2, r0, #0
10002a70:	1dbb      	adds	r3, r7, #6
10002a72:	801a      	strh	r2, [r3, #0]
  return (bool)((SCU_CLK->CGATSTAT0 & peripheral) != 0);
10002a74:	4b05      	ldr	r3, [pc, #20]	; (10002a8c <XMC_SCU_CLOCK_IsPeripheralClockGated+0x24>)
10002a76:	689b      	ldr	r3, [r3, #8]
10002a78:	1dba      	adds	r2, r7, #6
10002a7a:	8812      	ldrh	r2, [r2, #0]
10002a7c:	4013      	ands	r3, r2
10002a7e:	1e5a      	subs	r2, r3, #1
10002a80:	4193      	sbcs	r3, r2
10002a82:	b2db      	uxtb	r3, r3
}
10002a84:	1c18      	adds	r0, r3, #0
10002a86:	46bd      	mov	sp, r7
10002a88:	b002      	add	sp, #8
10002a8a:	bd80      	pop	{r7, pc}
10002a8c:	40010300 	.word	0x40010300

10002a90 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10002a90:	b580      	push	{r7, lr}
10002a92:	b084      	sub	sp, #16
10002a94:	af00      	add	r7, sp, #0
10002a96:	6078      	str	r0, [r7, #4]
10002a98:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
10002a9a:	f7ff ff93 	bl	100029c4 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002a9e:	4b21      	ldr	r3, [pc, #132]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002aa0:	681a      	ldr	r2, [r3, #0]
10002aa2:	23ff      	movs	r3, #255	; 0xff
10002aa4:	021b      	lsls	r3, r3, #8
10002aa6:	4013      	ands	r3, r2
10002aa8:	0a1b      	lsrs	r3, r3, #8
10002aaa:	60fb      	str	r3, [r7, #12]

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002aac:	4b1d      	ldr	r3, [pc, #116]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002aae:	4a1d      	ldr	r2, [pc, #116]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002ab0:	6812      	ldr	r2, [r2, #0]
10002ab2:	491d      	ldr	r1, [pc, #116]	; (10002b28 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
10002ab4:	4011      	ands	r1, r2
10002ab6:	683a      	ldr	r2, [r7, #0]
10002ab8:	430a      	orrs	r2, r1
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
10002aba:	491c      	ldr	r1, [pc, #112]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002abc:	430a      	orrs	r2, r1

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002abe:	601a      	str	r2, [r3, #0]
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002ac0:	46c0      	nop			; (mov r8, r8)
10002ac2:	4b18      	ldr	r3, [pc, #96]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002ac4:	681a      	ldr	r2, [r3, #0]
10002ac6:	2380      	movs	r3, #128	; 0x80
10002ac8:	05db      	lsls	r3, r3, #23
10002aca:	4013      	ands	r3, r2
10002acc:	d1f9      	bne.n	10002ac2 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x32>
  {
    /* Spin until the core supply stabilizes */
  }

  if(curr_idiv <= idiv)
10002ace:	68fa      	ldr	r2, [r7, #12]
10002ad0:	687b      	ldr	r3, [r7, #4]
10002ad2:	429a      	cmp	r2, r3
10002ad4:	d806      	bhi.n	10002ae4 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x54>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
10002ad6:	68fa      	ldr	r2, [r7, #12]
10002ad8:	687b      	ldr	r3, [r7, #4]
10002ada:	1c10      	adds	r0, r2, #0
10002adc:	1c19      	adds	r1, r3, #0
10002ade:	f000 f853 	bl	10002b88 <XMC_SCU_CLOCK_lFrequencyDownScaling>
10002ae2:	e005      	b.n	10002af0 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x60>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
10002ae4:	68fa      	ldr	r2, [r7, #12]
10002ae6:	687b      	ldr	r3, [r7, #4]
10002ae8:	1c10      	adds	r0, r2, #0
10002aea:	1c19      	adds	r1, r3, #0
10002aec:	f000 f822 	bl	10002b34 <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002af0:	4b0c      	ldr	r3, [pc, #48]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002af2:	4a0c      	ldr	r2, [pc, #48]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002af4:	6812      	ldr	r2, [r2, #0]
10002af6:	490e      	ldr	r1, [pc, #56]	; (10002b30 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xa0>)
10002af8:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002afa:	687a      	ldr	r2, [r7, #4]
10002afc:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002afe:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002b00:	490a      	ldr	r1, [pc, #40]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002b02:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b04:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b06:	46c0      	nop			; (mov r8, r8)
10002b08:	4b06      	ldr	r3, [pc, #24]	; (10002b24 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b0a:	681a      	ldr	r2, [r3, #0]
10002b0c:	2380      	movs	r3, #128	; 0x80
10002b0e:	05db      	lsls	r3, r3, #23
10002b10:	4013      	ands	r3, r2
10002b12:	d1f9      	bne.n	10002b08 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
10002b14:	f7ff ff4c 	bl	100029b0 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10002b18:	f7ff fd72 	bl	10002600 <SystemCoreClockUpdate>

}
10002b1c:	46bd      	mov	sp, r7
10002b1e:	b004      	add	sp, #16
10002b20:	bd80      	pop	{r7, pc}
10002b22:	46c0      	nop			; (mov r8, r8)
10002b24:	40010300 	.word	0x40010300
10002b28:	c00fff00 	.word	0xc00fff00
10002b2c:	3ff00000 	.word	0x3ff00000
10002b30:	c00f00ff 	.word	0xc00f00ff

10002b34 <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002b34:	b580      	push	{r7, lr}
10002b36:	b082      	sub	sp, #8
10002b38:	af00      	add	r7, sp, #0
10002b3a:	6078      	str	r0, [r7, #4]
10002b3c:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10002b3e:	e014      	b.n	10002b6a <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10002b40:	687b      	ldr	r3, [r7, #4]
10002b42:	089b      	lsrs	r3, r3, #2
10002b44:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b46:	4b0d      	ldr	r3, [pc, #52]	; (10002b7c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b48:	4a0c      	ldr	r2, [pc, #48]	; (10002b7c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b4a:	6812      	ldr	r2, [r2, #0]
10002b4c:	490c      	ldr	r1, [pc, #48]	; (10002b80 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10002b4e:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002b50:	687a      	ldr	r2, [r7, #4]
10002b52:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b54:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002b56:	490b      	ldr	r1, [pc, #44]	; (10002b84 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10002b58:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b5a:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b5c:	46c0      	nop			; (mov r8, r8)
10002b5e:	4b07      	ldr	r3, [pc, #28]	; (10002b7c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b60:	681a      	ldr	r2, [r3, #0]
10002b62:	2380      	movs	r3, #128	; 0x80
10002b64:	05db      	lsls	r3, r3, #23
10002b66:	4013      	ands	r3, r2
10002b68:	d1f9      	bne.n	10002b5e <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10002b6a:	683b      	ldr	r3, [r7, #0]
10002b6c:	009a      	lsls	r2, r3, #2
10002b6e:	687b      	ldr	r3, [r7, #4]
10002b70:	429a      	cmp	r2, r3
10002b72:	d3e5      	bcc.n	10002b40 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002b74:	46bd      	mov	sp, r7
10002b76:	b002      	add	sp, #8
10002b78:	bd80      	pop	{r7, pc}
10002b7a:	46c0      	nop			; (mov r8, r8)
10002b7c:	40010300 	.word	0x40010300
10002b80:	c00f00ff 	.word	0xc00f00ff
10002b84:	3ff00000 	.word	0x3ff00000

10002b88 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002b88:	b580      	push	{r7, lr}
10002b8a:	b082      	sub	sp, #8
10002b8c:	af00      	add	r7, sp, #0
10002b8e:	6078      	str	r0, [r7, #4]
10002b90:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
10002b92:	e019      	b.n	10002bc8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if(0U == curr_idiv)
10002b94:	687b      	ldr	r3, [r7, #4]
10002b96:	2b00      	cmp	r3, #0
10002b98:	d101      	bne.n	10002b9e <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10002b9a:	2301      	movs	r3, #1
10002b9c:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
10002b9e:	687b      	ldr	r3, [r7, #4]
10002ba0:	009b      	lsls	r3, r3, #2
10002ba2:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ba4:	4b0c      	ldr	r3, [pc, #48]	; (10002bd8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002ba6:	4a0c      	ldr	r2, [pc, #48]	; (10002bd8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002ba8:	6812      	ldr	r2, [r2, #0]
10002baa:	490c      	ldr	r1, [pc, #48]	; (10002bdc <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10002bac:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002bae:	687a      	ldr	r2, [r7, #4]
10002bb0:	0212      	lsls	r2, r2, #8
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bb2:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002bb4:	490a      	ldr	r1, [pc, #40]	; (10002be0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
10002bb6:	430a      	orrs	r2, r1
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bb8:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002bba:	46c0      	nop			; (mov r8, r8)
10002bbc:	4b06      	ldr	r3, [pc, #24]	; (10002bd8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bbe:	681a      	ldr	r2, [r3, #0]
10002bc0:	2380      	movs	r3, #128	; 0x80
10002bc2:	05db      	lsls	r3, r3, #23
10002bc4:	4013      	ands	r3, r2
10002bc6:	d1f9      	bne.n	10002bbc <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10002bc8:	687b      	ldr	r3, [r7, #4]
10002bca:	009a      	lsls	r2, r3, #2
10002bcc:	683b      	ldr	r3, [r7, #0]
10002bce:	429a      	cmp	r2, r3
10002bd0:	d3e0      	bcc.n	10002b94 <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002bd2:	46bd      	mov	sp, r7
10002bd4:	b002      	add	sp, #8
10002bd6:	bd80      	pop	{r7, pc}
10002bd8:	40010300 	.word	0x40010300
10002bdc:	c00f00ff 	.word	0xc00f00ff
10002be0:	3ff00000 	.word	0x3ff00000

10002be4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
10002be4:	b580      	push	{r7, lr}
10002be6:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10002be8:	4b02      	ldr	r3, [pc, #8]	; (10002bf4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10002bea:	681b      	ldr	r3, [r3, #0]
}
10002bec:	1c18      	adds	r0, r3, #0
10002bee:	46bd      	mov	sp, r7
10002bf0:	bd80      	pop	{r7, pc}
10002bf2:	46c0      	nop			; (mov r8, r8)
10002bf4:	20003ffc 	.word	0x20003ffc

10002bf8 <XMC_BCCU_GlobalInit>:

/*
 * API to initialise the global resources of a BCCU module
 */
void XMC_BCCU_GlobalInit(XMC_BCCU_t *const bccu, const XMC_BCCU_GLOBAL_CONFIG_t *const config)
{
10002bf8:	b580      	push	{r7, lr}
10002bfa:	b082      	sub	sp, #8
10002bfc:	af00      	add	r7, sp, #0
10002bfe:	6078      	str	r0, [r7, #4]
10002c00:	6039      	str	r1, [r7, #0]
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_BCCU0);
10002c02:	2010      	movs	r0, #16
10002c04:	f7ff ff12 	bl	10002a2c <XMC_SCU_CLOCK_UngatePeripheralClock>

  bccu->GLOBCON = config->globcon;
10002c08:	683b      	ldr	r3, [r7, #0]
10002c0a:	681a      	ldr	r2, [r3, #0]
10002c0c:	687b      	ldr	r3, [r7, #4]
10002c0e:	601a      	str	r2, [r3, #0]
  
  bccu->GLOBCLK = config->globclk;
10002c10:	683b      	ldr	r3, [r7, #0]
10002c12:	685a      	ldr	r2, [r3, #4]
10002c14:	687b      	ldr	r3, [r7, #4]
10002c16:	605a      	str	r2, [r3, #4]
  bccu->GLOBDIM = config->global_dimlevel;  
10002c18:	683b      	ldr	r3, [r7, #0]
10002c1a:	689a      	ldr	r2, [r3, #8]
10002c1c:	687b      	ldr	r3, [r7, #4]
10002c1e:	629a      	str	r2, [r3, #40]	; 0x28

}
10002c20:	46bd      	mov	sp, r7
10002c22:	b002      	add	sp, #8
10002c24:	bd80      	pop	{r7, pc}
10002c26:	46c0      	nop			; (mov r8, r8)

10002c28 <XMC_BCCU_SelectTrapInput>:

/*
 * API to configure the trap input selection of a BCCU module
 */
void XMC_BCCU_SelectTrapInput (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_IN_t input)
{
10002c28:	b580      	push	{r7, lr}
10002c2a:	b082      	sub	sp, #8
10002c2c:	af00      	add	r7, sp, #0
10002c2e:	6078      	str	r0, [r7, #4]
10002c30:	1c0a      	adds	r2, r1, #0
10002c32:	1cfb      	adds	r3, r7, #3
10002c34:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPIS_Msk);
10002c36:	687b      	ldr	r3, [r7, #4]
10002c38:	681b      	ldr	r3, [r3, #0]
10002c3a:	4a07      	ldr	r2, [pc, #28]	; (10002c58 <XMC_BCCU_SelectTrapInput+0x30>)
10002c3c:	401a      	ands	r2, r3
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)input << BCCU_GLOBCON_TRAPIS_Pos);
10002c42:	687b      	ldr	r3, [r7, #4]
10002c44:	681a      	ldr	r2, [r3, #0]
10002c46:	1cfb      	adds	r3, r7, #3
10002c48:	781b      	ldrb	r3, [r3, #0]
10002c4a:	019b      	lsls	r3, r3, #6
10002c4c:	431a      	orrs	r2, r3
10002c4e:	687b      	ldr	r3, [r7, #4]
10002c50:	601a      	str	r2, [r3, #0]
}
10002c52:	46bd      	mov	sp, r7
10002c54:	b002      	add	sp, #8
10002c56:	bd80      	pop	{r7, pc}
10002c58:	fffffc3f 	.word	0xfffffc3f

10002c5c <XMC_BCCU_SetTrapEdge>:

/*
 * API to configure the trap edge selection of a BCCU module
 */
void XMC_BCCU_SetTrapEdge (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_EDGE_t edge)
{
10002c5c:	b580      	push	{r7, lr}
10002c5e:	b082      	sub	sp, #8
10002c60:	af00      	add	r7, sp, #0
10002c62:	6078      	str	r0, [r7, #4]
10002c64:	1c0a      	adds	r2, r1, #0
10002c66:	1cfb      	adds	r3, r7, #3
10002c68:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPED_Msk);
10002c6a:	687b      	ldr	r3, [r7, #4]
10002c6c:	681b      	ldr	r3, [r3, #0]
10002c6e:	4a07      	ldr	r2, [pc, #28]	; (10002c8c <XMC_BCCU_SetTrapEdge+0x30>)
10002c70:	401a      	ands	r2, r3
10002c72:	687b      	ldr	r3, [r7, #4]
10002c74:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)edge << BCCU_GLOBCON_TRAPED_Pos);
10002c76:	687b      	ldr	r3, [r7, #4]
10002c78:	681a      	ldr	r2, [r3, #0]
10002c7a:	1cfb      	adds	r3, r7, #3
10002c7c:	781b      	ldrb	r3, [r3, #0]
10002c7e:	029b      	lsls	r3, r3, #10
10002c80:	431a      	orrs	r2, r3
10002c82:	687b      	ldr	r3, [r7, #4]
10002c84:	601a      	str	r2, [r3, #0]
}
10002c86:	46bd      	mov	sp, r7
10002c88:	b002      	add	sp, #8
10002c8a:	bd80      	pop	{r7, pc}
10002c8c:	fffffbff 	.word	0xfffffbff

10002c90 <XMC_BCCU_SetDimClockPrescaler>:

/*
 * API to configure the dimmer clock prescaler factor of a BCCU module
 */
void XMC_BCCU_SetDimClockPrescaler (XMC_BCCU_t *const bccu, uint32_t div)
{
10002c90:	b580      	push	{r7, lr}
10002c92:	b082      	sub	sp, #8
10002c94:	af00      	add	r7, sp, #0
10002c96:	6078      	str	r0, [r7, #4]
10002c98:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_SetDimClockPrescaler: Invalid divider value", (div <= BCCU_GLOBCLK_DCLK_PS_Msk));

  bccu->GLOBCLK &= ~(uint32_t)(BCCU_GLOBCLK_DCLK_PS_Msk);
10002c9a:	687b      	ldr	r3, [r7, #4]
10002c9c:	685b      	ldr	r3, [r3, #4]
10002c9e:	4a07      	ldr	r2, [pc, #28]	; (10002cbc <XMC_BCCU_SetDimClockPrescaler+0x2c>)
10002ca0:	401a      	ands	r2, r3
10002ca2:	687b      	ldr	r3, [r7, #4]
10002ca4:	605a      	str	r2, [r3, #4]
  bccu->GLOBCLK |= (uint32_t)(div << BCCU_GLOBCLK_DCLK_PS_Pos);
10002ca6:	687b      	ldr	r3, [r7, #4]
10002ca8:	685a      	ldr	r2, [r3, #4]
10002caa:	683b      	ldr	r3, [r7, #0]
10002cac:	041b      	lsls	r3, r3, #16
10002cae:	431a      	orrs	r2, r3
10002cb0:	687b      	ldr	r3, [r7, #4]
10002cb2:	605a      	str	r2, [r3, #4]
  
}
10002cb4:	46bd      	mov	sp, r7
10002cb6:	b002      	add	sp, #8
10002cb8:	bd80      	pop	{r7, pc}
10002cba:	46c0      	nop			; (mov r8, r8)
10002cbc:	f000ffff 	.word	0xf000ffff

10002cc0 <XMC_BCCU_ConcurrentStartLinearWalk>:

/*
 * API to start the linear walk of the channels to change towards target intensity at the same time
 */
void XMC_BCCU_ConcurrentStartLinearWalk (XMC_BCCU_t *const bccu, uint32_t mask)
{
10002cc0:	b580      	push	{r7, lr}
10002cc2:	b082      	sub	sp, #8
10002cc4:	af00      	add	r7, sp, #0
10002cc6:	6078      	str	r0, [r7, #4]
10002cc8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_ConcurrentStartLinearWalk: Invalid channel mask", (mask <= XMC_BCCU_CHANNEL_MASK));

  bccu->CHSTRCON |= (uint32_t)(mask);
10002cca:	687b      	ldr	r3, [r7, #4]
10002ccc:	699a      	ldr	r2, [r3, #24]
10002cce:	683b      	ldr	r3, [r7, #0]
10002cd0:	431a      	orrs	r2, r3
10002cd2:	687b      	ldr	r3, [r7, #4]
10002cd4:	619a      	str	r2, [r3, #24]
}
10002cd6:	46bd      	mov	sp, r7
10002cd8:	b002      	add	sp, #8
10002cda:	bd80      	pop	{r7, pc}

10002cdc <XMC_BCCU_EnableChannel>:

/*
 * API to enable a specific channel
 */
void XMC_BCCU_EnableChannel (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002cdc:	b580      	push	{r7, lr}
10002cde:	b082      	sub	sp, #8
10002ce0:	af00      	add	r7, sp, #0
10002ce2:	6078      	str	r0, [r7, #4]
10002ce4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableChannel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHEN |= (uint32_t)(BCCU_CHEN_ECH0_Msk << chan_no);
10002ce6:	687b      	ldr	r3, [r7, #4]
10002ce8:	68da      	ldr	r2, [r3, #12]
10002cea:	683b      	ldr	r3, [r7, #0]
10002cec:	2101      	movs	r1, #1
10002cee:	4099      	lsls	r1, r3
10002cf0:	1c0b      	adds	r3, r1, #0
10002cf2:	431a      	orrs	r2, r3
10002cf4:	687b      	ldr	r3, [r7, #4]
10002cf6:	60da      	str	r2, [r3, #12]
}
10002cf8:	46bd      	mov	sp, r7
10002cfa:	b002      	add	sp, #8
10002cfc:	bd80      	pop	{r7, pc}
10002cfe:	46c0      	nop			; (mov r8, r8)

10002d00 <XMC_BCCU_SetOutputPassiveLevel>:

/*
 * API to set the specific channel's passive level
 */
void XMC_BCCU_SetOutputPassiveLevel(XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_ACTIVE_LEVEL_t level)
{
10002d00:	b580      	push	{r7, lr}
10002d02:	b084      	sub	sp, #16
10002d04:	af00      	add	r7, sp, #0
10002d06:	60f8      	str	r0, [r7, #12]
10002d08:	60b9      	str	r1, [r7, #8]
10002d0a:	1dfb      	adds	r3, r7, #7
10002d0c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_BCCU_SetOutputPassiveLevel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= ((uint32_t)level << chan_no);
10002d0e:	68fb      	ldr	r3, [r7, #12]
10002d10:	691a      	ldr	r2, [r3, #16]
10002d12:	1dfb      	adds	r3, r7, #7
10002d14:	7819      	ldrb	r1, [r3, #0]
10002d16:	68bb      	ldr	r3, [r7, #8]
10002d18:	4099      	lsls	r1, r3
10002d1a:	1c0b      	adds	r3, r1, #0
10002d1c:	431a      	orrs	r2, r3
10002d1e:	68fb      	ldr	r3, [r7, #12]
10002d20:	611a      	str	r2, [r3, #16]
}
10002d22:	46bd      	mov	sp, r7
10002d24:	b004      	add	sp, #16
10002d26:	bd80      	pop	{r7, pc}

10002d28 <XMC_BCCU_EnableTrap>:

/*
 * API to enable the specific channel trap
 */
void XMC_BCCU_EnableTrap (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002d28:	b580      	push	{r7, lr}
10002d2a:	b082      	sub	sp, #8
10002d2c:	af00      	add	r7, sp, #0
10002d2e:	6078      	str	r0, [r7, #4]
10002d30:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableTrap: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= (uint32_t)(BCCU_CHOCON_CH0TPE_Msk << chan_no);
10002d32:	687b      	ldr	r3, [r7, #4]
10002d34:	691a      	ldr	r2, [r3, #16]
10002d36:	683b      	ldr	r3, [r7, #0]
10002d38:	2180      	movs	r1, #128	; 0x80
10002d3a:	0249      	lsls	r1, r1, #9
10002d3c:	4099      	lsls	r1, r3
10002d3e:	1c0b      	adds	r3, r1, #0
10002d40:	431a      	orrs	r2, r3
10002d42:	687b      	ldr	r3, [r7, #4]
10002d44:	611a      	str	r2, [r3, #16]
}
10002d46:	46bd      	mov	sp, r7
10002d48:	b002      	add	sp, #8
10002d4a:	bd80      	pop	{r7, pc}

10002d4c <XMC_BCCU_EnableChannelTrigger>:

/*
 * API to configure specific channel trigger enable and trigger line.
 */
void XMC_BCCU_EnableChannelTrigger (XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_TRIGOUT_t trig_line)
{
10002d4c:	b580      	push	{r7, lr}
10002d4e:	b086      	sub	sp, #24
10002d50:	af00      	add	r7, sp, #0
10002d52:	60f8      	str	r0, [r7, #12]
10002d54:	60b9      	str	r1, [r7, #8]
10002d56:	1dfb      	adds	r3, r7, #7
10002d58:	701a      	strb	r2, [r3, #0]
  uint32_t reg;
  XMC_ASSERT("XMC_BCCU_EnableChannelTrigger: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHTRIG &= ~(uint32_t)(BCCU_CHTRIG_TOS0_Msk << chan_no);
10002d5a:	68fb      	ldr	r3, [r7, #12]
10002d5c:	695b      	ldr	r3, [r3, #20]
10002d5e:	68ba      	ldr	r2, [r7, #8]
10002d60:	2180      	movs	r1, #128	; 0x80
10002d62:	0249      	lsls	r1, r1, #9
10002d64:	4091      	lsls	r1, r2
10002d66:	1c0a      	adds	r2, r1, #0
10002d68:	43d2      	mvns	r2, r2
10002d6a:	401a      	ands	r2, r3
10002d6c:	68fb      	ldr	r3, [r7, #12]
10002d6e:	615a      	str	r2, [r3, #20]
  reg = (uint32_t)(BCCU_CHTRIG_ET0_Msk << chan_no);
10002d70:	68bb      	ldr	r3, [r7, #8]
10002d72:	2201      	movs	r2, #1
10002d74:	409a      	lsls	r2, r3
10002d76:	1c13      	adds	r3, r2, #0
10002d78:	617b      	str	r3, [r7, #20]
  reg |= ((uint32_t)trig_line << (BCCU_CHTRIG_TOS0_Pos + chan_no));
10002d7a:	1dfb      	adds	r3, r7, #7
10002d7c:	781b      	ldrb	r3, [r3, #0]
10002d7e:	68ba      	ldr	r2, [r7, #8]
10002d80:	3210      	adds	r2, #16
10002d82:	4093      	lsls	r3, r2
10002d84:	697a      	ldr	r2, [r7, #20]
10002d86:	4313      	orrs	r3, r2
10002d88:	617b      	str	r3, [r7, #20]
  bccu->CHTRIG |= reg;
10002d8a:	68fb      	ldr	r3, [r7, #12]
10002d8c:	695a      	ldr	r2, [r3, #20]
10002d8e:	697b      	ldr	r3, [r7, #20]
10002d90:	431a      	orrs	r2, r3
10002d92:	68fb      	ldr	r3, [r7, #12]
10002d94:	615a      	str	r2, [r3, #20]
}
10002d96:	46bd      	mov	sp, r7
10002d98:	b006      	add	sp, #24
10002d9a:	bd80      	pop	{r7, pc}

10002d9c <XMC_BCCU_CH_Init>:

/*
 * API to initialise the channel of a BCCU module
 */
void XMC_BCCU_CH_Init (XMC_BCCU_CH_t *const channel, const XMC_BCCU_CH_CONFIG_t *const config)
{
10002d9c:	b580      	push	{r7, lr}
10002d9e:	b082      	sub	sp, #8
10002da0:	af00      	add	r7, sp, #0
10002da2:	6078      	str	r0, [r7, #4]
10002da4:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG = config->chconfig;
10002da6:	683b      	ldr	r3, [r7, #0]
10002da8:	681a      	ldr	r2, [r3, #0]
10002daa:	687b      	ldr	r3, [r7, #4]
10002dac:	609a      	str	r2, [r3, #8]
 
  channel->PKCMP = config->pkcmp;
10002dae:	683b      	ldr	r3, [r7, #0]
10002db0:	685a      	ldr	r2, [r3, #4]
10002db2:	687b      	ldr	r3, [r7, #4]
10002db4:	60da      	str	r2, [r3, #12]
 
  channel->PKCNTR = config->pkcntr;
10002db6:	683b      	ldr	r3, [r7, #0]
10002db8:	689a      	ldr	r2, [r3, #8]
10002dba:	687b      	ldr	r3, [r7, #4]
10002dbc:	611a      	str	r2, [r3, #16]
}
10002dbe:	46bd      	mov	sp, r7
10002dc0:	b002      	add	sp, #8
10002dc2:	bd80      	pop	{r7, pc}

10002dc4 <XMC_BCCU_CH_ConfigTrigger>:

/*
 * API to configure channel trigger edge and force trigger edge
 */
void XMC_BCCU_CH_ConfigTrigger (XMC_BCCU_CH_t *const channel, XMC_BCCU_CH_TRIG_EDGE_t edge, uint32_t force_trig_en)
{
10002dc4:	b580      	push	{r7, lr}
10002dc6:	b086      	sub	sp, #24
10002dc8:	af00      	add	r7, sp, #0
10002dca:	60f8      	str	r0, [r7, #12]
10002dcc:	607a      	str	r2, [r7, #4]
10002dce:	230b      	movs	r3, #11
10002dd0:	18fb      	adds	r3, r7, r3
10002dd2:	1c0a      	adds	r2, r1, #0
10002dd4:	701a      	strb	r2, [r3, #0]
  uint32_t reg; 
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_TRED_Msk | BCCU_CH_CHCONFIG_ENFT_Msk);
10002dd6:	68fb      	ldr	r3, [r7, #12]
10002dd8:	689b      	ldr	r3, [r3, #8]
10002dda:	4a0b      	ldr	r2, [pc, #44]	; (10002e08 <XMC_BCCU_CH_ConfigTrigger+0x44>)
10002ddc:	401a      	ands	r2, r3
10002dde:	68fb      	ldr	r3, [r7, #12]
10002de0:	609a      	str	r2, [r3, #8]
  
  reg = ((uint32_t)edge << BCCU_CH_CHCONFIG_TRED_Pos);
10002de2:	230b      	movs	r3, #11
10002de4:	18fb      	adds	r3, r7, r3
10002de6:	781b      	ldrb	r3, [r3, #0]
10002de8:	029b      	lsls	r3, r3, #10
10002dea:	617b      	str	r3, [r7, #20]
  reg |= (uint32_t)(force_trig_en << BCCU_CH_CHCONFIG_ENFT_Pos);
10002dec:	687b      	ldr	r3, [r7, #4]
10002dee:	02db      	lsls	r3, r3, #11
10002df0:	697a      	ldr	r2, [r7, #20]
10002df2:	4313      	orrs	r3, r2
10002df4:	617b      	str	r3, [r7, #20]
  channel->CHCONFIG |= reg;
10002df6:	68fb      	ldr	r3, [r7, #12]
10002df8:	689a      	ldr	r2, [r3, #8]
10002dfa:	697b      	ldr	r3, [r7, #20]
10002dfc:	431a      	orrs	r2, r3
10002dfe:	68fb      	ldr	r3, [r7, #12]
10002e00:	609a      	str	r2, [r3, #8]
}
10002e02:	46bd      	mov	sp, r7
10002e04:	b006      	add	sp, #24
10002e06:	bd80      	pop	{r7, pc}
10002e08:	fffff3ff 	.word	0xfffff3ff

10002e0c <XMC_BCCU_CH_SetLinearWalkPrescaler>:

/*
 * API to configure the linear walker clock prescaler factor of a BCCU channel
 */
void XMC_BCCU_CH_SetLinearWalkPrescaler (XMC_BCCU_CH_t *const channel, uint32_t clk_div)
{
10002e0c:	b580      	push	{r7, lr}
10002e0e:	b082      	sub	sp, #8
10002e10:	af00      	add	r7, sp, #0
10002e12:	6078      	str	r0, [r7, #4]
10002e14:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_LINPRES_Msk);
10002e16:	687b      	ldr	r3, [r7, #4]
10002e18:	689b      	ldr	r3, [r3, #8]
10002e1a:	4a07      	ldr	r2, [pc, #28]	; (10002e38 <XMC_BCCU_CH_SetLinearWalkPrescaler+0x2c>)
10002e1c:	401a      	ands	r2, r3
10002e1e:	687b      	ldr	r3, [r7, #4]
10002e20:	609a      	str	r2, [r3, #8]
  channel->CHCONFIG |= (uint32_t)(clk_div << BCCU_CH_CHCONFIG_LINPRES_Pos);
10002e22:	687b      	ldr	r3, [r7, #4]
10002e24:	689a      	ldr	r2, [r3, #8]
10002e26:	683b      	ldr	r3, [r7, #0]
10002e28:	041b      	lsls	r3, r3, #16
10002e2a:	431a      	orrs	r2, r3
10002e2c:	687b      	ldr	r3, [r7, #4]
10002e2e:	609a      	str	r2, [r3, #8]
}
10002e30:	46bd      	mov	sp, r7
10002e32:	b002      	add	sp, #8
10002e34:	bd80      	pop	{r7, pc}
10002e36:	46c0      	nop			; (mov r8, r8)
10002e38:	fc00ffff 	.word	0xfc00ffff

10002e3c <XMC_BCCU_CH_SetTargetIntensity>:

/*
 * API to set channel target intensity
 */
void XMC_BCCU_CH_SetTargetIntensity (XMC_BCCU_CH_t *const channel, uint32_t ch_int)
{
10002e3c:	b580      	push	{r7, lr}
10002e3e:	b082      	sub	sp, #8
10002e40:	af00      	add	r7, sp, #0
10002e42:	6078      	str	r0, [r7, #4]
10002e44:	6039      	str	r1, [r7, #0]
  channel->INTS = ch_int;
10002e46:	687b      	ldr	r3, [r7, #4]
10002e48:	683a      	ldr	r2, [r7, #0]
10002e4a:	601a      	str	r2, [r3, #0]
}
10002e4c:	46bd      	mov	sp, r7
10002e4e:	b002      	add	sp, #8
10002e50:	bd80      	pop	{r7, pc}
10002e52:	46c0      	nop			; (mov r8, r8)

10002e54 <XMC_BCCU_DIM_Init>:

/*
 * API to initialise a specific dimming engine of a BCCU module
 */
void XMC_BCCU_DIM_Init (XMC_BCCU_DIM_t *const dim_engine, const XMC_BCCU_DIM_CONFIG_t *const config)
{
10002e54:	b580      	push	{r7, lr}
10002e56:	b082      	sub	sp, #8
10002e58:	af00      	add	r7, sp, #0
10002e5a:	6078      	str	r0, [r7, #4]
10002e5c:	6039      	str	r1, [r7, #0]
  dim_engine->DTT = config->dtt;
10002e5e:	683b      	ldr	r3, [r7, #0]
10002e60:	681a      	ldr	r2, [r3, #0]
10002e62:	687b      	ldr	r3, [r7, #4]
10002e64:	609a      	str	r2, [r3, #8]
}
10002e66:	46bd      	mov	sp, r7
10002e68:	b002      	add	sp, #8
10002e6a:	bd80      	pop	{r7, pc}

10002e6c <XMC_BCCU_DIM_SetTargetDimmingLevel>:

/*
 * API to set dimming engine target dim level
 */
void XMC_BCCU_DIM_SetTargetDimmingLevel (XMC_BCCU_DIM_t *const dim_engine, uint32_t level)
{
10002e6c:	b580      	push	{r7, lr}
10002e6e:	b082      	sub	sp, #8
10002e70:	af00      	add	r7, sp, #0
10002e72:	6078      	str	r0, [r7, #4]
10002e74:	6039      	str	r1, [r7, #0]
  dim_engine->DLS = level;
10002e76:	687b      	ldr	r3, [r7, #4]
10002e78:	683a      	ldr	r2, [r7, #0]
10002e7a:	601a      	str	r2, [r3, #0]
}
10002e7c:	46bd      	mov	sp, r7
10002e7e:	b002      	add	sp, #8
10002e80:	bd80      	pop	{r7, pc}
10002e82:	46c0      	nop			; (mov r8, r8)

10002e84 <XMC_BCCU_DIM_SetDimDivider>:

/*
 * API to configure the dimming clock prescaler factor of a dimming engine
 */
void XMC_BCCU_DIM_SetDimDivider (XMC_BCCU_DIM_t *const dim_engine, uint32_t div)
{
10002e84:	b580      	push	{r7, lr}
10002e86:	b082      	sub	sp, #8
10002e88:	af00      	add	r7, sp, #0
10002e8a:	6078      	str	r0, [r7, #4]
10002e8c:	6039      	str	r1, [r7, #0]
  dim_engine->DTT &= ~(uint32_t)(BCCU_DE_DTT_DIMDIV_Msk);
10002e8e:	687b      	ldr	r3, [r7, #4]
10002e90:	689b      	ldr	r3, [r3, #8]
10002e92:	0a9b      	lsrs	r3, r3, #10
10002e94:	029a      	lsls	r2, r3, #10
10002e96:	687b      	ldr	r3, [r7, #4]
10002e98:	609a      	str	r2, [r3, #8]
  dim_engine->DTT |= div;
10002e9a:	687b      	ldr	r3, [r7, #4]
10002e9c:	689a      	ldr	r2, [r3, #8]
10002e9e:	683b      	ldr	r3, [r7, #0]
10002ea0:	431a      	orrs	r2, r3
10002ea2:	687b      	ldr	r3, [r7, #4]
10002ea4:	609a      	str	r2, [r3, #8]
}
10002ea6:	46bd      	mov	sp, r7
10002ea8:	b002      	add	sp, #8
10002eaa:	bd80      	pop	{r7, pc}

10002eac <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
10002eac:	b580      	push	{r7, lr}
10002eae:	b082      	sub	sp, #8
10002eb0:	af00      	add	r7, sp, #0
10002eb2:	6078      	str	r0, [r7, #4]
10002eb4:	1c08      	adds	r0, r1, #0
10002eb6:	1c11      	adds	r1, r2, #0
10002eb8:	1cfb      	adds	r3, r7, #3
10002eba:	1c02      	adds	r2, r0, #0
10002ebc:	701a      	strb	r2, [r3, #0]
10002ebe:	1cbb      	adds	r3, r7, #2
10002ec0:	1c0a      	adds	r2, r1, #0
10002ec2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002ec4:	687b      	ldr	r3, [r7, #4]
10002ec6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10002ec8:	1cfa      	adds	r2, r7, #3
10002eca:	7812      	ldrb	r2, [r2, #0]
10002ecc:	0052      	lsls	r2, r2, #1
10002ece:	1c11      	adds	r1, r2, #0
10002ed0:	2203      	movs	r2, #3
10002ed2:	408a      	lsls	r2, r1
10002ed4:	43d2      	mvns	r2, r2
10002ed6:	401a      	ands	r2, r3
10002ed8:	687b      	ldr	r3, [r7, #4]
10002eda:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
10002edc:	687b      	ldr	r3, [r7, #4]
10002ede:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002ee0:	1cbb      	adds	r3, r7, #2
10002ee2:	781b      	ldrb	r3, [r3, #0]
10002ee4:	1cf9      	adds	r1, r7, #3
10002ee6:	7809      	ldrb	r1, [r1, #0]
10002ee8:	0049      	lsls	r1, r1, #1
10002eea:	408b      	lsls	r3, r1
10002eec:	431a      	orrs	r2, r3
10002eee:	687b      	ldr	r3, [r7, #4]
10002ef0:	675a      	str	r2, [r3, #116]	; 0x74
}
10002ef2:	46bd      	mov	sp, r7
10002ef4:	b002      	add	sp, #8
10002ef6:	bd80      	pop	{r7, pc}

10002ef8 <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002ef8:	b580      	push	{r7, lr}
10002efa:	b082      	sub	sp, #8
10002efc:	af00      	add	r7, sp, #0
10002efe:	6078      	str	r0, [r7, #4]
10002f00:	6039      	str	r1, [r7, #0]
  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002f02:	4b07      	ldr	r3, [pc, #28]	; (10002f20 <__aeabi_uidiv+0x28>)
10002f04:	2204      	movs	r2, #4
10002f06:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002f08:	4b05      	ldr	r3, [pc, #20]	; (10002f20 <__aeabi_uidiv+0x28>)
10002f0a:	687a      	ldr	r2, [r7, #4]
10002f0c:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
10002f0e:	4b04      	ldr	r3, [pc, #16]	; (10002f20 <__aeabi_uidiv+0x28>)
10002f10:	683a      	ldr	r2, [r7, #0]
10002f12:	625a      	str	r2, [r3, #36]	; 0x24

  return ((uint32_t) MATH->QUOT);
10002f14:	4b02      	ldr	r3, [pc, #8]	; (10002f20 <__aeabi_uidiv+0x28>)
10002f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
10002f18:	1c18      	adds	r0, r3, #0
10002f1a:	46bd      	mov	sp, r7
10002f1c:	b002      	add	sp, #8
10002f1e:	bd80      	pop	{r7, pc}
10002f20:	40030000 	.word	0x40030000

10002f24 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10002f24:	b580      	push	{r7, lr}
10002f26:	b082      	sub	sp, #8
10002f28:	af00      	add	r7, sp, #0
10002f2a:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10002f2c:	687b      	ldr	r3, [r7, #4]
10002f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10002f30:	b2db      	uxtb	r3, r3
10002f32:	227f      	movs	r2, #127	; 0x7f
10002f34:	4393      	bics	r3, r2
10002f36:	b2db      	uxtb	r3, r3
}
10002f38:	1c18      	adds	r0, r3, #0
10002f3a:	46bd      	mov	sp, r7
10002f3c:	b002      	add	sp, #8
10002f3e:	bd80      	pop	{r7, pc}

10002f40 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
10002f40:	b580      	push	{r7, lr}
10002f42:	b082      	sub	sp, #8
10002f44:	af00      	add	r7, sp, #0
10002f46:	6078      	str	r0, [r7, #4]
10002f48:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
10002f4a:	687b      	ldr	r3, [r7, #4]
10002f4c:	683a      	ldr	r2, [r7, #0]
10002f4e:	64da      	str	r2, [r3, #76]	; 0x4c
}
10002f50:	46bd      	mov	sp, r7
10002f52:	b002      	add	sp, #8
10002f54:	bd80      	pop	{r7, pc}
10002f56:	46c0      	nop			; (mov r8, r8)

10002f58 <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
10002f58:	b580      	push	{r7, lr}
10002f5a:	b084      	sub	sp, #16
10002f5c:	af00      	add	r7, sp, #0
10002f5e:	6078      	str	r0, [r7, #4]
10002f60:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
10002f62:	2310      	movs	r3, #16
10002f64:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
10002f66:	687b      	ldr	r3, [r7, #4]
10002f68:	1c18      	adds	r0, r3, #0
10002f6a:	f000 f89b 	bl	100030a4 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
10002f6e:	683b      	ldr	r3, [r7, #0]
10002f70:	79db      	ldrb	r3, [r3, #7]
10002f72:	2b00      	cmp	r3, #0
10002f74:	d002      	beq.n	10002f7c <XMC_UART_CH_Init+0x24>
  {
    oversampling = (uint32_t)config->oversampling;
10002f76:	683b      	ldr	r3, [r7, #0]
10002f78:	79db      	ldrb	r3, [r3, #7]
10002f7a:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
10002f7c:	683b      	ldr	r3, [r7, #0]
10002f7e:	681a      	ldr	r2, [r3, #0]
10002f80:	6879      	ldr	r1, [r7, #4]
10002f82:	68fb      	ldr	r3, [r7, #12]
10002f84:	1c08      	adds	r0, r1, #0
10002f86:	1c11      	adds	r1, r2, #0
10002f88:	1c1a      	adds	r2, r3, #0
10002f8a:	f000 f8b3 	bl	100030f4 <XMC_USIC_CH_SetBaudrate>
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002f8e:	683b      	ldr	r3, [r7, #0]
10002f90:	799b      	ldrb	r3, [r3, #6]
10002f92:	3b01      	subs	r3, #1
10002f94:	005a      	lsls	r2, r3, #1
			             (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
10002f96:	68fb      	ldr	r3, [r7, #12]
10002f98:	085b      	lsrs	r3, r3, #1
10002f9a:	3301      	adds	r3, #1
10002f9c:	021b      	lsls	r3, r3, #8
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002f9e:	4313      	orrs	r3, r2
10002fa0:	2201      	movs	r2, #1
10002fa2:	431a      	orrs	r2, r3
10002fa4:	687b      	ldr	r3, [r7, #4]
10002fa6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
10002fa8:	683b      	ldr	r3, [r7, #0]
10002faa:	791b      	ldrb	r3, [r3, #4]
10002fac:	3b01      	subs	r3, #1
10002fae:	061b      	lsls	r3, r3, #24
10002fb0:	2281      	movs	r2, #129	; 0x81
10002fb2:	0052      	lsls	r2, r2, #1
10002fb4:	431a      	orrs	r2, r3
10002fb6:	687b      	ldr	r3, [r7, #4]
10002fb8:	635a      	str	r2, [r3, #52]	; 0x34
		              ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
10002fba:	683b      	ldr	r3, [r7, #0]
10002fbc:	795b      	ldrb	r3, [r3, #5]
10002fbe:	2b00      	cmp	r3, #0
10002fc0:	d009      	beq.n	10002fd6 <XMC_UART_CH_Init+0x7e>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002fc2:	687b      	ldr	r3, [r7, #4]
10002fc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002fc6:	683b      	ldr	r3, [r7, #0]
10002fc8:	795b      	ldrb	r3, [r3, #5]
10002fca:	3b01      	subs	r3, #1
10002fcc:	041b      	lsls	r3, r3, #16
10002fce:	431a      	orrs	r2, r3
10002fd0:	687b      	ldr	r3, [r7, #4]
10002fd2:	635a      	str	r2, [r3, #52]	; 0x34
10002fd4:	e008      	b.n	10002fe8 <XMC_UART_CH_Init+0x90>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002fd6:	687b      	ldr	r3, [r7, #4]
10002fd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002fda:	683b      	ldr	r3, [r7, #0]
10002fdc:	791b      	ldrb	r3, [r3, #4]
10002fde:	3b01      	subs	r3, #1
10002fe0:	041b      	lsls	r3, r3, #16
10002fe2:	431a      	orrs	r2, r3
10002fe4:	687b      	ldr	r3, [r7, #4]
10002fe6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
10002fe8:	687b      	ldr	r3, [r7, #4]
10002fea:	22a0      	movs	r2, #160	; 0xa0
10002fec:	00d2      	lsls	r2, r2, #3
10002fee:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
10002ff0:	687b      	ldr	r3, [r7, #4]
10002ff2:	2201      	movs	r2, #1
10002ff4:	4252      	negs	r2, r2
10002ff6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
10002ff8:	683b      	ldr	r3, [r7, #0]
10002ffa:	891b      	ldrh	r3, [r3, #8]
10002ffc:	1c1a      	adds	r2, r3, #0
10002ffe:	687b      	ldr	r3, [r7, #4]
10003000:	641a      	str	r2, [r3, #64]	; 0x40
}
10003002:	46bd      	mov	sp, r7
10003004:	b004      	add	sp, #16
10003006:	bd80      	pop	{r7, pc}

10003008 <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
10003008:	b580      	push	{r7, lr}
1000300a:	b082      	sub	sp, #8
1000300c:	af00      	add	r7, sp, #0
1000300e:	6078      	str	r0, [r7, #4]
10003010:	1c0a      	adds	r2, r1, #0
10003012:	1cbb      	adds	r3, r7, #2
10003014:	801a      	strh	r2, [r3, #0]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
10003016:	687a      	ldr	r2, [r7, #4]
10003018:	2384      	movs	r3, #132	; 0x84
1000301a:	005b      	lsls	r3, r3, #1
1000301c:	58d2      	ldr	r2, [r2, r3]
1000301e:	23e0      	movs	r3, #224	; 0xe0
10003020:	04db      	lsls	r3, r3, #19
10003022:	4013      	ands	r3, r2
10003024:	d114      	bne.n	10003050 <XMC_UART_CH_Transmit+0x48>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10003026:	46c0      	nop			; (mov r8, r8)
10003028:	687b      	ldr	r3, [r7, #4]
1000302a:	1c18      	adds	r0, r3, #0
1000302c:	f7ff ff7a 	bl	10002f24 <XMC_USIC_CH_GetTransmitBufferStatus>
10003030:	1e03      	subs	r3, r0, #0
10003032:	2b80      	cmp	r3, #128	; 0x80
10003034:	d0f8      	beq.n	10003028 <XMC_UART_CH_Transmit+0x20>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
10003036:	687a      	ldr	r2, [r7, #4]
10003038:	2380      	movs	r3, #128	; 0x80
1000303a:	019b      	lsls	r3, r3, #6
1000303c:	1c10      	adds	r0, r2, #0
1000303e:	1c19      	adds	r1, r3, #0
10003040:	f7ff ff7e 	bl	10002f40 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
10003044:	1cbb      	adds	r3, r7, #2
10003046:	881a      	ldrh	r2, [r3, #0]
10003048:	687b      	ldr	r3, [r7, #4]
1000304a:	2180      	movs	r1, #128	; 0x80
1000304c:	505a      	str	r2, [r3, r1]
1000304e:	e005      	b.n	1000305c <XMC_UART_CH_Transmit+0x54>
  }
  else
  {
    channel->IN[0U] = data;
10003050:	1cbb      	adds	r3, r7, #2
10003052:	8819      	ldrh	r1, [r3, #0]
10003054:	687a      	ldr	r2, [r7, #4]
10003056:	23c0      	movs	r3, #192	; 0xc0
10003058:	005b      	lsls	r3, r3, #1
1000305a:	50d1      	str	r1, [r2, r3]
  }
}
1000305c:	46bd      	mov	sp, r7
1000305e:	b002      	add	sp, #8
10003060:	bd80      	pop	{r7, pc}
10003062:	46c0      	nop			; (mov r8, r8)

10003064 <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
10003064:	b580      	push	{r7, lr}
10003066:	b084      	sub	sp, #16
10003068:	af00      	add	r7, sp, #0
1000306a:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
1000306c:	687a      	ldr	r2, [r7, #4]
1000306e:	2386      	movs	r3, #134	; 0x86
10003070:	005b      	lsls	r3, r3, #1
10003072:	58d2      	ldr	r2, [r2, r3]
10003074:	23e0      	movs	r3, #224	; 0xe0
10003076:	04db      	lsls	r3, r3, #19
10003078:	4013      	ands	r3, r2
1000307a:	d105      	bne.n	10003088 <XMC_UART_CH_GetReceivedData+0x24>
  {
    retval = (uint16_t)channel->RBUF;
1000307c:	687b      	ldr	r3, [r7, #4]
1000307e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10003080:	230e      	movs	r3, #14
10003082:	18fb      	adds	r3, r7, r3
10003084:	801a      	strh	r2, [r3, #0]
10003086:	e006      	b.n	10003096 <XMC_UART_CH_GetReceivedData+0x32>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
10003088:	687a      	ldr	r2, [r7, #4]
1000308a:	238e      	movs	r3, #142	; 0x8e
1000308c:	005b      	lsls	r3, r3, #1
1000308e:	58d2      	ldr	r2, [r2, r3]
10003090:	230e      	movs	r3, #14
10003092:	18fb      	adds	r3, r7, r3
10003094:	801a      	strh	r2, [r3, #0]
  }

  return retval;
10003096:	230e      	movs	r3, #14
10003098:	18fb      	adds	r3, r7, r3
1000309a:	881b      	ldrh	r3, [r3, #0]
}
1000309c:	1c18      	adds	r0, r3, #0
1000309e:	46bd      	mov	sp, r7
100030a0:	b004      	add	sp, #16
100030a2:	bd80      	pop	{r7, pc}

100030a4 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
100030a4:	b580      	push	{r7, lr}
100030a6:	b082      	sub	sp, #8
100030a8:	af00      	add	r7, sp, #0
100030aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
100030ac:	687a      	ldr	r2, [r7, #4]
100030ae:	2390      	movs	r3, #144	; 0x90
100030b0:	05db      	lsls	r3, r3, #23
100030b2:	429a      	cmp	r2, r3
100030b4:	d003      	beq.n	100030be <XMC_USIC_CH_Enable+0x1a>
100030b6:	687b      	ldr	r3, [r7, #4]
100030b8:	4a0c      	ldr	r2, [pc, #48]	; (100030ec <XMC_USIC_CH_Enable+0x48>)
100030ba:	4293      	cmp	r3, r2
100030bc:	d103      	bne.n	100030c6 <XMC_USIC_CH_Enable+0x22>
  {
    XMC_USIC_Enable(XMC_USIC0);
100030be:	4b0c      	ldr	r3, [pc, #48]	; (100030f0 <XMC_USIC_CH_Enable+0x4c>)
100030c0:	1c18      	adds	r0, r3, #0
100030c2:	f000 f983 	bl	100033cc <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
100030c6:	687b      	ldr	r3, [r7, #4]
100030c8:	2203      	movs	r2, #3
100030ca:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
100030cc:	46c0      	nop			; (mov r8, r8)
100030ce:	687b      	ldr	r3, [r7, #4]
100030d0:	68db      	ldr	r3, [r3, #12]
100030d2:	2201      	movs	r2, #1
100030d4:	4013      	ands	r3, r2
100030d6:	d0fa      	beq.n	100030ce <XMC_USIC_CH_Enable+0x2a>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
100030d8:	687b      	ldr	r3, [r7, #4]
100030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100030dc:	220f      	movs	r2, #15
100030de:	4393      	bics	r3, r2
100030e0:	1c1a      	adds	r2, r3, #0
100030e2:	687b      	ldr	r3, [r7, #4]
100030e4:	641a      	str	r2, [r3, #64]	; 0x40
}
100030e6:	46bd      	mov	sp, r7
100030e8:	b002      	add	sp, #8
100030ea:	bd80      	pop	{r7, pc}
100030ec:	48000200 	.word	0x48000200
100030f0:	48000008 	.word	0x48000008

100030f4 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
100030f4:	b580      	push	{r7, lr}
100030f6:	b08e      	sub	sp, #56	; 0x38
100030f8:	af00      	add	r7, sp, #0
100030fa:	60f8      	str	r0, [r7, #12]
100030fc:	60b9      	str	r1, [r7, #8]
100030fe:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
10003100:	68bb      	ldr	r3, [r7, #8]
10003102:	2b63      	cmp	r3, #99	; 0x63
10003104:	d95c      	bls.n	100031c0 <XMC_USIC_CH_SetBaudrate+0xcc>
10003106:	687b      	ldr	r3, [r7, #4]
10003108:	2b00      	cmp	r3, #0
1000310a:	d059      	beq.n	100031c0 <XMC_USIC_CH_SetBaudrate+0xcc>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
1000310c:	f7ff fd6a 	bl	10002be4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10003110:	1c03      	adds	r3, r0, #0
10003112:	1c18      	adds	r0, r3, #0
10003114:	2164      	movs	r1, #100	; 0x64
10003116:	f7ff feef 	bl	10002ef8 <__aeabi_uidiv>
1000311a:	1c03      	adds	r3, r0, #0
1000311c:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
1000311e:	68bb      	ldr	r3, [r7, #8]
10003120:	1c18      	adds	r0, r3, #0
10003122:	2164      	movs	r1, #100	; 0x64
10003124:	f7ff fee8 	bl	10002ef8 <__aeabi_uidiv>
10003128:	1c03      	adds	r3, r0, #0
1000312a:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
1000312c:	2301      	movs	r3, #1
1000312e:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
10003130:	2301      	movs	r3, #1
10003132:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
10003134:	4b28      	ldr	r3, [pc, #160]	; (100031d8 <XMC_USIC_CH_SetBaudrate+0xe4>)
10003136:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
10003138:	4b27      	ldr	r3, [pc, #156]	; (100031d8 <XMC_USIC_CH_SetBaudrate+0xe4>)
1000313a:	633b      	str	r3, [r7, #48]	; 0x30
1000313c:	e024      	b.n	10003188 <XMC_USIC_CH_SetBaudrate+0x94>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
1000313e:	6a3b      	ldr	r3, [r7, #32]
10003140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
10003142:	435a      	muls	r2, r3
10003144:	1c11      	adds	r1, r2, #0
10003146:	68bb      	ldr	r3, [r7, #8]
10003148:	687a      	ldr	r2, [r7, #4]
1000314a:	4353      	muls	r3, r2
1000314c:	1c08      	adds	r0, r1, #0
1000314e:	1c19      	adds	r1, r3, #0
10003150:	f7ff fed2 	bl	10002ef8 <__aeabi_uidiv>
10003154:	1c03      	adds	r3, r0, #0
10003156:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
10003158:	69fb      	ldr	r3, [r7, #28]
1000315a:	0a9b      	lsrs	r3, r3, #10
1000315c:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
1000315e:	69fb      	ldr	r3, [r7, #28]
10003160:	059b      	lsls	r3, r3, #22
10003162:	0d9b      	lsrs	r3, r3, #22
10003164:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
10003166:	69bb      	ldr	r3, [r7, #24]
10003168:	4a1b      	ldr	r2, [pc, #108]	; (100031d8 <XMC_USIC_CH_SetBaudrate+0xe4>)
1000316a:	4293      	cmp	r3, r2
1000316c:	d809      	bhi.n	10003182 <XMC_USIC_CH_SetBaudrate+0x8e>
1000316e:	697a      	ldr	r2, [r7, #20]
10003170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003172:	429a      	cmp	r2, r3
10003174:	d205      	bcs.n	10003182 <XMC_USIC_CH_SetBaudrate+0x8e>
      {
        pdiv_frac_min = pdiv_frac;
10003176:	697b      	ldr	r3, [r7, #20]
10003178:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
1000317a:	69bb      	ldr	r3, [r7, #24]
1000317c:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
1000317e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003180:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
10003182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003184:	3b01      	subs	r3, #1
10003186:	633b      	str	r3, [r7, #48]	; 0x30
10003188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000318a:	2b00      	cmp	r3, #0
1000318c:	d1d7      	bne.n	1000313e <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
1000318e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003190:	2280      	movs	r2, #128	; 0x80
10003192:	0212      	lsls	r2, r2, #8
10003194:	431a      	orrs	r2, r3
10003196:	68fb      	ldr	r3, [r7, #12]
10003198:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
1000319a:	68fb      	ldr	r3, [r7, #12]
1000319c:	695b      	ldr	r3, [r3, #20]
1000319e:	4a0f      	ldr	r2, [pc, #60]	; (100031dc <XMC_USIC_CH_SetBaudrate+0xe8>)
100031a0:	401a      	ands	r2, r3
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
100031a2:	687b      	ldr	r3, [r7, #4]
100031a4:	3b01      	subs	r3, #1
100031a6:	029b      	lsls	r3, r3, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
100031a8:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
100031aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
100031ac:	3b01      	subs	r3, #1
100031ae:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
100031b0:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
100031b2:	68fb      	ldr	r3, [r7, #12]
100031b4:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
100031b6:	2337      	movs	r3, #55	; 0x37
100031b8:	18fb      	adds	r3, r7, r3
100031ba:	2200      	movs	r2, #0
100031bc:	701a      	strb	r2, [r3, #0]
100031be:	e003      	b.n	100031c8 <XMC_USIC_CH_SetBaudrate+0xd4>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
100031c0:	2337      	movs	r3, #55	; 0x37
100031c2:	18fb      	adds	r3, r7, r3
100031c4:	2201      	movs	r2, #1
100031c6:	701a      	strb	r2, [r3, #0]
  }
  
  return status;
100031c8:	2337      	movs	r3, #55	; 0x37
100031ca:	18fb      	adds	r3, r7, r3
100031cc:	781b      	ldrb	r3, [r3, #0]
}
100031ce:	1c18      	adds	r0, r3, #0
100031d0:	46bd      	mov	sp, r7
100031d2:	b00e      	add	sp, #56	; 0x38
100031d4:	bd80      	pop	{r7, pc}
100031d6:	46c0      	nop			; (mov r8, r8)
100031d8:	000003ff 	.word	0x000003ff
100031dc:	fc0080ef 	.word	0xfc0080ef

100031e0 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
100031e0:	b580      	push	{r7, lr}
100031e2:	b084      	sub	sp, #16
100031e4:	af00      	add	r7, sp, #0
100031e6:	60f8      	str	r0, [r7, #12]
100031e8:	60b9      	str	r1, [r7, #8]
100031ea:	603b      	str	r3, [r7, #0]
100031ec:	1dfb      	adds	r3, r7, #7
100031ee:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
100031f0:	68fa      	ldr	r2, [r7, #12]
100031f2:	2384      	movs	r3, #132	; 0x84
100031f4:	005b      	lsls	r3, r3, #1
100031f6:	58d3      	ldr	r3, [r2, r3]
100031f8:	4a0e      	ldr	r2, [pc, #56]	; (10003234 <XMC_USIC_CH_TXFIFO_Configure+0x54>)
100031fa:	4013      	ands	r3, r2
100031fc:	1c19      	adds	r1, r3, #0
100031fe:	68fa      	ldr	r2, [r7, #12]
10003200:	2384      	movs	r3, #132	; 0x84
10003202:	005b      	lsls	r3, r3, #1
10003204:	50d1      	str	r1, [r2, r3]
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
10003206:	68fa      	ldr	r2, [r7, #12]
10003208:	2384      	movs	r3, #132	; 0x84
1000320a:	005b      	lsls	r3, r3, #1
1000320c:	58d3      	ldr	r3, [r2, r3]
1000320e:	4a0a      	ldr	r2, [pc, #40]	; (10003238 <XMC_USIC_CH_TXFIFO_Configure+0x58>)
10003210:	401a      	ands	r2, r3
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003212:	683b      	ldr	r3, [r7, #0]
10003214:	0219      	lsls	r1, r3, #8
10003216:	68bb      	ldr	r3, [r7, #8]
10003218:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
1000321a:	1dfb      	adds	r3, r7, #7
1000321c:	781b      	ldrb	r3, [r3, #0]
1000321e:	061b      	lsls	r3, r3, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003220:	430b      	orrs	r3, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
10003222:	431a      	orrs	r2, r3
10003224:	1c11      	adds	r1, r2, #0
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
10003226:	68fa      	ldr	r2, [r7, #12]
10003228:	2384      	movs	r3, #132	; 0x84
1000322a:	005b      	lsls	r3, r3, #1
1000322c:	50d1      	str	r1, [r2, r3]
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
1000322e:	46bd      	mov	sp, r7
10003230:	b004      	add	sp, #16
10003232:	bd80      	pop	{r7, pc}
10003234:	f8ffffff 	.word	0xf8ffffff
10003238:	f8ffc0c0 	.word	0xf8ffc0c0

1000323c <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
1000323c:	b580      	push	{r7, lr}
1000323e:	b084      	sub	sp, #16
10003240:	af00      	add	r7, sp, #0
10003242:	60f8      	str	r0, [r7, #12]
10003244:	60b9      	str	r1, [r7, #8]
10003246:	603b      	str	r3, [r7, #0]
10003248:	1dfb      	adds	r3, r7, #7
1000324a:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
1000324c:	68fa      	ldr	r2, [r7, #12]
1000324e:	2386      	movs	r3, #134	; 0x86
10003250:	005b      	lsls	r3, r3, #1
10003252:	58d3      	ldr	r3, [r2, r3]
10003254:	4a10      	ldr	r2, [pc, #64]	; (10003298 <XMC_USIC_CH_RXFIFO_Configure+0x5c>)
10003256:	4013      	ands	r3, r2
10003258:	1c19      	adds	r1, r3, #0
1000325a:	68fa      	ldr	r2, [r7, #12]
1000325c:	2386      	movs	r3, #134	; 0x86
1000325e:	005b      	lsls	r3, r3, #1
10003260:	50d1      	str	r1, [r2, r3]

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
10003262:	68fa      	ldr	r2, [r7, #12]
10003264:	2386      	movs	r3, #134	; 0x86
10003266:	005b      	lsls	r3, r3, #1
10003268:	58d3      	ldr	r3, [r2, r3]
1000326a:	4a0c      	ldr	r2, [pc, #48]	; (1000329c <XMC_USIC_CH_RXFIFO_Configure+0x60>)
1000326c:	401a      	ands	r2, r3
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
1000326e:	683b      	ldr	r3, [r7, #0]
10003270:	0219      	lsls	r1, r3, #8
10003272:	68bb      	ldr	r3, [r7, #8]
10003274:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
10003276:	1dfb      	adds	r3, r7, #7
10003278:	781b      	ldrb	r3, [r3, #0]
1000327a:	061b      	lsls	r3, r3, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
1000327c:	430b      	orrs	r3, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
1000327e:	4313      	orrs	r3, r2
10003280:	2280      	movs	r2, #128	; 0x80
10003282:	0552      	lsls	r2, r2, #21
10003284:	431a      	orrs	r2, r3
10003286:	1c11      	adds	r1, r2, #0
10003288:	68fa      	ldr	r2, [r7, #12]
1000328a:	2386      	movs	r3, #134	; 0x86
1000328c:	005b      	lsls	r3, r3, #1
1000328e:	50d1      	str	r1, [r2, r3]
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
10003290:	46bd      	mov	sp, r7
10003292:	b004      	add	sp, #16
10003294:	bd80      	pop	{r7, pc}
10003296:	46c0      	nop			; (mov r8, r8)
10003298:	f8ffffff 	.word	0xf8ffffff
1000329c:	efffc0c0 	.word	0xefffc0c0

100032a0 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
100032a0:	b580      	push	{r7, lr}
100032a2:	b084      	sub	sp, #16
100032a4:	af00      	add	r7, sp, #0
100032a6:	60f8      	str	r0, [r7, #12]
100032a8:	607a      	str	r2, [r7, #4]
100032aa:	230b      	movs	r3, #11
100032ac:	18fb      	adds	r3, r7, r3
100032ae:	1c0a      	adds	r2, r1, #0
100032b0:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
100032b2:	68fa      	ldr	r2, [r7, #12]
100032b4:	2386      	movs	r3, #134	; 0x86
100032b6:	005b      	lsls	r3, r3, #1
100032b8:	58d3      	ldr	r3, [r2, r3]
100032ba:	4a0e      	ldr	r2, [pc, #56]	; (100032f4 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x54>)
100032bc:	4013      	ands	r3, r2
100032be:	1c19      	adds	r1, r3, #0
100032c0:	68fa      	ldr	r2, [r7, #12]
100032c2:	2386      	movs	r3, #134	; 0x86
100032c4:	005b      	lsls	r3, r3, #1
100032c6:	50d1      	str	r1, [r2, r3]

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032c8:	68fa      	ldr	r2, [r7, #12]
100032ca:	2386      	movs	r3, #134	; 0x86
100032cc:	005b      	lsls	r3, r3, #1
100032ce:	58d3      	ldr	r3, [r2, r3]
100032d0:	4a09      	ldr	r2, [pc, #36]	; (100032f8 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x58>)
100032d2:	401a      	ands	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
100032d4:	687b      	ldr	r3, [r7, #4]
100032d6:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032d8:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
100032da:	230b      	movs	r3, #11
100032dc:	18fb      	adds	r3, r7, r3
100032de:	781b      	ldrb	r3, [r3, #0]
100032e0:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032e2:	431a      	orrs	r2, r3
100032e4:	1c11      	adds	r1, r2, #0
100032e6:	68fa      	ldr	r2, [r7, #12]
100032e8:	2386      	movs	r3, #134	; 0x86
100032ea:	005b      	lsls	r3, r3, #1
100032ec:	50d1      	str	r1, [r2, r3]
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
100032ee:	46bd      	mov	sp, r7
100032f0:	b004      	add	sp, #16
100032f2:	bd80      	pop	{r7, pc}
100032f4:	f8ffffff 	.word	0xf8ffffff
100032f8:	ffffc0ff 	.word	0xffffc0ff

100032fc <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
100032fc:	b580      	push	{r7, lr}
100032fe:	b084      	sub	sp, #16
10003300:	af00      	add	r7, sp, #0
10003302:	60f8      	str	r0, [r7, #12]
10003304:	607a      	str	r2, [r7, #4]
10003306:	230b      	movs	r3, #11
10003308:	18fb      	adds	r3, r7, r3
1000330a:	1c0a      	adds	r2, r1, #0
1000330c:	701a      	strb	r2, [r3, #0]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000330e:	68fb      	ldr	r3, [r7, #12]
10003310:	699b      	ldr	r3, [r3, #24]
10003312:	220b      	movs	r2, #11
10003314:	18ba      	adds	r2, r7, r2
10003316:	7812      	ldrb	r2, [r2, #0]
10003318:	2107      	movs	r1, #7
1000331a:	4091      	lsls	r1, r2
1000331c:	1c0a      	adds	r2, r1, #0
1000331e:	43d2      	mvns	r2, r2
10003320:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
10003322:	230b      	movs	r3, #11
10003324:	18fb      	adds	r3, r7, r3
10003326:	781b      	ldrb	r3, [r3, #0]
10003328:	6879      	ldr	r1, [r7, #4]
1000332a:	4099      	lsls	r1, r3
1000332c:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000332e:	431a      	orrs	r2, r3
10003330:	68fb      	ldr	r3, [r7, #12]
10003332:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
10003334:	46bd      	mov	sp, r7
10003336:	b004      	add	sp, #16
10003338:	bd80      	pop	{r7, pc}
1000333a:	46c0      	nop			; (mov r8, r8)

1000333c <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
1000333c:	b580      	push	{r7, lr}
1000333e:	b084      	sub	sp, #16
10003340:	af00      	add	r7, sp, #0
10003342:	60f8      	str	r0, [r7, #12]
10003344:	607a      	str	r2, [r7, #4]
10003346:	230b      	movs	r3, #11
10003348:	18fb      	adds	r3, r7, r3
1000334a:	1c0a      	adds	r2, r1, #0
1000334c:	701a      	strb	r2, [r3, #0]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000334e:	68fa      	ldr	r2, [r7, #12]
10003350:	2384      	movs	r3, #132	; 0x84
10003352:	005b      	lsls	r3, r3, #1
10003354:	58d3      	ldr	r3, [r2, r3]
10003356:	220b      	movs	r2, #11
10003358:	18ba      	adds	r2, r7, r2
1000335a:	7812      	ldrb	r2, [r2, #0]
1000335c:	2107      	movs	r1, #7
1000335e:	4091      	lsls	r1, r2
10003360:	1c0a      	adds	r2, r1, #0
10003362:	43d2      	mvns	r2, r2
10003364:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
10003366:	230b      	movs	r3, #11
10003368:	18fb      	adds	r3, r7, r3
1000336a:	781b      	ldrb	r3, [r3, #0]
1000336c:	6879      	ldr	r1, [r7, #4]
1000336e:	4099      	lsls	r1, r3
10003370:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003372:	431a      	orrs	r2, r3
10003374:	1c11      	adds	r1, r2, #0
10003376:	68fa      	ldr	r2, [r7, #12]
10003378:	2384      	movs	r3, #132	; 0x84
1000337a:	005b      	lsls	r3, r3, #1
1000337c:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
1000337e:	46bd      	mov	sp, r7
10003380:	b004      	add	sp, #16
10003382:	bd80      	pop	{r7, pc}

10003384 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
10003384:	b580      	push	{r7, lr}
10003386:	b084      	sub	sp, #16
10003388:	af00      	add	r7, sp, #0
1000338a:	60f8      	str	r0, [r7, #12]
1000338c:	607a      	str	r2, [r7, #4]
1000338e:	230b      	movs	r3, #11
10003390:	18fb      	adds	r3, r7, r3
10003392:	1c0a      	adds	r2, r1, #0
10003394:	701a      	strb	r2, [r3, #0]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003396:	68fa      	ldr	r2, [r7, #12]
10003398:	2386      	movs	r3, #134	; 0x86
1000339a:	005b      	lsls	r3, r3, #1
1000339c:	58d3      	ldr	r3, [r2, r3]
1000339e:	220b      	movs	r2, #11
100033a0:	18ba      	adds	r2, r7, r2
100033a2:	7812      	ldrb	r2, [r2, #0]
100033a4:	2107      	movs	r1, #7
100033a6:	4091      	lsls	r1, r2
100033a8:	1c0a      	adds	r2, r1, #0
100033aa:	43d2      	mvns	r2, r2
100033ac:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
100033ae:	230b      	movs	r3, #11
100033b0:	18fb      	adds	r3, r7, r3
100033b2:	781b      	ldrb	r3, [r3, #0]
100033b4:	6879      	ldr	r1, [r7, #4]
100033b6:	4099      	lsls	r1, r3
100033b8:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100033ba:	431a      	orrs	r2, r3
100033bc:	1c11      	adds	r1, r2, #0
100033be:	68fa      	ldr	r2, [r7, #12]
100033c0:	2386      	movs	r3, #134	; 0x86
100033c2:	005b      	lsls	r3, r3, #1
100033c4:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
100033c6:	46bd      	mov	sp, r7
100033c8:	b004      	add	sp, #16
100033ca:	bd80      	pop	{r7, pc}

100033cc <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
100033cc:	b580      	push	{r7, lr}
100033ce:	b082      	sub	sp, #8
100033d0:	af00      	add	r7, sp, #0
100033d2:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
100033d4:	687b      	ldr	r3, [r7, #4]
100033d6:	4a04      	ldr	r2, [pc, #16]	; (100033e8 <XMC_USIC_Enable+0x1c>)
100033d8:	4293      	cmp	r3, r2
100033da:	d102      	bne.n	100033e2 <XMC_USIC_Enable+0x16>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
100033dc:	2008      	movs	r0, #8
100033de:	f7ff fb25 	bl	10002a2c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
100033e2:	46bd      	mov	sp, r7
100033e4:	b002      	add	sp, #8
100033e6:	bd80      	pop	{r7, pc}
100033e8:	48000008 	.word	0x48000008

100033ec <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
                                                           const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
100033ec:	b580      	push	{r7, lr}
100033ee:	b084      	sub	sp, #16
100033f0:	af00      	add	r7, sp, #0
100033f2:	6078      	str	r0, [r7, #4]
100033f4:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
100033f6:	1c3b      	adds	r3, r7, #0
100033f8:	781b      	ldrb	r3, [r3, #0]
100033fa:	075b      	lsls	r3, r3, #29
100033fc:	0f5b      	lsrs	r3, r3, #29
100033fe:	b2db      	uxtb	r3, r3
10003400:	1c1a      	adds	r2, r3, #0
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
10003402:	1cbb      	adds	r3, r7, #2
10003404:	881b      	ldrh	r3, [r3, #0]
10003406:	059b      	lsls	r3, r3, #22
10003408:	0d9b      	lsrs	r3, r3, #22
1000340a:	b29b      	uxth	r3, r3
1000340c:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
1000340e:	4313      	orrs	r3, r2
10003410:	60fb      	str	r3, [r7, #12]
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
10003412:	687a      	ldr	r2, [r7, #4]
10003414:	23f8      	movs	r3, #248	; 0xf8
10003416:	005b      	lsls	r3, r3, #1
10003418:	68f9      	ldr	r1, [r7, #12]
1000341a:	50d1      	str	r1, [r2, r3]
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
1000341c:	1cfb      	adds	r3, r7, #3
1000341e:	781b      	ldrb	r3, [r3, #0]
10003420:	06db      	lsls	r3, r3, #27
10003422:	0fdb      	lsrs	r3, r3, #31
10003424:	b2db      	uxtb	r3, r3
10003426:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
10003428:	1cfb      	adds	r3, r7, #3
1000342a:	781b      	ldrb	r3, [r3, #0]
1000342c:	071b      	lsls	r3, r3, #28
1000342e:	0f9b      	lsrs	r3, r3, #30
10003430:	b2db      	uxtb	r3, r3
10003432:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003434:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
10003436:	1cfb      	adds	r3, r7, #3
10003438:	781b      	ldrb	r3, [r3, #0]
1000343a:	069b      	lsls	r3, r3, #26
1000343c:	0fdb      	lsrs	r3, r3, #31
1000343e:	b2db      	uxtb	r3, r3
10003440:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003442:	4313      	orrs	r3, r2
10003444:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
10003446:	1cfb      	adds	r3, r7, #3
10003448:	781b      	ldrb	r3, [r3, #0]
1000344a:	065b      	lsls	r3, r3, #25
1000344c:	0fdb      	lsrs	r3, r3, #31
1000344e:	b2db      	uxtb	r3, r3
10003450:	079b      	lsls	r3, r3, #30
10003452:	68fa      	ldr	r2, [r7, #12]
10003454:	4313      	orrs	r3, r2
10003456:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
10003458:	687a      	ldr	r2, [r7, #4]
1000345a:	23f8      	movs	r3, #248	; 0xf8
1000345c:	005b      	lsls	r3, r3, #1
1000345e:	58d2      	ldr	r2, [r2, r3]
10003460:	68fb      	ldr	r3, [r7, #12]
10003462:	4313      	orrs	r3, r2
10003464:	2280      	movs	r2, #128	; 0x80
10003466:	0612      	lsls	r2, r2, #24
10003468:	431a      	orrs	r2, r3
1000346a:	1c11      	adds	r1, r2, #0
1000346c:	687a      	ldr	r2, [r7, #4]
1000346e:	23f8      	movs	r3, #248	; 0xf8
10003470:	005b      	lsls	r3, r3, #1
10003472:	50d1      	str	r1, [r2, r3]
}
10003474:	46bd      	mov	sp, r7
10003476:	b004      	add	sp, #16
10003478:	bd80      	pop	{r7, pc}
1000347a:	46c0      	nop			; (mov r8, r8)

1000347c <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
1000347c:	b580      	push	{r7, lr}
1000347e:	b082      	sub	sp, #8
10003480:	af00      	add	r7, sp, #0
10003482:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
10003484:	687b      	ldr	r3, [r7, #4]
10003486:	2284      	movs	r2, #132	; 0x84
10003488:	589b      	ldr	r3, [r3, r2]
1000348a:	2280      	movs	r2, #128	; 0x80
1000348c:	0452      	lsls	r2, r2, #17
1000348e:	431a      	orrs	r2, r3
10003490:	687b      	ldr	r3, [r7, #4]
10003492:	2184      	movs	r1, #132	; 0x84
10003494:	505a      	str	r2, [r3, r1]
}
10003496:	46bd      	mov	sp, r7
10003498:	b002      	add	sp, #8
1000349a:	bd80      	pop	{r7, pc}

1000349c <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
1000349c:	b580      	push	{r7, lr}
1000349e:	b082      	sub	sp, #8
100034a0:	af00      	add	r7, sp, #0
100034a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
100034a4:	687b      	ldr	r3, [r7, #4]
100034a6:	2284      	movs	r2, #132	; 0x84
100034a8:	589b      	ldr	r3, [r3, r2]
100034aa:	4a04      	ldr	r2, [pc, #16]	; (100034bc <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
100034ac:	401a      	ands	r2, r3
100034ae:	687b      	ldr	r3, [r7, #4]
100034b0:	2184      	movs	r1, #132	; 0x84
100034b2:	505a      	str	r2, [r3, r1]
}
100034b4:	46bd      	mov	sp, r7
100034b6:	b002      	add	sp, #8
100034b8:	bd80      	pop	{r7, pc}
100034ba:	46c0      	nop			; (mov r8, r8)
100034bc:	feffffff 	.word	0xfeffffff

100034c0 <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
100034c0:	b580      	push	{r7, lr}
100034c2:	af00      	add	r7, sp, #0
   * Please refer to the XMC1000 Errata sheet V1.4 released 2014-06 Errata ID : ADC_AI.003 Additonal bit to enable ADC
   * function
   */

#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
100034c4:	4b03      	ldr	r3, [pc, #12]	; (100034d4 <XMC_VADC_GLOBAL_EnableModule+0x14>)
100034c6:	22ff      	movs	r2, #255	; 0xff
100034c8:	601a      	str	r2, [r3, #0]
#endif

#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
100034ca:	2001      	movs	r0, #1
100034cc:	f7ff faae 	bl	10002a2c <XMC_SCU_CLOCK_UngatePeripheralClock>

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
#endif
}
100034d0:	46bd      	mov	sp, r7
100034d2:	bd80      	pop	{r7, pc}
100034d4:	40010500 	.word	0x40010500

100034d8 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
100034d8:	b580      	push	{r7, lr}
100034da:	b082      	sub	sp, #8
100034dc:	af00      	add	r7, sp, #0
100034de:	6078      	str	r0, [r7, #4]
100034e0:	6039      	str	r1, [r7, #0]
  uint32_t reg;
#endif
  XMC_ASSERT("XMC_VADC_GLOBAL_Init:Wrong Module Pointer", (global_ptr == VADC))

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
100034e2:	f7ff ffed 	bl	100034c0 <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
100034e6:	683b      	ldr	r3, [r7, #0]
100034e8:	695a      	ldr	r2, [r3, #20]
100034ea:	687b      	ldr	r3, [r7, #4]
100034ec:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
100034ee:	683b      	ldr	r3, [r7, #0]
100034f0:	685b      	ldr	r3, [r3, #4]
100034f2:	2280      	movs	r2, #128	; 0x80
100034f4:	0212      	lsls	r2, r2, #8
100034f6:	431a      	orrs	r2, r3
100034f8:	687b      	ldr	r3, [r7, #4]
100034fa:	2180      	movs	r1, #128	; 0x80
100034fc:	505a      	str	r2, [r3, r1]
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
100034fe:	683b      	ldr	r3, [r7, #0]
10003500:	689a      	ldr	r2, [r3, #8]
10003502:	687b      	ldr	r3, [r7, #4]
10003504:	21a0      	movs	r1, #160	; 0xa0
10003506:	505a      	str	r2, [r3, r1]

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
10003508:	683b      	ldr	r3, [r7, #0]
1000350a:	68da      	ldr	r2, [r3, #12]
1000350c:	687b      	ldr	r3, [r7, #4]
1000350e:	21a4      	movs	r1, #164	; 0xa4
10003510:	505a      	str	r2, [r3, r1]


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
10003512:	683b      	ldr	r3, [r7, #0]
10003514:	6919      	ldr	r1, [r3, #16]
10003516:	687a      	ldr	r2, [r7, #4]
10003518:	23a0      	movs	r3, #160	; 0xa0
1000351a:	009b      	lsls	r3, r3, #2
1000351c:	50d1      	str	r1, [r2, r3]

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
1000351e:	683b      	ldr	r3, [r7, #0]
10003520:	681a      	ldr	r2, [r3, #0]
10003522:	687b      	ldr	r3, [r7, #4]
10003524:	21b8      	movs	r1, #184	; 0xb8
10003526:	505a      	str	r2, [r3, r1]

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
10003528:	46bd      	mov	sp, r7
1000352a:	b002      	add	sp, #8
1000352c:	bd80      	pop	{r7, pc}
1000352e:	46c0      	nop			; (mov r8, r8)

10003530 <XMC_VADC_GLOBAL_StartupCalibration>:
#endif
}

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
10003530:	b580      	push	{r7, lr}
10003532:	b084      	sub	sp, #16
10003534:	af00      	add	r7, sp, #0
10003536:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
10003538:	687b      	ldr	r3, [r7, #4]
1000353a:	2280      	movs	r2, #128	; 0x80
1000353c:	589b      	ldr	r3, [r3, r2]
1000353e:	2280      	movs	r2, #128	; 0x80
10003540:	0612      	lsls	r2, r2, #24
10003542:	431a      	orrs	r2, r3
10003544:	687b      	ldr	r3, [r7, #4]
10003546:	2180      	movs	r1, #128	; 0x80
10003548:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
1000354a:	230f      	movs	r3, #15
1000354c:	18fb      	adds	r3, r7, r3
1000354e:	2200      	movs	r2, #0
10003550:	701a      	strb	r2, [r3, #0]
10003552:	e01c      	b.n	1000358e <XMC_VADC_GLOBAL_StartupCalibration+0x5e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
10003554:	230f      	movs	r3, #15
10003556:	18fb      	adds	r3, r7, r3
10003558:	781a      	ldrb	r2, [r3, #0]
1000355a:	4b11      	ldr	r3, [pc, #68]	; (100035a0 <XMC_VADC_GLOBAL_StartupCalibration+0x70>)
1000355c:	0092      	lsls	r2, r2, #2
1000355e:	58d3      	ldr	r3, [r2, r3]
10003560:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
10003562:	68bb      	ldr	r3, [r7, #8]
10003564:	2280      	movs	r2, #128	; 0x80
10003566:	589a      	ldr	r2, [r3, r2]
10003568:	23c0      	movs	r3, #192	; 0xc0
1000356a:	029b      	lsls	r3, r3, #10
1000356c:	4013      	ands	r3, r2
1000356e:	d007      	beq.n	10003580 <XMC_VADC_GLOBAL_StartupCalibration+0x50>
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
10003570:	46c0      	nop			; (mov r8, r8)
10003572:	68bb      	ldr	r3, [r7, #8]
10003574:	2280      	movs	r2, #128	; 0x80
10003576:	589a      	ldr	r2, [r3, r2]
10003578:	2380      	movs	r3, #128	; 0x80
1000357a:	055b      	lsls	r3, r3, #21
1000357c:	4013      	ands	r3, r2
1000357e:	d1f8      	bne.n	10003572 <XMC_VADC_GLOBAL_StartupCalibration+0x42>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
10003580:	230f      	movs	r3, #15
10003582:	18fb      	adds	r3, r7, r3
10003584:	781a      	ldrb	r2, [r3, #0]
10003586:	230f      	movs	r3, #15
10003588:	18fb      	adds	r3, r7, r3
1000358a:	3201      	adds	r2, #1
1000358c:	701a      	strb	r2, [r3, #0]
1000358e:	230f      	movs	r3, #15
10003590:	18fb      	adds	r3, r7, r3
10003592:	781b      	ldrb	r3, [r3, #0]
10003594:	2b01      	cmp	r3, #1
10003596:	d9dd      	bls.n	10003554 <XMC_VADC_GLOBAL_StartupCalibration+0x24>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    /* NOP */
  }
#endif
}
10003598:	46bd      	mov	sp, r7
1000359a:	b004      	add	sp, #16
1000359c:	bd80      	pop	{r7, pc}
1000359e:	46c0      	nop			; (mov r8, r8)
100035a0:	10009580 	.word	0x10009580

100035a4 <XMC_VADC_GROUP_Init>:
}

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)  
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
100035a4:	b580      	push	{r7, lr}
100035a6:	b082      	sub	sp, #8
100035a8:	af00      	add	r7, sp, #0
100035aa:	6078      	str	r0, [r7, #4]
100035ac:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
100035ae:	687a      	ldr	r2, [r7, #4]
100035b0:	683b      	ldr	r3, [r7, #0]
100035b2:	685b      	ldr	r3, [r3, #4]
100035b4:	1c10      	adds	r0, r2, #0
100035b6:	1c19      	adds	r1, r3, #0
100035b8:	2200      	movs	r2, #0
100035ba:	2300      	movs	r3, #0
100035bc:	f000 f830 	bl	10003620 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
100035c0:	687a      	ldr	r2, [r7, #4]
100035c2:	683b      	ldr	r3, [r7, #0]
100035c4:	685b      	ldr	r3, [r3, #4]
100035c6:	1c10      	adds	r0, r2, #0
100035c8:	1c19      	adds	r1, r3, #0
100035ca:	2201      	movs	r2, #1
100035cc:	2300      	movs	r3, #0
100035ce:	f000 f827 	bl	10003620 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
100035d2:	687a      	ldr	r2, [r7, #4]
100035d4:	683b      	ldr	r3, [r7, #0]
100035d6:	689b      	ldr	r3, [r3, #8]
100035d8:	1c10      	adds	r0, r2, #0
100035da:	1c19      	adds	r1, r3, #0
100035dc:	2200      	movs	r2, #0
100035de:	2301      	movs	r3, #1
100035e0:	f000 f81e 	bl	10003620 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
100035e4:	687a      	ldr	r2, [r7, #4]
100035e6:	683b      	ldr	r3, [r7, #0]
100035e8:	689b      	ldr	r3, [r3, #8]
100035ea:	1c10      	adds	r0, r2, #0
100035ec:	1c19      	adds	r1, r3, #0
100035ee:	2201      	movs	r2, #1
100035f0:	2301      	movs	r3, #1
100035f2:	f000 f815 	bl	10003620 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
100035f6:	683b      	ldr	r3, [r7, #0]
100035f8:	691a      	ldr	r2, [r3, #16]
100035fa:	687b      	ldr	r3, [r7, #4]
100035fc:	2180      	movs	r1, #128	; 0x80
100035fe:	505a      	str	r2, [r3, r1]

  group_ptr->BOUND = config->g_bound;
10003600:	683b      	ldr	r3, [r7, #0]
10003602:	68da      	ldr	r2, [r3, #12]
10003604:	687b      	ldr	r3, [r7, #4]
10003606:	21b8      	movs	r1, #184	; 0xb8
10003608:	505a      	str	r2, [r3, r1]

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr,config->emux_config);
1000360a:	687a      	ldr	r2, [r7, #4]
1000360c:	683b      	ldr	r3, [r7, #0]
1000360e:	681b      	ldr	r3, [r3, #0]
10003610:	1c10      	adds	r0, r2, #0
10003612:	1c19      	adds	r1, r3, #0
10003614:	f7ff feea 	bl	100033ec <XMC_VADC_GROUP_ExternalMuxControlInit>

}
10003618:	46bd      	mov	sp, r7
1000361a:	b002      	add	sp, #8
1000361c:	bd80      	pop	{r7, pc}
1000361e:	46c0      	nop			; (mov r8, r8)

10003620 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
10003620:	b580      	push	{r7, lr}
10003622:	b08c      	sub	sp, #48	; 0x30
10003624:	af00      	add	r7, sp, #0
10003626:	60f8      	str	r0, [r7, #12]
10003628:	60b9      	str	r1, [r7, #8]
1000362a:	603b      	str	r3, [r7, #0]
1000362c:	1dfb      	adds	r3, r7, #7
1000362e:	701a      	strb	r2, [r3, #0]

  /* 
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
10003630:	1dfb      	adds	r3, r7, #7
10003632:	781b      	ldrb	r3, [r3, #0]
10003634:	2b00      	cmp	r3, #0
10003636:	d119      	bne.n	1000366c <XMC_VADC_GROUP_InputClassInit+0x4c>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
10003638:	2308      	movs	r3, #8
1000363a:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
1000363c:	23e0      	movs	r3, #224	; 0xe0
1000363e:	00db      	lsls	r3, r3, #3
10003640:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
10003642:	2300      	movs	r3, #0
10003644:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
10003646:	231f      	movs	r3, #31
10003648:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
1000364a:	2308      	movs	r3, #8
1000364c:	18fb      	adds	r3, r7, r3
1000364e:	781b      	ldrb	r3, [r3, #0]
10003650:	06db      	lsls	r3, r3, #27
10003652:	0edb      	lsrs	r3, r3, #27
10003654:	b2db      	uxtb	r3, r3
10003656:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
10003658:	2309      	movs	r3, #9
1000365a:	18fb      	adds	r3, r7, r3
1000365c:	781b      	ldrb	r3, [r3, #0]
1000365e:	075b      	lsls	r3, r3, #29
10003660:	0f5b      	lsrs	r3, r3, #29
10003662:	b2da      	uxtb	r2, r3
10003664:	231b      	movs	r3, #27
10003666:	18fb      	adds	r3, r7, r3
10003668:	701a      	strb	r2, [r3, #0]
1000366a:	e019      	b.n	100036a0 <XMC_VADC_GROUP_InputClassInit+0x80>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
1000366c:	2318      	movs	r3, #24
1000366e:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
10003670:	23e0      	movs	r3, #224	; 0xe0
10003672:	04db      	lsls	r3, r3, #19
10003674:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
10003676:	2310      	movs	r3, #16
10003678:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
1000367a:	23f8      	movs	r3, #248	; 0xf8
1000367c:	035b      	lsls	r3, r3, #13
1000367e:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
10003680:	230a      	movs	r3, #10
10003682:	18fb      	adds	r3, r7, r3
10003684:	781b      	ldrb	r3, [r3, #0]
10003686:	06db      	lsls	r3, r3, #27
10003688:	0edb      	lsrs	r3, r3, #27
1000368a:	b2db      	uxtb	r3, r3
1000368c:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
1000368e:	230b      	movs	r3, #11
10003690:	18fb      	adds	r3, r7, r3
10003692:	781b      	ldrb	r3, [r3, #0]
10003694:	075b      	lsls	r3, r3, #29
10003696:	0f5b      	lsrs	r3, r3, #29
10003698:	b2da      	uxtb	r2, r3
1000369a:	231b      	movs	r3, #27
1000369c:	18fb      	adds	r3, r7, r3
1000369e:	701a      	strb	r2, [r3, #0]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
100036a0:	68fb      	ldr	r3, [r7, #12]
100036a2:	683a      	ldr	r2, [r7, #0]
100036a4:	3228      	adds	r2, #40	; 0x28
100036a6:	0092      	lsls	r2, r2, #2
100036a8:	58d3      	ldr	r3, [r2, r3]
100036aa:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
100036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100036ae:	43da      	mvns	r2, r3
100036b0:	697b      	ldr	r3, [r7, #20]
100036b2:	4013      	ands	r3, r2
100036b4:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
100036b6:	231b      	movs	r3, #27
100036b8:	18fb      	adds	r3, r7, r3
100036ba:	781a      	ldrb	r2, [r3, #0]
100036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100036be:	409a      	lsls	r2, r3
100036c0:	1c13      	adds	r3, r2, #0
100036c2:	697a      	ldr	r2, [r7, #20]
100036c4:	4313      	orrs	r3, r2
100036c6:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
100036c8:	6a3b      	ldr	r3, [r7, #32]
100036ca:	43da      	mvns	r2, r3
100036cc:	697b      	ldr	r3, [r7, #20]
100036ce:	4013      	ands	r3, r2
100036d0:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
100036d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
100036d4:	69fa      	ldr	r2, [r7, #28]
100036d6:	409a      	lsls	r2, r3
100036d8:	1c13      	adds	r3, r2, #0
100036da:	697a      	ldr	r2, [r7, #20]
100036dc:	4313      	orrs	r3, r2
100036de:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
100036e0:	68fb      	ldr	r3, [r7, #12]
100036e2:	683a      	ldr	r2, [r7, #0]
100036e4:	3228      	adds	r2, #40	; 0x28
100036e6:	0092      	lsls	r2, r2, #2
100036e8:	6979      	ldr	r1, [r7, #20]
100036ea:	50d1      	str	r1, [r2, r3]
}
100036ec:	46bd      	mov	sp, r7
100036ee:	b00c      	add	sp, #48	; 0x30
100036f0:	bd80      	pop	{r7, pc}
100036f2:	46c0      	nop			; (mov r8, r8)

100036f4 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
100036f4:	b580      	push	{r7, lr}
100036f6:	b084      	sub	sp, #16
100036f8:	af00      	add	r7, sp, #0
100036fa:	6078      	str	r0, [r7, #4]
100036fc:	1c0a      	adds	r2, r1, #0
100036fe:	1cfb      	adds	r3, r7, #3
10003700:	701a      	strb	r2, [r3, #0]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
10003702:	687b      	ldr	r3, [r7, #4]
10003704:	2280      	movs	r2, #128	; 0x80
10003706:	589b      	ldr	r3, [r3, r2]
10003708:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
1000370a:	68fb      	ldr	r3, [r7, #12]
1000370c:	2203      	movs	r2, #3
1000370e:	4393      	bics	r3, r2
10003710:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
10003712:	1cfb      	adds	r3, r7, #3
10003714:	781b      	ldrb	r3, [r3, #0]
10003716:	68fa      	ldr	r2, [r7, #12]
10003718:	4313      	orrs	r3, r2
1000371a:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
1000371c:	687b      	ldr	r3, [r7, #4]
1000371e:	2180      	movs	r1, #128	; 0x80
10003720:	68fa      	ldr	r2, [r7, #12]
10003722:	505a      	str	r2, [r3, r1]
}
10003724:	46bd      	mov	sp, r7
10003726:	b004      	add	sp, #16
10003728:	bd80      	pop	{r7, pc}
1000372a:	46c0      	nop			; (mov r8, r8)

1000372c <XMC_VADC_GROUP_SetSyncSlave>:

/* API which programs a group as a slave group during sync conversions */
void XMC_VADC_GROUP_SetSyncSlave(XMC_VADC_GROUP_t *const group_ptr, uint32_t master_grp, uint32_t slave_grp)
{
1000372c:	b580      	push	{r7, lr}
1000372e:	b086      	sub	sp, #24
10003730:	af00      	add	r7, sp, #0
10003732:	60f8      	str	r0, [r7, #12]
10003734:	60b9      	str	r1, [r7, #8]
10003736:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_SetSyncSlave:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  
  #if (XMC_VADC_MULTIPLE_SLAVEGROUPS == 1U )

  /* Determine the coding of SYNCTR */
  if (slave_grp > master_grp)
10003738:	687a      	ldr	r2, [r7, #4]
1000373a:	68bb      	ldr	r3, [r7, #8]
1000373c:	429a      	cmp	r2, r3
1000373e:	d902      	bls.n	10003746 <XMC_VADC_GROUP_SetSyncSlave+0x1a>
  {
    master_grp = master_grp + 1U;
10003740:	68bb      	ldr	r3, [r7, #8]
10003742:	3301      	adds	r3, #1
10003744:	60bb      	str	r3, [r7, #8]
  }
  #endif
  
  /* Program SYNCTR */
  synctr = group_ptr->SYNCTR;
10003746:	68fb      	ldr	r3, [r7, #12]
10003748:	22c0      	movs	r2, #192	; 0xc0
1000374a:	589b      	ldr	r3, [r3, r2]
1000374c:	617b      	str	r3, [r7, #20]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
1000374e:	697b      	ldr	r3, [r7, #20]
10003750:	2203      	movs	r2, #3
10003752:	4393      	bics	r3, r2
10003754:	617b      	str	r3, [r7, #20]
  synctr   |= master_grp;
10003756:	697a      	ldr	r2, [r7, #20]
10003758:	68bb      	ldr	r3, [r7, #8]
1000375a:	4313      	orrs	r3, r2
1000375c:	617b      	str	r3, [r7, #20]
  group_ptr->SYNCTR = synctr;
1000375e:	68fb      	ldr	r3, [r7, #12]
10003760:	21c0      	movs	r1, #192	; 0xc0
10003762:	697a      	ldr	r2, [r7, #20]
10003764:	505a      	str	r2, [r3, r1]
}
10003766:	46bd      	mov	sp, r7
10003768:	b006      	add	sp, #24
1000376a:	bd80      	pop	{r7, pc}

1000376c <XMC_VADC_GROUP_SetSyncMaster>:

/* API which programs a group as a master group during sync conversions */
void XMC_VADC_GROUP_SetSyncMaster(XMC_VADC_GROUP_t *const group_ptr)
{
1000376c:	b580      	push	{r7, lr}
1000376e:	b084      	sub	sp, #16
10003770:	af00      	add	r7, sp, #0
10003772:	6078      	str	r0, [r7, #4]
  uint32_t synctr;

  XMC_ASSERT("XMC_VADC_GROUP_SetSyncMaster:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  synctr = group_ptr->SYNCTR;
10003774:	687b      	ldr	r3, [r7, #4]
10003776:	22c0      	movs	r2, #192	; 0xc0
10003778:	589b      	ldr	r3, [r3, r2]
1000377a:	60fb      	str	r3, [r7, #12]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
1000377c:	68fb      	ldr	r3, [r7, #12]
1000377e:	2203      	movs	r2, #3
10003780:	4393      	bics	r3, r2
10003782:	60fb      	str	r3, [r7, #12]
  group_ptr->SYNCTR = synctr;
10003784:	687b      	ldr	r3, [r7, #4]
10003786:	21c0      	movs	r1, #192	; 0xc0
10003788:	68fa      	ldr	r2, [r7, #12]
1000378a:	505a      	str	r2, [r3, r1]
}
1000378c:	46bd      	mov	sp, r7
1000378e:	b004      	add	sp, #16
10003790:	bd80      	pop	{r7, pc}
10003792:	46c0      	nop			; (mov r8, r8)

10003794 <XMC_VADC_GROUP_CheckSlaveReadiness>:

/* API to enable checking of readiness of slaves before a synchronous conversion request is issued */
void XMC_VADC_GROUP_CheckSlaveReadiness(XMC_VADC_GROUP_t *const group_ptr, uint32_t slave_group)
{
10003794:	b580      	push	{r7, lr}
10003796:	b082      	sub	sp, #8
10003798:	af00      	add	r7, sp, #0
1000379a:	6078      	str	r0, [r7, #4]
1000379c:	6039      	str	r1, [r7, #0]
    ready_pos = (uint8_t)VADC_G_SYNCTR_EVALR3_Pos;
  }

  group_ptr->SYNCTR |= (uint32_t)((uint32_t)1 << ready_pos);
#else
  group_ptr->SYNCTR |= ((uint32_t)VADC_G_SYNCTR_EVALR1_Msk);
1000379e:	687b      	ldr	r3, [r7, #4]
100037a0:	22c0      	movs	r2, #192	; 0xc0
100037a2:	589b      	ldr	r3, [r3, r2]
100037a4:	2210      	movs	r2, #16
100037a6:	431a      	orrs	r2, r3
100037a8:	687b      	ldr	r3, [r7, #4]
100037aa:	21c0      	movs	r1, #192	; 0xc0
100037ac:	505a      	str	r2, [r3, r1]
#endif
}
100037ae:	46bd      	mov	sp, r7
100037b0:	b002      	add	sp, #8
100037b2:	bd80      	pop	{r7, pc}

100037b4 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>:
  shs_ptr->CALCTR |=  (uint32_t) ((uint32_t)config->calibration_order << SHS_CALCTR_CALORD_Pos);
}

/* API to enable the accelerated mode of conversion */
void XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(XMC_VADC_GLOBAL_SHS_t *const shs_ptr, XMC_VADC_GROUP_INDEX_t group_num)
{
100037b4:	b580      	push	{r7, lr}
100037b6:	b082      	sub	sp, #8
100037b8:	af00      	add	r7, sp, #0
100037ba:	6078      	str	r0, [r7, #4]
100037bc:	1c0a      	adds	r2, r1, #0
100037be:	1cfb      	adds	r3, r7, #3
100037c0:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong SHS Pointer",
             (shs_ptr == (XMC_VADC_GLOBAL_SHS_t*)(void*)SHS0))
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong Index number",(group_num <= XMC_VADC_GROUP_INDEX_1))

  /* Set the converted to Accelerated mode from compatible mode*/
  if (group_num == XMC_VADC_GROUP_INDEX_0 )
100037c2:	1cfb      	adds	r3, r7, #3
100037c4:	781b      	ldrb	r3, [r3, #0]
100037c6:	2b00      	cmp	r3, #0
100037c8:	d108      	bne.n	100037dc <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x28>
  {
    shs_ptr->TIMCFG0 |= (uint32_t)SHS_TIMCFG0_AT_Msk;
100037ca:	687b      	ldr	r3, [r7, #4]
100037cc:	2280      	movs	r2, #128	; 0x80
100037ce:	589b      	ldr	r3, [r3, r2]
100037d0:	2201      	movs	r2, #1
100037d2:	431a      	orrs	r2, r3
100037d4:	687b      	ldr	r3, [r7, #4]
100037d6:	2180      	movs	r1, #128	; 0x80
100037d8:	505a      	str	r2, [r3, r1]
100037da:	e00b      	b.n	100037f4 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  }
  else if (group_num == XMC_VADC_GROUP_INDEX_1 )
100037dc:	1cfb      	adds	r3, r7, #3
100037de:	781b      	ldrb	r3, [r3, #0]
100037e0:	2b01      	cmp	r3, #1
100037e2:	d107      	bne.n	100037f4 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  {
    shs_ptr->TIMCFG1 |= (uint32_t)SHS_TIMCFG1_AT_Msk;
100037e4:	687b      	ldr	r3, [r7, #4]
100037e6:	2284      	movs	r2, #132	; 0x84
100037e8:	589b      	ldr	r3, [r3, r2]
100037ea:	2201      	movs	r2, #1
100037ec:	431a      	orrs	r2, r3
100037ee:	687b      	ldr	r3, [r7, #4]
100037f0:	2184      	movs	r1, #132	; 0x84
100037f2:	505a      	str	r2, [r3, r1]
  }
  else
  {
    /* for MISRA*/
  }
}
100037f4:	46bd      	mov	sp, r7
100037f6:	b002      	add	sp, #8
100037f8:	bd80      	pop	{r7, pc}
100037fa:	46c0      	nop			; (mov r8, r8)

100037fc <XMC_VADC_GROUP_QueueInit>:
}

#if (XMC_VADC_QUEUE_AVAILABLE == 1U)  
/* API to initialize queue request source */
void XMC_VADC_GROUP_QueueInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_QUEUE_CONFIG_t *config)
{
100037fc:	b580      	push	{r7, lr}
100037fe:	b084      	sub	sp, #16
10003800:	af00      	add	r7, sp, #0
10003802:	6078      	str	r0, [r7, #4]
10003804:	6039      	str	r1, [r7, #0]
  uint32_t          reg;

  XMC_ASSERT("XMC_VADC_GROUP_QueueInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Disable arbitration slot of the queue request source */
  XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptr);
10003806:	687b      	ldr	r3, [r7, #4]
10003808:	1c18      	adds	r0, r3, #0
1000380a:	f7ff fe47 	bl	1000349c <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
  
  reg = group_ptr->ARBPR;
1000380e:	687b      	ldr	r3, [r7, #4]
10003810:	2284      	movs	r2, #132	; 0x84
10003812:	589b      	ldr	r3, [r3, r2]
10003814:	60fb      	str	r3, [r7, #12]

  /* Request Source priority */
  reg &= ~((uint32_t)VADC_G_ARBPR_PRIO0_Msk);
10003816:	68fb      	ldr	r3, [r7, #12]
10003818:	2203      	movs	r2, #3
1000381a:	4393      	bics	r3, r2
1000381c:	60fb      	str	r3, [r7, #12]
  reg |= (uint32_t) ((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO0_Pos);
1000381e:	683b      	ldr	r3, [r7, #0]
10003820:	781b      	ldrb	r3, [r3, #0]
10003822:	071b      	lsls	r3, r3, #28
10003824:	0f9b      	lsrs	r3, r3, #30
10003826:	b2db      	uxtb	r3, r3
10003828:	1c1a      	adds	r2, r3, #0
1000382a:	68fb      	ldr	r3, [r7, #12]
1000382c:	4313      	orrs	r3, r2
1000382e:	60fb      	str	r3, [r7, #12]

  /* Conversion Start mode */
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
10003830:	683b      	ldr	r3, [r7, #0]
10003832:	781b      	ldrb	r3, [r3, #0]
10003834:	2203      	movs	r2, #3
10003836:	4013      	ands	r3, r2
10003838:	b2db      	uxtb	r3, r3
1000383a:	2b00      	cmp	r3, #0
1000383c:	d003      	beq.n	10003846 <XMC_VADC_GROUP_QueueInit+0x4a>
  {
    reg |= (uint32_t)(VADC_G_ARBPR_CSM0_Msk);
1000383e:	68fb      	ldr	r3, [r7, #12]
10003840:	2208      	movs	r2, #8
10003842:	4313      	orrs	r3, r2
10003844:	60fb      	str	r3, [r7, #12]
  }

  group_ptr->ARBPR = reg;
10003846:	687b      	ldr	r3, [r7, #4]
10003848:	2184      	movs	r1, #132	; 0x84
1000384a:	68fa      	ldr	r2, [r7, #12]
1000384c:	505a      	str	r2, [r3, r1]


  group_ptr->QCTRL0 = (uint32_t)((config->qctrl0)|(uint32_t)(VADC_G_QCTRL0_XTWC_Msk)|
1000384e:	683b      	ldr	r3, [r7, #0]
10003850:	685b      	ldr	r3, [r3, #4]
10003852:	4a15      	ldr	r2, [pc, #84]	; (100038a8 <XMC_VADC_GROUP_QueueInit+0xac>)
10003854:	431a      	orrs	r2, r3
10003856:	1c11      	adds	r1, r2, #0
10003858:	687a      	ldr	r2, [r7, #4]
1000385a:	2380      	movs	r3, #128	; 0x80
1000385c:	005b      	lsls	r3, r3, #1
1000385e:	50d1      	str	r1, [r2, r3]
                                                    (uint32_t)(VADC_G_QCTRL0_TMWC_Msk)|
                                                    (uint32_t)(VADC_G_QCTRL0_GTWC_Msk));

  /* Gating mode */
  group_ptr->QMR0 = ((uint32_t)(config->qmr0) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_G_QMR0_ENGT_Pos));
10003860:	683b      	ldr	r3, [r7, #0]
10003862:	689b      	ldr	r3, [r3, #8]
10003864:	2201      	movs	r2, #1
10003866:	431a      	orrs	r2, r3
10003868:	1c11      	adds	r1, r2, #0
1000386a:	687a      	ldr	r2, [r7, #4]
1000386c:	2382      	movs	r3, #130	; 0x82
1000386e:	005b      	lsls	r3, r3, #1
10003870:	50d1      	str	r1, [r2, r3]

  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode) )
10003872:	683b      	ldr	r3, [r7, #0]
10003874:	781b      	ldrb	r3, [r3, #0]
10003876:	2203      	movs	r2, #3
10003878:	4013      	ands	r3, r2
1000387a:	b2db      	uxtb	r3, r3
1000387c:	2b02      	cmp	r3, #2
1000387e:	d10b      	bne.n	10003898 <XMC_VADC_GROUP_QueueInit+0x9c>
  {
    group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_RPTDIS_Pos);
10003880:	687a      	ldr	r2, [r7, #4]
10003882:	2382      	movs	r3, #130	; 0x82
10003884:	005b      	lsls	r3, r3, #1
10003886:	58d3      	ldr	r3, [r2, r3]
10003888:	2280      	movs	r2, #128	; 0x80
1000388a:	0252      	lsls	r2, r2, #9
1000388c:	431a      	orrs	r2, r3
1000388e:	1c11      	adds	r1, r2, #0
10003890:	687a      	ldr	r2, [r7, #4]
10003892:	2382      	movs	r3, #130	; 0x82
10003894:	005b      	lsls	r3, r3, #1
10003896:	50d1      	str	r1, [r2, r3]
  }
  /* Enable arbitration slot for the queue request source */
  XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptr);
10003898:	687b      	ldr	r3, [r7, #4]
1000389a:	1c18      	adds	r0, r3, #0
1000389c:	f7ff fdee 	bl	1000347c <XMC_VADC_GROUP_QueueEnableArbitrationSlot>

}
100038a0:	46bd      	mov	sp, r7
100038a2:	b004      	add	sp, #16
100038a4:	bd80      	pop	{r7, pc}
100038a6:	46c0      	nop			; (mov r8, r8)
100038a8:	80808000 	.word	0x80808000

100038ac <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>:
  return ch_num;
}

/* Select a Service Request line for the request source event */
void XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_SR_t sr)
{
100038ac:	b580      	push	{r7, lr}
100038ae:	b084      	sub	sp, #16
100038b0:	af00      	add	r7, sp, #0
100038b2:	6078      	str	r0, [r7, #4]
100038b4:	1c0a      	adds	r2, r1, #0
100038b6:	1cfb      	adds	r3, r7, #3
100038b8:	701a      	strb	r2, [r3, #0]
  uint32_t sevnp;

  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  sevnp = group_ptr->SEVNP;
100038ba:	687a      	ldr	r2, [r7, #4]
100038bc:	23e0      	movs	r3, #224	; 0xe0
100038be:	005b      	lsls	r3, r3, #1
100038c0:	58d3      	ldr	r3, [r2, r3]
100038c2:	60fb      	str	r3, [r7, #12]

  sevnp &= ~((uint32_t)VADC_G_SEVNP_SEV0NP_Msk);
100038c4:	68fb      	ldr	r3, [r7, #12]
100038c6:	220f      	movs	r2, #15
100038c8:	4393      	bics	r3, r2
100038ca:	60fb      	str	r3, [r7, #12]
  sevnp |= (uint32_t)((uint32_t)sr << VADC_G_SEVNP_SEV0NP_Pos);
100038cc:	1cfb      	adds	r3, r7, #3
100038ce:	781b      	ldrb	r3, [r3, #0]
100038d0:	68fa      	ldr	r2, [r7, #12]
100038d2:	4313      	orrs	r3, r2
100038d4:	60fb      	str	r3, [r7, #12]

  group_ptr->SEVNP = sevnp;
100038d6:	687a      	ldr	r2, [r7, #4]
100038d8:	23e0      	movs	r3, #224	; 0xe0
100038da:	005b      	lsls	r3, r3, #1
100038dc:	68f9      	ldr	r1, [r7, #12]
100038de:	50d1      	str	r1, [r2, r3]

}
100038e0:	46bd      	mov	sp, r7
100038e2:	b004      	add	sp, #16
100038e4:	bd80      	pop	{r7, pc}
100038e6:	46c0      	nop			; (mov r8, r8)

100038e8 <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                        const XMC_VADC_CHANNEL_CONFIG_t *config)
{
100038e8:	b580      	push	{r7, lr}
100038ea:	b088      	sub	sp, #32
100038ec:	af00      	add	r7, sp, #0
100038ee:	60f8      	str	r0, [r7, #12]
100038f0:	60b9      	str	r1, [r7, #8]
100038f2:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))
  
  prio  = (uint32_t)config->channel_priority;
100038f4:	687b      	ldr	r3, [r7, #4]
100038f6:	7b1b      	ldrb	r3, [r3, #12]
100038f8:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
100038fa:	68fb      	ldr	r3, [r7, #12]
100038fc:	2288      	movs	r2, #136	; 0x88
100038fe:	589b      	ldr	r3, [r3, r2]
10003900:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
10003902:	68bb      	ldr	r3, [r7, #8]
10003904:	2201      	movs	r2, #1
10003906:	409a      	lsls	r2, r3
10003908:	1c13      	adds	r3, r2, #0
1000390a:	43da      	mvns	r2, r3
1000390c:	697b      	ldr	r3, [r7, #20]
1000390e:	4013      	ands	r3, r2
10003910:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
10003912:	68bb      	ldr	r3, [r7, #8]
10003914:	69ba      	ldr	r2, [r7, #24]
10003916:	409a      	lsls	r2, r3
10003918:	1c13      	adds	r3, r2, #0
1000391a:	697a      	ldr	r2, [r7, #20]
1000391c:	4313      	orrs	r3, r2
1000391e:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
10003920:	68fb      	ldr	r3, [r7, #12]
10003922:	2188      	movs	r1, #136	; 0x88
10003924:	697a      	ldr	r2, [r7, #20]
10003926:	505a      	str	r2, [r3, r1]

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
10003928:	687b      	ldr	r3, [r7, #4]
1000392a:	7b5b      	ldrb	r3, [r3, #13]
1000392c:	b25b      	sxtb	r3, r3
1000392e:	2b00      	cmp	r3, #0
10003930:	db2a      	blt.n	10003988 <XMC_VADC_GROUP_ChannelInit+0xa0>
  {
    mask = (uint32_t)0;
10003932:	2300      	movs	r3, #0
10003934:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
10003936:	68bb      	ldr	r3, [r7, #8]
10003938:	2b01      	cmp	r3, #1
1000393a:	d10a      	bne.n	10003952 <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
1000393c:	2308      	movs	r3, #8
1000393e:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
10003940:	68fb      	ldr	r3, [r7, #12]
10003942:	22b0      	movs	r2, #176	; 0xb0
10003944:	589b      	ldr	r3, [r3, r2]
10003946:	4a1e      	ldr	r2, [pc, #120]	; (100039c0 <XMC_VADC_GROUP_ChannelInit+0xd8>)
10003948:	401a      	ands	r2, r3
1000394a:	68fb      	ldr	r3, [r7, #12]
1000394c:	21b0      	movs	r1, #176	; 0xb0
1000394e:	505a      	str	r2, [r3, r1]
10003950:	e00d      	b.n	1000396e <XMC_VADC_GROUP_ChannelInit+0x86>
    }
    else if ((uint32_t)0 == ch_num)
10003952:	68bb      	ldr	r3, [r7, #8]
10003954:	2b00      	cmp	r3, #0
10003956:	d10a      	bne.n	1000396e <XMC_VADC_GROUP_ChannelInit+0x86>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
10003958:	2300      	movs	r3, #0
1000395a:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
1000395c:	68fb      	ldr	r3, [r7, #12]
1000395e:	22b0      	movs	r2, #176	; 0xb0
10003960:	589b      	ldr	r3, [r3, r2]
10003962:	221f      	movs	r2, #31
10003964:	4393      	bics	r3, r2
10003966:	1c1a      	adds	r2, r3, #0
10003968:	68fb      	ldr	r3, [r7, #12]
1000396a:	21b0      	movs	r1, #176	; 0xb0
1000396c:	505a      	str	r2, [r3, r1]
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
1000396e:	68fb      	ldr	r3, [r7, #12]
10003970:	22b0      	movs	r2, #176	; 0xb0
10003972:	589b      	ldr	r3, [r3, r2]
10003974:	687a      	ldr	r2, [r7, #4]
10003976:	7b52      	ldrb	r2, [r2, #13]
10003978:	b251      	sxtb	r1, r2
1000397a:	69fa      	ldr	r2, [r7, #28]
1000397c:	4091      	lsls	r1, r2
1000397e:	1c0a      	adds	r2, r1, #0
10003980:	431a      	orrs	r2, r3
10003982:	68fb      	ldr	r3, [r7, #12]
10003984:	21b0      	movs	r1, #176	; 0xb0
10003986:	505a      	str	r2, [r3, r1]
  }

  group_ptr->BFL |= config->bfl;
10003988:	68fb      	ldr	r3, [r7, #12]
1000398a:	22c8      	movs	r2, #200	; 0xc8
1000398c:	589a      	ldr	r2, [r3, r2]
1000398e:	687b      	ldr	r3, [r7, #4]
10003990:	685b      	ldr	r3, [r3, #4]
10003992:	431a      	orrs	r2, r3
10003994:	68fb      	ldr	r3, [r7, #12]
10003996:	21c8      	movs	r1, #200	; 0xc8
10003998:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
1000399a:	68fb      	ldr	r3, [r7, #12]
1000399c:	22d0      	movs	r2, #208	; 0xd0
1000399e:	589a      	ldr	r2, [r3, r2]
100039a0:	687b      	ldr	r3, [r7, #4]
100039a2:	689b      	ldr	r3, [r3, #8]
100039a4:	431a      	orrs	r2, r3
100039a6:	68fb      	ldr	r3, [r7, #12]
100039a8:	21d0      	movs	r1, #208	; 0xd0
100039aa:	505a      	str	r2, [r3, r1]
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
100039ac:	687b      	ldr	r3, [r7, #4]
100039ae:	6819      	ldr	r1, [r3, #0]
100039b0:	68fb      	ldr	r3, [r7, #12]
100039b2:	68ba      	ldr	r2, [r7, #8]
100039b4:	3280      	adds	r2, #128	; 0x80
100039b6:	0092      	lsls	r2, r2, #2
100039b8:	50d1      	str	r1, [r2, r3]

}
100039ba:	46bd      	mov	sp, r7
100039bc:	b008      	add	sp, #32
100039be:	bd80      	pop	{r7, pc}
100039c0:	ffffe0ff 	.word	0xffffe0ff

100039c4 <XMC_VADC_GROUP_SetResultInterruptNode>:

/* API to select a service request line (NVIC Node) for result event of specified unit of result hardware */
void XMC_VADC_GROUP_SetResultInterruptNode(XMC_VADC_GROUP_t *const group_ptr,
                                           const uint32_t res_reg,
                                           const XMC_VADC_SR_t sr)
{
100039c4:	b580      	push	{r7, lr}
100039c6:	b086      	sub	sp, #24
100039c8:	af00      	add	r7, sp, #0
100039ca:	60f8      	str	r0, [r7, #12]
100039cc:	60b9      	str	r1, [r7, #8]
100039ce:	1dfb      	adds	r3, r7, #7
100039d0:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  if (res_reg <= 7U)
100039d2:	68bb      	ldr	r3, [r7, #8]
100039d4:	2b07      	cmp	r3, #7
100039d6:	d81b      	bhi.n	10003a10 <XMC_VADC_GROUP_SetResultInterruptNode+0x4c>
  {
    route_mask  = group_ptr->REVNP0;
100039d8:	68fa      	ldr	r2, [r7, #12]
100039da:	23d8      	movs	r3, #216	; 0xd8
100039dc:	005b      	lsls	r3, r3, #1
100039de:	58d3      	ldr	r3, [r2, r3]
100039e0:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (res_reg * (uint32_t)4) ));
100039e2:	68bb      	ldr	r3, [r7, #8]
100039e4:	009b      	lsls	r3, r3, #2
100039e6:	1c1a      	adds	r2, r3, #0
100039e8:	230f      	movs	r3, #15
100039ea:	4093      	lsls	r3, r2
100039ec:	43da      	mvns	r2, r3
100039ee:	697b      	ldr	r3, [r7, #20]
100039f0:	4013      	ands	r3, r2
100039f2:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << (res_reg * (uint32_t)4));
100039f4:	1dfb      	adds	r3, r7, #7
100039f6:	781b      	ldrb	r3, [r3, #0]
100039f8:	68ba      	ldr	r2, [r7, #8]
100039fa:	0092      	lsls	r2, r2, #2
100039fc:	4093      	lsls	r3, r2
100039fe:	697a      	ldr	r2, [r7, #20]
10003a00:	4313      	orrs	r3, r2
10003a02:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP0 = route_mask;
10003a04:	68fa      	ldr	r2, [r7, #12]
10003a06:	23d8      	movs	r3, #216	; 0xd8
10003a08:	005b      	lsls	r3, r3, #1
10003a0a:	6979      	ldr	r1, [r7, #20]
10003a0c:	50d1      	str	r1, [r2, r3]
10003a0e:	e020      	b.n	10003a52 <XMC_VADC_GROUP_SetResultInterruptNode+0x8e>
  }
  else
  {
    route_mask = group_ptr->REVNP1;
10003a10:	68fa      	ldr	r2, [r7, #12]
10003a12:	23da      	movs	r3, #218	; 0xda
10003a14:	005b      	lsls	r3, r3, #1
10003a16:	58d3      	ldr	r3, [r2, r3]
10003a18:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (( res_reg - (uint32_t)8) * (uint32_t)4) ));
10003a1a:	68bb      	ldr	r3, [r7, #8]
10003a1c:	4a0e      	ldr	r2, [pc, #56]	; (10003a58 <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a1e:	4694      	mov	ip, r2
10003a20:	4463      	add	r3, ip
10003a22:	009b      	lsls	r3, r3, #2
10003a24:	1c1a      	adds	r2, r3, #0
10003a26:	230f      	movs	r3, #15
10003a28:	4093      	lsls	r3, r2
10003a2a:	43da      	mvns	r2, r3
10003a2c:	697b      	ldr	r3, [r7, #20]
10003a2e:	4013      	ands	r3, r2
10003a30:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << ((res_reg - (uint32_t)8) * (uint32_t)4));
10003a32:	1dfb      	adds	r3, r7, #7
10003a34:	781b      	ldrb	r3, [r3, #0]
10003a36:	68ba      	ldr	r2, [r7, #8]
10003a38:	4907      	ldr	r1, [pc, #28]	; (10003a58 <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a3a:	468c      	mov	ip, r1
10003a3c:	4462      	add	r2, ip
10003a3e:	0092      	lsls	r2, r2, #2
10003a40:	4093      	lsls	r3, r2
10003a42:	697a      	ldr	r2, [r7, #20]
10003a44:	4313      	orrs	r3, r2
10003a46:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP1 = route_mask;
10003a48:	68fa      	ldr	r2, [r7, #12]
10003a4a:	23da      	movs	r3, #218	; 0xda
10003a4c:	005b      	lsls	r3, r3, #1
10003a4e:	6979      	ldr	r1, [r7, #20]
10003a50:	50d1      	str	r1, [r2, r3]
  }
}
10003a52:	46bd      	mov	sp, r7
10003a54:	b006      	add	sp, #24
10003a56:	bd80      	pop	{r7, pc}
10003a58:	3ffffff8 	.word	0x3ffffff8

10003a5c <_init>:
  }
}

/* Init */
void _init(void)
{}
10003a5c:	b580      	push	{r7, lr}
10003a5e:	af00      	add	r7, sp, #0
10003a60:	46bd      	mov	sp, r7
10003a62:	bd80      	pop	{r7, pc}

10003a64 <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a64:	b580      	push	{r7, lr}
10003a66:	b082      	sub	sp, #8
10003a68:	af00      	add	r7, sp, #0
10003a6a:	6078      	str	r0, [r7, #4]
10003a6c:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
10003a6e:	687b      	ldr	r3, [r7, #4]
10003a70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10003a72:	683b      	ldr	r3, [r7, #0]
10003a74:	431a      	orrs	r2, r3
10003a76:	687b      	ldr	r3, [r7, #4]
10003a78:	641a      	str	r2, [r3, #64]	; 0x40
}
10003a7a:	46bd      	mov	sp, r7
10003a7c:	b002      	add	sp, #8
10003a7e:	bd80      	pop	{r7, pc}

10003a80 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a80:	b580      	push	{r7, lr}
10003a82:	b082      	sub	sp, #8
10003a84:	af00      	add	r7, sp, #0
10003a86:	6078      	str	r0, [r7, #4]
10003a88:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
10003a8a:	687b      	ldr	r3, [r7, #4]
10003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003a8e:	683a      	ldr	r2, [r7, #0]
10003a90:	43d2      	mvns	r2, r2
10003a92:	401a      	ands	r2, r3
10003a94:	687b      	ldr	r3, [r7, #4]
10003a96:	641a      	str	r2, [r3, #64]	; 0x40
}
10003a98:	46bd      	mov	sp, r7
10003a9a:	b002      	add	sp, #8
10003a9c:	bd80      	pop	{r7, pc}
10003a9e:	46c0      	nop			; (mov r8, r8)

10003aa0 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10003aa0:	b580      	push	{r7, lr}
10003aa2:	b082      	sub	sp, #8
10003aa4:	af00      	add	r7, sp, #0
10003aa6:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10003aa8:	687b      	ldr	r3, [r7, #4]
10003aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003aac:	b2db      	uxtb	r3, r3
10003aae:	227f      	movs	r2, #127	; 0x7f
10003ab0:	4393      	bics	r3, r2
10003ab2:	b2db      	uxtb	r3, r3
}
10003ab4:	1c18      	adds	r0, r3, #0
10003ab6:	46bd      	mov	sp, r7
10003ab8:	b002      	add	sp, #8
10003aba:	bd80      	pop	{r7, pc}

10003abc <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
10003abc:	b580      	push	{r7, lr}
10003abe:	b082      	sub	sp, #8
10003ac0:	af00      	add	r7, sp, #0
10003ac2:	6078      	str	r0, [r7, #4]
10003ac4:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
10003ac6:	683b      	ldr	r3, [r7, #0]
10003ac8:	2280      	movs	r2, #128	; 0x80
10003aca:	0252      	lsls	r2, r2, #9
10003acc:	409a      	lsls	r2, r3
10003ace:	687b      	ldr	r3, [r7, #4]
10003ad0:	669a      	str	r2, [r3, #104]	; 0x68
}
10003ad2:	46bd      	mov	sp, r7
10003ad4:	b002      	add	sp, #8
10003ad6:	bd80      	pop	{r7, pc}

10003ad8 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003ad8:	b580      	push	{r7, lr}
10003ada:	b082      	sub	sp, #8
10003adc:	af00      	add	r7, sp, #0
10003ade:	6078      	str	r0, [r7, #4]
10003ae0:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
10003ae2:	687a      	ldr	r2, [r7, #4]
10003ae4:	2384      	movs	r3, #132	; 0x84
10003ae6:	005b      	lsls	r3, r3, #1
10003ae8:	58d2      	ldr	r2, [r2, r3]
10003aea:	683b      	ldr	r3, [r7, #0]
10003aec:	431a      	orrs	r2, r3
10003aee:	1c11      	adds	r1, r2, #0
10003af0:	687a      	ldr	r2, [r7, #4]
10003af2:	2384      	movs	r3, #132	; 0x84
10003af4:	005b      	lsls	r3, r3, #1
10003af6:	50d1      	str	r1, [r2, r3]
}
10003af8:	46bd      	mov	sp, r7
10003afa:	b002      	add	sp, #8
10003afc:	bd80      	pop	{r7, pc}
10003afe:	46c0      	nop			; (mov r8, r8)

10003b00 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b00:	b580      	push	{r7, lr}
10003b02:	b082      	sub	sp, #8
10003b04:	af00      	add	r7, sp, #0
10003b06:	6078      	str	r0, [r7, #4]
10003b08:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
10003b0a:	687a      	ldr	r2, [r7, #4]
10003b0c:	2384      	movs	r3, #132	; 0x84
10003b0e:	005b      	lsls	r3, r3, #1
10003b10:	58d3      	ldr	r3, [r2, r3]
10003b12:	683a      	ldr	r2, [r7, #0]
10003b14:	43d2      	mvns	r2, r2
10003b16:	401a      	ands	r2, r3
10003b18:	1c11      	adds	r1, r2, #0
10003b1a:	687a      	ldr	r2, [r7, #4]
10003b1c:	2384      	movs	r3, #132	; 0x84
10003b1e:	005b      	lsls	r3, r3, #1
10003b20:	50d1      	str	r1, [r2, r3]
}
10003b22:	46bd      	mov	sp, r7
10003b24:	b002      	add	sp, #8
10003b26:	bd80      	pop	{r7, pc}

10003b28 <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003b28:	b580      	push	{r7, lr}
10003b2a:	b082      	sub	sp, #8
10003b2c:	af00      	add	r7, sp, #0
10003b2e:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
10003b30:	687a      	ldr	r2, [r7, #4]
10003b32:	238c      	movs	r3, #140	; 0x8c
10003b34:	005b      	lsls	r3, r3, #1
10003b36:	2180      	movs	r1, #128	; 0x80
10003b38:	0209      	lsls	r1, r1, #8
10003b3a:	50d1      	str	r1, [r2, r3]
}
10003b3c:	46bd      	mov	sp, r7
10003b3e:	b002      	add	sp, #8
10003b40:	bd80      	pop	{r7, pc}
10003b42:	46c0      	nop			; (mov r8, r8)

10003b44 <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
10003b44:	b580      	push	{r7, lr}
10003b46:	b082      	sub	sp, #8
10003b48:	af00      	add	r7, sp, #0
10003b4a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
10003b4c:	687a      	ldr	r2, [r7, #4]
10003b4e:	238a      	movs	r3, #138	; 0x8a
10003b50:	005b      	lsls	r3, r3, #1
10003b52:	58d2      	ldr	r2, [r2, r3]
10003b54:	2380      	movs	r3, #128	; 0x80
10003b56:	015b      	lsls	r3, r3, #5
10003b58:	4013      	ands	r3, r2
10003b5a:	1e5a      	subs	r2, r3, #1
10003b5c:	4193      	sbcs	r3, r2
10003b5e:	b2db      	uxtb	r3, r3
}
10003b60:	1c18      	adds	r0, r3, #0
10003b62:	46bd      	mov	sp, r7
10003b64:	b002      	add	sp, #8
10003b66:	bd80      	pop	{r7, pc}

10003b68 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003b68:	b580      	push	{r7, lr}
10003b6a:	b082      	sub	sp, #8
10003b6c:	af00      	add	r7, sp, #0
10003b6e:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
10003b70:	687a      	ldr	r2, [r7, #4]
10003b72:	238a      	movs	r3, #138	; 0x8a
10003b74:	005b      	lsls	r3, r3, #1
10003b76:	58d2      	ldr	r2, [r2, r3]
10003b78:	2380      	movs	r3, #128	; 0x80
10003b7a:	011b      	lsls	r3, r3, #4
10003b7c:	4013      	ands	r3, r2
10003b7e:	1e5a      	subs	r2, r3, #1
10003b80:	4193      	sbcs	r3, r2
10003b82:	b2db      	uxtb	r3, r3
}
10003b84:	1c18      	adds	r0, r3, #0
10003b86:	46bd      	mov	sp, r7
10003b88:	b002      	add	sp, #8
10003b8a:	bd80      	pop	{r7, pc}

10003b8c <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b8c:	b580      	push	{r7, lr}
10003b8e:	b082      	sub	sp, #8
10003b90:	af00      	add	r7, sp, #0
10003b92:	6078      	str	r0, [r7, #4]
10003b94:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
10003b96:	687a      	ldr	r2, [r7, #4]
10003b98:	2386      	movs	r3, #134	; 0x86
10003b9a:	005b      	lsls	r3, r3, #1
10003b9c:	58d2      	ldr	r2, [r2, r3]
10003b9e:	683b      	ldr	r3, [r7, #0]
10003ba0:	431a      	orrs	r2, r3
10003ba2:	1c11      	adds	r1, r2, #0
10003ba4:	687a      	ldr	r2, [r7, #4]
10003ba6:	2386      	movs	r3, #134	; 0x86
10003ba8:	005b      	lsls	r3, r3, #1
10003baa:	50d1      	str	r1, [r2, r3]
}
10003bac:	46bd      	mov	sp, r7
10003bae:	b002      	add	sp, #8
10003bb0:	bd80      	pop	{r7, pc}
10003bb2:	46c0      	nop			; (mov r8, r8)

10003bb4 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003bb4:	b580      	push	{r7, lr}
10003bb6:	b082      	sub	sp, #8
10003bb8:	af00      	add	r7, sp, #0
10003bba:	6078      	str	r0, [r7, #4]
10003bbc:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
10003bbe:	687a      	ldr	r2, [r7, #4]
10003bc0:	2386      	movs	r3, #134	; 0x86
10003bc2:	005b      	lsls	r3, r3, #1
10003bc4:	58d3      	ldr	r3, [r2, r3]
10003bc6:	683a      	ldr	r2, [r7, #0]
10003bc8:	43d2      	mvns	r2, r2
10003bca:	401a      	ands	r2, r3
10003bcc:	1c11      	adds	r1, r2, #0
10003bce:	687a      	ldr	r2, [r7, #4]
10003bd0:	2386      	movs	r3, #134	; 0x86
10003bd2:	005b      	lsls	r3, r3, #1
10003bd4:	50d1      	str	r1, [r2, r3]
}
10003bd6:	46bd      	mov	sp, r7
10003bd8:	b002      	add	sp, #8
10003bda:	bd80      	pop	{r7, pc}

10003bdc <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003bdc:	b580      	push	{r7, lr}
10003bde:	b082      	sub	sp, #8
10003be0:	af00      	add	r7, sp, #0
10003be2:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
10003be4:	687a      	ldr	r2, [r7, #4]
10003be6:	238c      	movs	r3, #140	; 0x8c
10003be8:	005b      	lsls	r3, r3, #1
10003bea:	2180      	movs	r1, #128	; 0x80
10003bec:	01c9      	lsls	r1, r1, #7
10003bee:	50d1      	str	r1, [r2, r3]
}
10003bf0:	46bd      	mov	sp, r7
10003bf2:	b002      	add	sp, #8
10003bf4:	bd80      	pop	{r7, pc}
10003bf6:	46c0      	nop			; (mov r8, r8)

10003bf8 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003bf8:	b580      	push	{r7, lr}
10003bfa:	b082      	sub	sp, #8
10003bfc:	af00      	add	r7, sp, #0
10003bfe:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
10003c00:	687a      	ldr	r2, [r7, #4]
10003c02:	238a      	movs	r3, #138	; 0x8a
10003c04:	005b      	lsls	r3, r3, #1
10003c06:	58d3      	ldr	r3, [r2, r3]
10003c08:	2208      	movs	r2, #8
10003c0a:	4013      	ands	r3, r2
10003c0c:	1e5a      	subs	r2, r3, #1
10003c0e:	4193      	sbcs	r3, r2
10003c10:	b2db      	uxtb	r3, r3
}
10003c12:	1c18      	adds	r0, r3, #0
10003c14:	46bd      	mov	sp, r7
10003c16:	b002      	add	sp, #8
10003c18:	bd80      	pop	{r7, pc}
10003c1a:	46c0      	nop			; (mov r8, r8)

10003c1c <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
10003c1c:	b590      	push	{r4, r7, lr}
10003c1e:	b085      	sub	sp, #20
10003c20:	af00      	add	r7, sp, #0
10003c22:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10003c24:	230f      	movs	r3, #15
10003c26:	18fb      	adds	r3, r7, r3
10003c28:	2200      	movs	r2, #0
10003c2a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
10003c2c:	687b      	ldr	r3, [r7, #4]
10003c2e:	685b      	ldr	r3, [r3, #4]
10003c30:	685b      	ldr	r3, [r3, #4]
10003c32:	220f      	movs	r2, #15
10003c34:	18bc      	adds	r4, r7, r2
10003c36:	4798      	blx	r3
10003c38:	1c03      	adds	r3, r0, #0
10003c3a:	7023      	strb	r3, [r4, #0]

  return status;
10003c3c:	230f      	movs	r3, #15
10003c3e:	18fb      	adds	r3, r7, r3
10003c40:	781b      	ldrb	r3, [r3, #0]
}
10003c42:	1c18      	adds	r0, r3, #0
10003c44:	46bd      	mov	sp, r7
10003c46:	b005      	add	sp, #20
10003c48:	bd90      	pop	{r4, r7, pc}
10003c4a:	46c0      	nop			; (mov r8, r8)

10003c4c <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003c4c:	b590      	push	{r4, r7, lr}
10003c4e:	b087      	sub	sp, #28
10003c50:	af00      	add	r7, sp, #0
10003c52:	60f8      	str	r0, [r7, #12]
10003c54:	60b9      	str	r1, [r7, #8]
10003c56:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003c58:	2317      	movs	r3, #23
10003c5a:	18fb      	adds	r3, r7, r3
10003c5c:	2204      	movs	r2, #4
10003c5e:	701a      	strb	r2, [r3, #0]

  switch(handle->config->transmit_mode)
10003c60:	68fb      	ldr	r3, [r7, #12]
10003c62:	685b      	ldr	r3, [r3, #4]
10003c64:	2229      	movs	r2, #41	; 0x29
10003c66:	5c9b      	ldrb	r3, [r3, r2]
10003c68:	2b00      	cmp	r3, #0
10003c6a:	d000      	beq.n	10003c6e <UART_Transmit+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003c6c:	e00c      	b.n	10003c88 <UART_Transmit+0x3c>

  switch(handle->config->transmit_mode)
  {
#ifdef UART_TX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
10003c6e:	2317      	movs	r3, #23
10003c70:	18fc      	adds	r4, r7, r3
10003c72:	68f9      	ldr	r1, [r7, #12]
10003c74:	68ba      	ldr	r2, [r7, #8]
10003c76:	687b      	ldr	r3, [r7, #4]
10003c78:	1c08      	adds	r0, r1, #0
10003c7a:	1c11      	adds	r1, r2, #0
10003c7c:	1c1a      	adds	r2, r3, #0
10003c7e:	f000 f831 	bl	10003ce4 <UART_StartTransmitIRQ>
10003c82:	1c03      	adds	r3, r0, #0
10003c84:	7023      	strb	r3, [r4, #0]
    break;
10003c86:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003c88:	2317      	movs	r3, #23
10003c8a:	18fb      	adds	r3, r7, r3
10003c8c:	781b      	ldrb	r3, [r3, #0]
}
10003c8e:	1c18      	adds	r0, r3, #0
10003c90:	46bd      	mov	sp, r7
10003c92:	b007      	add	sp, #28
10003c94:	bd90      	pop	{r4, r7, pc}
10003c96:	46c0      	nop			; (mov r8, r8)

10003c98 <UART_Receive>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003c98:	b590      	push	{r4, r7, lr}
10003c9a:	b087      	sub	sp, #28
10003c9c:	af00      	add	r7, sp, #0
10003c9e:	60f8      	str	r0, [r7, #12]
10003ca0:	60b9      	str	r1, [r7, #8]
10003ca2:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003ca4:	2317      	movs	r3, #23
10003ca6:	18fb      	adds	r3, r7, r3
10003ca8:	2204      	movs	r2, #4
10003caa:	701a      	strb	r2, [r3, #0]

  switch(handle->config->receive_mode)
10003cac:	68fb      	ldr	r3, [r7, #12]
10003cae:	685b      	ldr	r3, [r3, #4]
10003cb0:	222a      	movs	r2, #42	; 0x2a
10003cb2:	5c9b      	ldrb	r3, [r3, r2]
10003cb4:	2b00      	cmp	r3, #0
10003cb6:	d000      	beq.n	10003cba <UART_Receive+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003cb8:	e00c      	b.n	10003cd4 <UART_Receive+0x3c>

  switch(handle->config->receive_mode)
  {
#ifdef UART_RX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
10003cba:	2317      	movs	r3, #23
10003cbc:	18fc      	adds	r4, r7, r3
10003cbe:	68f9      	ldr	r1, [r7, #12]
10003cc0:	68ba      	ldr	r2, [r7, #8]
10003cc2:	687b      	ldr	r3, [r7, #4]
10003cc4:	1c08      	adds	r0, r1, #0
10003cc6:	1c11      	adds	r1, r2, #0
10003cc8:	1c1a      	adds	r2, r3, #0
10003cca:	f000 f873 	bl	10003db4 <UART_StartReceiveIRQ>
10003cce:	1c03      	adds	r3, r0, #0
10003cd0:	7023      	strb	r3, [r4, #0]
    break;
10003cd2:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003cd4:	2317      	movs	r3, #23
10003cd6:	18fb      	adds	r3, r7, r3
10003cd8:	781b      	ldrb	r3, [r3, #0]
}
10003cda:	1c18      	adds	r0, r3, #0
10003cdc:	46bd      	mov	sp, r7
10003cde:	b007      	add	sp, #28
10003ce0:	bd90      	pop	{r4, r7, pc}
10003ce2:	46c0      	nop			; (mov r8, r8)

10003ce4 <UART_StartTransmitIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003ce4:	b580      	push	{r7, lr}
10003ce6:	b086      	sub	sp, #24
10003ce8:	af00      	add	r7, sp, #0
10003cea:	60f8      	str	r0, [r7, #12]
10003cec:	60b9      	str	r1, [r7, #8]
10003cee:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003cf0:	2317      	movs	r3, #23
10003cf2:	18fb      	adds	r3, r7, r3
10003cf4:	2204      	movs	r2, #4
10003cf6:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003cf8:	68fb      	ldr	r3, [r7, #12]
10003cfa:	689b      	ldr	r3, [r3, #8]
10003cfc:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
10003cfe:	68fb      	ldr	r3, [r7, #12]
10003d00:	685b      	ldr	r3, [r3, #4]
10003d02:	2229      	movs	r2, #41	; 0x29
10003d04:	5c9b      	ldrb	r3, [r3, r2]
10003d06:	2b00      	cmp	r3, #0
10003d08:	d14c      	bne.n	10003da4 <UART_StartTransmitIRQ+0xc0>
  {
    ret_stat = UART_STATUS_BUSY;
10003d0a:	2317      	movs	r3, #23
10003d0c:	18fb      	adds	r3, r7, r3
10003d0e:	2202      	movs	r2, #2
10003d10:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->tx_busy == false)
10003d12:	693b      	ldr	r3, [r7, #16]
10003d14:	7e1b      	ldrb	r3, [r3, #24]
10003d16:	b2db      	uxtb	r3, r3
10003d18:	2201      	movs	r2, #1
10003d1a:	4053      	eors	r3, r2
10003d1c:	b2db      	uxtb	r3, r3
10003d1e:	2b00      	cmp	r3, #0
10003d20:	d040      	beq.n	10003da4 <UART_StartTransmitIRQ+0xc0>
    {
      /*If there is no transmission in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003d22:	68bb      	ldr	r3, [r7, #8]
10003d24:	2b00      	cmp	r3, #0
10003d26:	d039      	beq.n	10003d9c <UART_StartTransmitIRQ+0xb8>
10003d28:	687b      	ldr	r3, [r7, #4]
10003d2a:	2b00      	cmp	r3, #0
10003d2c:	d036      	beq.n	10003d9c <UART_StartTransmitIRQ+0xb8>
      {
        /*Obtain the address of data, size of data*/
        ptr_runtime->tx_data = data_ptr;
10003d2e:	693b      	ldr	r3, [r7, #16]
10003d30:	68ba      	ldr	r2, [r7, #8]
10003d32:	601a      	str	r2, [r3, #0]
        ptr_runtime->tx_data_count = count;
10003d34:	693b      	ldr	r3, [r7, #16]
10003d36:	687a      	ldr	r2, [r7, #4]
10003d38:	609a      	str	r2, [r3, #8]
        /*Initialize to first index and set the busy flag*/
        ptr_runtime->tx_data_index = 0U;
10003d3a:	693b      	ldr	r3, [r7, #16]
10003d3c:	2200      	movs	r2, #0
10003d3e:	60da      	str	r2, [r3, #12]
        ptr_runtime->tx_busy = true;
10003d40:	693b      	ldr	r3, [r7, #16]
10003d42:	2201      	movs	r2, #1
10003d44:	761a      	strb	r2, [r3, #24]

        /*Enable the transmit buffer event*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003d46:	68fb      	ldr	r3, [r7, #12]
10003d48:	685b      	ldr	r3, [r3, #4]
10003d4a:	222b      	movs	r2, #43	; 0x2b
10003d4c:	5c9b      	ldrb	r3, [r3, r2]
10003d4e:	2b00      	cmp	r3, #0
10003d50:	d00d      	beq.n	10003d6e <UART_StartTransmitIRQ+0x8a>
        {
          /*Clear the transmit FIFO*/
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
10003d52:	68fb      	ldr	r3, [r7, #12]
10003d54:	681b      	ldr	r3, [r3, #0]
10003d56:	1c18      	adds	r0, r3, #0
10003d58:	f7ff fee6 	bl	10003b28 <XMC_USIC_CH_TXFIFO_Flush>
          /*Enable transmit buffer interrupt*/
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003d5c:	68fb      	ldr	r3, [r7, #12]
10003d5e:	681a      	ldr	r2, [r3, #0]
10003d60:	2380      	movs	r3, #128	; 0x80
10003d62:	05db      	lsls	r3, r3, #23
10003d64:	1c10      	adds	r0, r2, #0
10003d66:	1c19      	adds	r1, r3, #0
10003d68:	f7ff feb6 	bl	10003ad8 <XMC_USIC_CH_TXFIFO_EnableEvent>
10003d6c:	e007      	b.n	10003d7e <UART_StartTransmitIRQ+0x9a>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003d6e:	68fb      	ldr	r3, [r7, #12]
10003d70:	681a      	ldr	r2, [r3, #0]
10003d72:	2380      	movs	r3, #128	; 0x80
10003d74:	019b      	lsls	r3, r3, #6
10003d76:	1c10      	adds	r0, r2, #0
10003d78:	1c19      	adds	r1, r3, #0
10003d7a:	f7ff fe73 	bl	10003a64 <XMC_USIC_CH_EnableEvent>
        }
        ret_stat = UART_STATUS_SUCCESS;
10003d7e:	2317      	movs	r3, #23
10003d80:	18fb      	adds	r3, r7, r3
10003d82:	2200      	movs	r2, #0
10003d84:	701a      	strb	r2, [r3, #0]
        /*Trigger the transmit buffer interrupt*/
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
10003d86:	68fb      	ldr	r3, [r7, #12]
10003d88:	6819      	ldr	r1, [r3, #0]
10003d8a:	68fb      	ldr	r3, [r7, #12]
10003d8c:	685b      	ldr	r3, [r3, #4]
10003d8e:	222d      	movs	r2, #45	; 0x2d
10003d90:	5c9b      	ldrb	r3, [r3, r2]
10003d92:	1c08      	adds	r0, r1, #0
10003d94:	1c19      	adds	r1, r3, #0
10003d96:	f7ff fe91 	bl	10003abc <XMC_USIC_CH_TriggerServiceRequest>
10003d9a:	e003      	b.n	10003da4 <UART_StartTransmitIRQ+0xc0>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003d9c:	2317      	movs	r3, #23
10003d9e:	18fb      	adds	r3, r7, r3
10003da0:	2203      	movs	r2, #3
10003da2:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003da4:	2317      	movs	r3, #23
10003da6:	18fb      	adds	r3, r7, r3
10003da8:	781b      	ldrb	r3, [r3, #0]
}
10003daa:	1c18      	adds	r0, r3, #0
10003dac:	46bd      	mov	sp, r7
10003dae:	b006      	add	sp, #24
10003db0:	bd80      	pop	{r7, pc}
10003db2:	46c0      	nop			; (mov r8, r8)

10003db4 <UART_StartReceiveIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003db4:	b580      	push	{r7, lr}
10003db6:	b086      	sub	sp, #24
10003db8:	af00      	add	r7, sp, #0
10003dba:	60f8      	str	r0, [r7, #12]
10003dbc:	60b9      	str	r1, [r7, #8]
10003dbe:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003dc0:	2317      	movs	r3, #23
10003dc2:	18fb      	adds	r3, r7, r3
10003dc4:	2204      	movs	r2, #4
10003dc6:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003dc8:	68fb      	ldr	r3, [r7, #12]
10003dca:	689b      	ldr	r3, [r3, #8]
10003dcc:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
10003dce:	68fb      	ldr	r3, [r7, #12]
10003dd0:	685b      	ldr	r3, [r3, #4]
10003dd2:	222a      	movs	r2, #42	; 0x2a
10003dd4:	5c9b      	ldrb	r3, [r3, r2]
10003dd6:	2b00      	cmp	r3, #0
10003dd8:	d148      	bne.n	10003e6c <UART_StartReceiveIRQ+0xb8>
  {
    ret_stat = UART_STATUS_BUSY;
10003dda:	2317      	movs	r3, #23
10003ddc:	18fb      	adds	r3, r7, r3
10003dde:	2202      	movs	r2, #2
10003de0:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->rx_busy == false)
10003de2:	693b      	ldr	r3, [r7, #16]
10003de4:	7e5b      	ldrb	r3, [r3, #25]
10003de6:	b2db      	uxtb	r3, r3
10003de8:	2201      	movs	r2, #1
10003dea:	4053      	eors	r3, r2
10003dec:	b2db      	uxtb	r3, r3
10003dee:	2b00      	cmp	r3, #0
10003df0:	d03c      	beq.n	10003e6c <UART_StartReceiveIRQ+0xb8>
    {
      /*If no active reception in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003df2:	68bb      	ldr	r3, [r7, #8]
10003df4:	2b00      	cmp	r3, #0
10003df6:	d035      	beq.n	10003e64 <UART_StartReceiveIRQ+0xb0>
10003df8:	687b      	ldr	r3, [r7, #4]
10003dfa:	2b00      	cmp	r3, #0
10003dfc:	d032      	beq.n	10003e64 <UART_StartReceiveIRQ+0xb0>
      {
        /*Obtain the address of data buffer and
         * number of data bytes to be received*/
        ptr_runtime->rx_data = data_ptr;
10003dfe:	693b      	ldr	r3, [r7, #16]
10003e00:	68ba      	ldr	r2, [r7, #8]
10003e02:	605a      	str	r2, [r3, #4]
        ptr_runtime->rx_data_count = count;
10003e04:	693b      	ldr	r3, [r7, #16]
10003e06:	687a      	ldr	r2, [r7, #4]
10003e08:	611a      	str	r2, [r3, #16]
        ptr_runtime->rx_busy = true;
10003e0a:	693b      	ldr	r3, [r7, #16]
10003e0c:	2201      	movs	r2, #1
10003e0e:	765a      	strb	r2, [r3, #25]
        ptr_runtime->rx_data_index = 0U;
10003e10:	693b      	ldr	r3, [r7, #16]
10003e12:	2200      	movs	r2, #0
10003e14:	615a      	str	r2, [r3, #20]

        if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e16:	68fb      	ldr	r3, [r7, #12]
10003e18:	685b      	ldr	r3, [r3, #4]
10003e1a:	222c      	movs	r2, #44	; 0x2c
10003e1c:	5c9b      	ldrb	r3, [r3, r2]
10003e1e:	2b00      	cmp	r3, #0
10003e20:	d013      	beq.n	10003e4a <UART_StartReceiveIRQ+0x96>
        {
          /*Clear the receive FIFO, configure the trigger lime
           * and enable the receive events*/
          XMC_USIC_CH_RXFIFO_Flush(handle->channel);
10003e22:	68fb      	ldr	r3, [r7, #12]
10003e24:	681b      	ldr	r3, [r3, #0]
10003e26:	1c18      	adds	r0, r3, #0
10003e28:	f7ff fed8 	bl	10003bdc <XMC_USIC_CH_RXFIFO_Flush>

          /*Configure the FIFO trigger limit based on the required data size*/
          UART_lReconfigureRxFIFO(handle, count);
10003e2c:	68fa      	ldr	r2, [r7, #12]
10003e2e:	687b      	ldr	r3, [r7, #4]
10003e30:	1c10      	adds	r0, r2, #0
10003e32:	1c19      	adds	r1, r3, #0
10003e34:	f000 f93e 	bl	100040b4 <UART_lReconfigureRxFIFO>

          XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
10003e38:	68fb      	ldr	r3, [r7, #12]
10003e3a:	681a      	ldr	r2, [r3, #0]
10003e3c:	23c0      	movs	r3, #192	; 0xc0
10003e3e:	05db      	lsls	r3, r3, #23
10003e40:	1c10      	adds	r0, r2, #0
10003e42:	1c19      	adds	r1, r3, #0
10003e44:	f7ff fea2 	bl	10003b8c <XMC_USIC_CH_RXFIFO_EnableEvent>
10003e48:	e007      	b.n	10003e5a <UART_StartReceiveIRQ+0xa6>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,
10003e4a:	68fb      	ldr	r3, [r7, #12]
10003e4c:	681a      	ldr	r2, [r3, #0]
10003e4e:	23c0      	movs	r3, #192	; 0xc0
10003e50:	021b      	lsls	r3, r3, #8
10003e52:	1c10      	adds	r0, r2, #0
10003e54:	1c19      	adds	r1, r3, #0
10003e56:	f7ff fe05 	bl	10003a64 <XMC_USIC_CH_EnableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
        }
        ret_stat = UART_STATUS_SUCCESS;
10003e5a:	2317      	movs	r3, #23
10003e5c:	18fb      	adds	r3, r7, r3
10003e5e:	2200      	movs	r2, #0
10003e60:	701a      	strb	r2, [r3, #0]
10003e62:	e003      	b.n	10003e6c <UART_StartReceiveIRQ+0xb8>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003e64:	2317      	movs	r3, #23
10003e66:	18fb      	adds	r3, r7, r3
10003e68:	2203      	movs	r2, #3
10003e6a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003e6c:	2317      	movs	r3, #23
10003e6e:	18fb      	adds	r3, r7, r3
10003e70:	781b      	ldrb	r3, [r3, #0]
}
10003e72:	1c18      	adds	r0, r3, #0
10003e74:	46bd      	mov	sp, r7
10003e76:	b006      	add	sp, #24
10003e78:	bd80      	pop	{r7, pc}
10003e7a:	46c0      	nop			; (mov r8, r8)

10003e7c <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
10003e7c:	b580      	push	{r7, lr}
10003e7e:	b084      	sub	sp, #16
10003e80:	af00      	add	r7, sp, #0
10003e82:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003e84:	687b      	ldr	r3, [r7, #4]
10003e86:	689b      	ldr	r3, [r3, #8]
10003e88:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003e8a:	68fb      	ldr	r3, [r7, #12]
10003e8c:	68da      	ldr	r2, [r3, #12]
10003e8e:	68fb      	ldr	r3, [r7, #12]
10003e90:	689b      	ldr	r3, [r3, #8]
10003e92:	429a      	cmp	r2, r3
10003e94:	d241      	bcs.n	10003f1a <UART_lTransmitHandler+0x9e>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e96:	687b      	ldr	r3, [r7, #4]
10003e98:	685b      	ldr	r3, [r3, #4]
10003e9a:	222b      	movs	r2, #43	; 0x2b
10003e9c:	5c9b      	ldrb	r3, [r3, r2]
10003e9e:	2b00      	cmp	r3, #0
10003ea0:	d028      	beq.n	10003ef4 <UART_lTransmitHandler+0x78>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003ea2:	e01a      	b.n	10003eda <UART_lTransmitHandler+0x5e>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003ea4:	68fb      	ldr	r3, [r7, #12]
10003ea6:	68da      	ldr	r2, [r3, #12]
10003ea8:	68fb      	ldr	r3, [r7, #12]
10003eaa:	689b      	ldr	r3, [r3, #8]
10003eac:	429a      	cmp	r2, r3
10003eae:	d212      	bcs.n	10003ed6 <UART_lTransmitHandler+0x5a>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003eb0:	687b      	ldr	r3, [r7, #4]
10003eb2:	6819      	ldr	r1, [r3, #0]
10003eb4:	68fb      	ldr	r3, [r7, #12]
10003eb6:	681a      	ldr	r2, [r3, #0]
10003eb8:	68fb      	ldr	r3, [r7, #12]
10003eba:	68db      	ldr	r3, [r3, #12]
10003ebc:	18d3      	adds	r3, r2, r3
10003ebe:	781b      	ldrb	r3, [r3, #0]
10003ec0:	b29b      	uxth	r3, r3
10003ec2:	1c08      	adds	r0, r1, #0
10003ec4:	1c19      	adds	r1, r3, #0
10003ec6:	f7ff f89f 	bl	10003008 <XMC_UART_CH_Transmit>
          (ptr_runtime->tx_data_index)++;
10003eca:	68fb      	ldr	r3, [r7, #12]
10003ecc:	68db      	ldr	r3, [r3, #12]
10003ece:	1c5a      	adds	r2, r3, #1
10003ed0:	68fb      	ldr	r3, [r7, #12]
10003ed2:	60da      	str	r2, [r3, #12]
10003ed4:	e001      	b.n	10003eda <UART_lTransmitHandler+0x5e>
        }
        else
        {
          break;
10003ed6:	46c0      	nop			; (mov r8, r8)
10003ed8:	e055      	b.n	10003f86 <UART_lTransmitHandler+0x10a>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003eda:	687b      	ldr	r3, [r7, #4]
10003edc:	681b      	ldr	r3, [r3, #0]
10003ede:	1c18      	adds	r0, r3, #0
10003ee0:	f7ff fe30 	bl	10003b44 <XMC_USIC_CH_TXFIFO_IsFull>
10003ee4:	1c03      	adds	r3, r0, #0
10003ee6:	1c1a      	adds	r2, r3, #0
10003ee8:	2301      	movs	r3, #1
10003eea:	4053      	eors	r3, r2
10003eec:	b2db      	uxtb	r3, r3
10003eee:	2b00      	cmp	r3, #0
10003ef0:	d1d8      	bne.n	10003ea4 <UART_lTransmitHandler+0x28>
10003ef2:	e048      	b.n	10003f86 <UART_lTransmitHandler+0x10a>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003ef4:	687b      	ldr	r3, [r7, #4]
10003ef6:	6819      	ldr	r1, [r3, #0]
10003ef8:	68fb      	ldr	r3, [r7, #12]
10003efa:	681a      	ldr	r2, [r3, #0]
10003efc:	68fb      	ldr	r3, [r7, #12]
10003efe:	68db      	ldr	r3, [r3, #12]
10003f00:	18d3      	adds	r3, r2, r3
10003f02:	781b      	ldrb	r3, [r3, #0]
10003f04:	b29b      	uxth	r3, r3
10003f06:	1c08      	adds	r0, r1, #0
10003f08:	1c19      	adds	r1, r3, #0
10003f0a:	f7ff f87d 	bl	10003008 <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
10003f0e:	68fb      	ldr	r3, [r7, #12]
10003f10:	68db      	ldr	r3, [r3, #12]
10003f12:	1c5a      	adds	r2, r3, #1
10003f14:	68fb      	ldr	r3, [r7, #12]
10003f16:	60da      	str	r2, [r3, #12]
10003f18:	e035      	b.n	10003f86 <UART_lTransmitHandler+0x10a>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
10003f1a:	687b      	ldr	r3, [r7, #4]
10003f1c:	681b      	ldr	r3, [r3, #0]
10003f1e:	1c18      	adds	r0, r3, #0
10003f20:	f7ff fe22 	bl	10003b68 <XMC_USIC_CH_TXFIFO_IsEmpty>
10003f24:	1e03      	subs	r3, r0, #0
10003f26:	d02e      	beq.n	10003f86 <UART_lTransmitHandler+0x10a>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003f28:	687b      	ldr	r3, [r7, #4]
10003f2a:	685b      	ldr	r3, [r3, #4]
10003f2c:	222b      	movs	r2, #43	; 0x2b
10003f2e:	5c9b      	ldrb	r3, [r3, r2]
10003f30:	2b00      	cmp	r3, #0
10003f32:	d008      	beq.n	10003f46 <UART_lTransmitHandler+0xca>
      {
        /*Disable the transmit FIFO event*/
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003f34:	687b      	ldr	r3, [r7, #4]
10003f36:	681a      	ldr	r2, [r3, #0]
10003f38:	2380      	movs	r3, #128	; 0x80
10003f3a:	05db      	lsls	r3, r3, #23
10003f3c:	1c10      	adds	r0, r2, #0
10003f3e:	1c19      	adds	r1, r3, #0
10003f40:	f7ff fdde 	bl	10003b00 <XMC_USIC_CH_TXFIFO_DisableEvent>
10003f44:	e007      	b.n	10003f56 <UART_lTransmitHandler+0xda>
      }
      else
      {
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003f46:	687b      	ldr	r3, [r7, #4]
10003f48:	681a      	ldr	r2, [r3, #0]
10003f4a:	2380      	movs	r3, #128	; 0x80
10003f4c:	019b      	lsls	r3, r3, #6
10003f4e:	1c10      	adds	r0, r2, #0
10003f50:	1c19      	adds	r1, r3, #0
10003f52:	f7ff fd95 	bl	10003a80 <XMC_USIC_CH_DisableEvent>
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10003f56:	46c0      	nop			; (mov r8, r8)
10003f58:	687b      	ldr	r3, [r7, #4]
10003f5a:	681b      	ldr	r3, [r3, #0]
10003f5c:	1c18      	adds	r0, r3, #0
10003f5e:	f7ff fd9f 	bl	10003aa0 <XMC_USIC_CH_GetTransmitBufferStatus>
10003f62:	1e03      	subs	r3, r0, #0
10003f64:	2b80      	cmp	r3, #128	; 0x80
10003f66:	d0f7      	beq.n	10003f58 <UART_lTransmitHandler+0xdc>
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
10003f68:	68fb      	ldr	r3, [r7, #12]
10003f6a:	2200      	movs	r2, #0
10003f6c:	761a      	strb	r2, [r3, #24]
      ptr_runtime->tx_data = NULL;
10003f6e:	68fb      	ldr	r3, [r7, #12]
10003f70:	2200      	movs	r2, #0
10003f72:	601a      	str	r2, [r3, #0]

      if (handle->config->tx_cbhandler != NULL)
10003f74:	687b      	ldr	r3, [r7, #4]
10003f76:	685b      	ldr	r3, [r3, #4]
10003f78:	689b      	ldr	r3, [r3, #8]
10003f7a:	2b00      	cmp	r3, #0
10003f7c:	d003      	beq.n	10003f86 <UART_lTransmitHandler+0x10a>
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
10003f7e:	687b      	ldr	r3, [r7, #4]
10003f80:	685b      	ldr	r3, [r3, #4]
10003f82:	689b      	ldr	r3, [r3, #8]
10003f84:	4798      	blx	r3
      }
    }
  }
}
10003f86:	46bd      	mov	sp, r7
10003f88:	b004      	add	sp, #16
10003f8a:	bd80      	pop	{r7, pc}

10003f8c <UART_lReceiveHandler>:
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
10003f8c:	b590      	push	{r4, r7, lr}
10003f8e:	b085      	sub	sp, #20
10003f90:	af00      	add	r7, sp, #0
10003f92:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003f94:	687b      	ldr	r3, [r7, #4]
10003f96:	689b      	ldr	r3, [r3, #8]
10003f98:	60fb      	str	r3, [r7, #12]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003f9a:	687b      	ldr	r3, [r7, #4]
10003f9c:	685b      	ldr	r3, [r3, #4]
10003f9e:	222c      	movs	r2, #44	; 0x2c
10003fa0:	5c9b      	ldrb	r3, [r3, r2]
10003fa2:	2b00      	cmp	r3, #0
10003fa4:	d051      	beq.n	1000404a <UART_lReceiveHandler+0xbe>
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10003fa6:	e033      	b.n	10004010 <UART_lReceiveHandler+0x84>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003fa8:	68fb      	ldr	r3, [r7, #12]
10003faa:	695a      	ldr	r2, [r3, #20]
10003fac:	68fb      	ldr	r3, [r7, #12]
10003fae:	691b      	ldr	r3, [r3, #16]
10003fb0:	429a      	cmp	r2, r3
10003fb2:	d211      	bcs.n	10003fd8 <UART_lReceiveHandler+0x4c>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10003fb4:	68fb      	ldr	r3, [r7, #12]
10003fb6:	685a      	ldr	r2, [r3, #4]
10003fb8:	68fb      	ldr	r3, [r7, #12]
10003fba:	695b      	ldr	r3, [r3, #20]
10003fbc:	18d4      	adds	r4, r2, r3
10003fbe:	687b      	ldr	r3, [r7, #4]
10003fc0:	681b      	ldr	r3, [r3, #0]
10003fc2:	1c18      	adds	r0, r3, #0
10003fc4:	f7ff f84e 	bl	10003064 <XMC_UART_CH_GetReceivedData>
10003fc8:	1c03      	adds	r3, r0, #0
10003fca:	b2db      	uxtb	r3, r3
10003fcc:	7023      	strb	r3, [r4, #0]
        (ptr_runtime->rx_data_index)++;
10003fce:	68fb      	ldr	r3, [r7, #12]
10003fd0:	695b      	ldr	r3, [r3, #20]
10003fd2:	1c5a      	adds	r2, r3, #1
10003fd4:	68fb      	ldr	r3, [r7, #12]
10003fd6:	615a      	str	r2, [r3, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
10003fd8:	68fb      	ldr	r3, [r7, #12]
10003fda:	695a      	ldr	r2, [r3, #20]
10003fdc:	68fb      	ldr	r3, [r7, #12]
10003fde:	691b      	ldr	r3, [r3, #16]
10003fe0:	429a      	cmp	r2, r3
10003fe2:	d115      	bne.n	10004010 <UART_lReceiveHandler+0x84>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
10003fe4:	68fb      	ldr	r3, [r7, #12]
10003fe6:	2200      	movs	r2, #0
10003fe8:	765a      	strb	r2, [r3, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
10003fea:	687b      	ldr	r3, [r7, #4]
10003fec:	681a      	ldr	r2, [r3, #0]
10003fee:	23c0      	movs	r3, #192	; 0xc0
10003ff0:	05db      	lsls	r3, r3, #23
10003ff2:	1c10      	adds	r0, r2, #0
10003ff4:	1c19      	adds	r1, r3, #0
10003ff6:	f7ff fddd 	bl	10003bb4 <XMC_USIC_CH_RXFIFO_DisableEvent>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
10003ffa:	687b      	ldr	r3, [r7, #4]
10003ffc:	685b      	ldr	r3, [r3, #4]
10003ffe:	68db      	ldr	r3, [r3, #12]
10004000:	2b00      	cmp	r3, #0
10004002:	d004      	beq.n	1000400e <UART_lReceiveHandler+0x82>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
10004004:	687b      	ldr	r3, [r7, #4]
10004006:	685b      	ldr	r3, [r3, #4]
10004008:	68db      	ldr	r3, [r3, #12]
1000400a:	4798      	blx	r3
        }
        break;
1000400c:	e00c      	b.n	10004028 <UART_lReceiveHandler+0x9c>
1000400e:	e00b      	b.n	10004028 <UART_lReceiveHandler+0x9c>
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10004010:	687b      	ldr	r3, [r7, #4]
10004012:	681b      	ldr	r3, [r3, #0]
10004014:	1c18      	adds	r0, r3, #0
10004016:	f7ff fdef 	bl	10003bf8 <XMC_USIC_CH_RXFIFO_IsEmpty>
1000401a:	1c03      	adds	r3, r0, #0
1000401c:	1c1a      	adds	r2, r3, #0
1000401e:	2301      	movs	r3, #1
10004020:	4053      	eors	r3, r2
10004022:	b2db      	uxtb	r3, r3
10004024:	2b00      	cmp	r3, #0
10004026:	d1bf      	bne.n	10003fa8 <UART_lReceiveHandler+0x1c>
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10004028:	68fb      	ldr	r3, [r7, #12]
1000402a:	695a      	ldr	r2, [r3, #20]
1000402c:	68fb      	ldr	r3, [r7, #12]
1000402e:	691b      	ldr	r3, [r3, #16]
10004030:	429a      	cmp	r2, r3
10004032:	d23c      	bcs.n	100040ae <UART_lReceiveHandler+0x122>
    {
      UART_lReconfigureRxFIFO(handle,
          (uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
10004034:	68fb      	ldr	r3, [r7, #12]
10004036:	691a      	ldr	r2, [r3, #16]
10004038:	68fb      	ldr	r3, [r7, #12]
1000403a:	695b      	ldr	r3, [r3, #20]
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
1000403c:	1ad3      	subs	r3, r2, r3
1000403e:	687a      	ldr	r2, [r7, #4]
10004040:	1c10      	adds	r0, r2, #0
10004042:	1c19      	adds	r1, r3, #0
10004044:	f000 f836 	bl	100040b4 <UART_lReconfigureRxFIFO>
10004048:	e031      	b.n	100040ae <UART_lReceiveHandler+0x122>
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
1000404a:	68fb      	ldr	r3, [r7, #12]
1000404c:	695a      	ldr	r2, [r3, #20]
1000404e:	68fb      	ldr	r3, [r7, #12]
10004050:	691b      	ldr	r3, [r3, #16]
10004052:	429a      	cmp	r2, r3
10004054:	d211      	bcs.n	1000407a <UART_lReceiveHandler+0xee>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10004056:	68fb      	ldr	r3, [r7, #12]
10004058:	685a      	ldr	r2, [r3, #4]
1000405a:	68fb      	ldr	r3, [r7, #12]
1000405c:	695b      	ldr	r3, [r3, #20]
1000405e:	18d4      	adds	r4, r2, r3
10004060:	687b      	ldr	r3, [r7, #4]
10004062:	681b      	ldr	r3, [r3, #0]
10004064:	1c18      	adds	r0, r3, #0
10004066:	f7fe fffd 	bl	10003064 <XMC_UART_CH_GetReceivedData>
1000406a:	1c03      	adds	r3, r0, #0
1000406c:	b2db      	uxtb	r3, r3
1000406e:	7023      	strb	r3, [r4, #0]
      (ptr_runtime->rx_data_index)++;
10004070:	68fb      	ldr	r3, [r7, #12]
10004072:	695b      	ldr	r3, [r3, #20]
10004074:	1c5a      	adds	r2, r3, #1
10004076:	68fb      	ldr	r3, [r7, #12]
10004078:	615a      	str	r2, [r3, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
1000407a:	68fb      	ldr	r3, [r7, #12]
1000407c:	695a      	ldr	r2, [r3, #20]
1000407e:	68fb      	ldr	r3, [r7, #12]
10004080:	691b      	ldr	r3, [r3, #16]
10004082:	429a      	cmp	r2, r3
10004084:	d113      	bne.n	100040ae <UART_lReceiveHandler+0x122>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
10004086:	68fb      	ldr	r3, [r7, #12]
10004088:	2200      	movs	r2, #0
1000408a:	765a      	strb	r2, [r3, #25]
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
1000408c:	687b      	ldr	r3, [r7, #4]
1000408e:	681a      	ldr	r2, [r3, #0]
10004090:	23c0      	movs	r3, #192	; 0xc0
10004092:	021b      	lsls	r3, r3, #8
10004094:	1c10      	adds	r0, r2, #0
10004096:	1c19      	adds	r1, r3, #0
10004098:	f7ff fcf2 	bl	10003a80 <XMC_USIC_CH_DisableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
1000409c:	687b      	ldr	r3, [r7, #4]
1000409e:	685b      	ldr	r3, [r3, #4]
100040a0:	68db      	ldr	r3, [r3, #12]
100040a2:	2b00      	cmp	r3, #0
100040a4:	d003      	beq.n	100040ae <UART_lReceiveHandler+0x122>
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
100040a6:	687b      	ldr	r3, [r7, #4]
100040a8:	685b      	ldr	r3, [r3, #4]
100040aa:	68db      	ldr	r3, [r3, #12]
100040ac:	4798      	blx	r3
      }
    }
  }
}
100040ae:	46bd      	mov	sp, r7
100040b0:	b005      	add	sp, #20
100040b2:	bd90      	pop	{r4, r7, pc}

100040b4 <UART_lReconfigureRxFIFO>:
 * param[in] uint8_t  number of bytes to be received.
 *
 * return void.
 */
static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size)
{
100040b4:	b580      	push	{r7, lr}
100040b6:	b084      	sub	sp, #16
100040b8:	af00      	add	r7, sp, #0
100040ba:	6078      	str	r0, [r7, #4]
100040bc:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;
100040be:	2300      	movs	r3, #0
100040c0:	60fb      	str	r3, [r7, #12]

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
100040c2:	687b      	ldr	r3, [r7, #4]
100040c4:	685b      	ldr	r3, [r3, #4]
100040c6:	222c      	movs	r2, #44	; 0x2c
100040c8:	5c9b      	ldrb	r3, [r3, r2]
100040ca:	1c1a      	adds	r2, r3, #0
100040cc:	2301      	movs	r3, #1
100040ce:	4093      	lsls	r3, r2
100040d0:	60bb      	str	r3, [r7, #8]
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
100040d2:	683a      	ldr	r2, [r7, #0]
100040d4:	68bb      	ldr	r3, [r7, #8]
100040d6:	429a      	cmp	r2, r3
100040d8:	d203      	bcs.n	100040e2 <UART_lReconfigureRxFIFO+0x2e>
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
100040da:	683b      	ldr	r3, [r7, #0]
100040dc:	3b01      	subs	r3, #1
100040de:	60fb      	str	r3, [r7, #12]
100040e0:	e002      	b.n	100040e8 <UART_lReconfigureRxFIFO+0x34>
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
100040e2:	68bb      	ldr	r3, [r7, #8]
100040e4:	3b01      	subs	r3, #1
100040e6:	60fb      	str	r3, [r7, #12]
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
100040e8:	687b      	ldr	r3, [r7, #4]
100040ea:	6819      	ldr	r1, [r3, #0]
        handle->config->rx_fifo_size, ret_limit_val);
100040ec:	687b      	ldr	r3, [r7, #4]
100040ee:	685b      	ldr	r3, [r3, #4]
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
100040f0:	222c      	movs	r2, #44	; 0x2c
100040f2:	5c9a      	ldrb	r2, [r3, r2]
100040f4:	68fb      	ldr	r3, [r7, #12]
100040f6:	1c08      	adds	r0, r1, #0
100040f8:	1c11      	adds	r1, r2, #0
100040fa:	1c1a      	adds	r2, r3, #0
100040fc:	f7ff f8d0 	bl	100032a0 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
        handle->config->rx_fifo_size, ret_limit_val);
}
10004100:	46bd      	mov	sp, r7
10004102:	b004      	add	sp, #16
10004104:	bd80      	pop	{r7, pc}
10004106:	46c0      	nop			; (mov r8, r8)

10004108 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004108:	b580      	push	{r7, lr}
1000410a:	b082      	sub	sp, #8
1000410c:	af00      	add	r7, sp, #0
1000410e:	1c02      	adds	r2, r0, #0
10004110:	1dfb      	adds	r3, r7, #7
10004112:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004114:	4b06      	ldr	r3, [pc, #24]	; (10004130 <NVIC_EnableIRQ+0x28>)
10004116:	1dfa      	adds	r2, r7, #7
10004118:	7812      	ldrb	r2, [r2, #0]
1000411a:	1c11      	adds	r1, r2, #0
1000411c:	221f      	movs	r2, #31
1000411e:	400a      	ands	r2, r1
10004120:	2101      	movs	r1, #1
10004122:	4091      	lsls	r1, r2
10004124:	1c0a      	adds	r2, r1, #0
10004126:	601a      	str	r2, [r3, #0]
}
10004128:	46bd      	mov	sp, r7
1000412a:	b002      	add	sp, #8
1000412c:	bd80      	pop	{r7, pc}
1000412e:	46c0      	nop			; (mov r8, r8)
10004130:	e000e100 	.word	0xe000e100

10004134 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004134:	b5b0      	push	{r4, r5, r7, lr}
10004136:	b082      	sub	sp, #8
10004138:	af00      	add	r7, sp, #0
1000413a:	1c02      	adds	r2, r0, #0
1000413c:	6039      	str	r1, [r7, #0]
1000413e:	1dfb      	adds	r3, r7, #7
10004140:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004142:	1dfb      	adds	r3, r7, #7
10004144:	781b      	ldrb	r3, [r3, #0]
10004146:	2b7f      	cmp	r3, #127	; 0x7f
10004148:	d92f      	bls.n	100041aa <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000414a:	4c2d      	ldr	r4, [pc, #180]	; (10004200 <NVIC_SetPriority+0xcc>)
1000414c:	1dfb      	adds	r3, r7, #7
1000414e:	781b      	ldrb	r3, [r3, #0]
10004150:	1c1a      	adds	r2, r3, #0
10004152:	230f      	movs	r3, #15
10004154:	4013      	ands	r3, r2
10004156:	3b08      	subs	r3, #8
10004158:	0899      	lsrs	r1, r3, #2
1000415a:	4a29      	ldr	r2, [pc, #164]	; (10004200 <NVIC_SetPriority+0xcc>)
1000415c:	1dfb      	adds	r3, r7, #7
1000415e:	781b      	ldrb	r3, [r3, #0]
10004160:	1c18      	adds	r0, r3, #0
10004162:	230f      	movs	r3, #15
10004164:	4003      	ands	r3, r0
10004166:	3b08      	subs	r3, #8
10004168:	089b      	lsrs	r3, r3, #2
1000416a:	3306      	adds	r3, #6
1000416c:	009b      	lsls	r3, r3, #2
1000416e:	18d3      	adds	r3, r2, r3
10004170:	685b      	ldr	r3, [r3, #4]
10004172:	1dfa      	adds	r2, r7, #7
10004174:	7812      	ldrb	r2, [r2, #0]
10004176:	1c10      	adds	r0, r2, #0
10004178:	2203      	movs	r2, #3
1000417a:	4002      	ands	r2, r0
1000417c:	00d2      	lsls	r2, r2, #3
1000417e:	1c10      	adds	r0, r2, #0
10004180:	22ff      	movs	r2, #255	; 0xff
10004182:	4082      	lsls	r2, r0
10004184:	43d2      	mvns	r2, r2
10004186:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004188:	683b      	ldr	r3, [r7, #0]
1000418a:	019b      	lsls	r3, r3, #6
1000418c:	20ff      	movs	r0, #255	; 0xff
1000418e:	4003      	ands	r3, r0
10004190:	1df8      	adds	r0, r7, #7
10004192:	7800      	ldrb	r0, [r0, #0]
10004194:	1c05      	adds	r5, r0, #0
10004196:	2003      	movs	r0, #3
10004198:	4028      	ands	r0, r5
1000419a:	00c0      	lsls	r0, r0, #3
1000419c:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000419e:	431a      	orrs	r2, r3
100041a0:	1d8b      	adds	r3, r1, #6
100041a2:	009b      	lsls	r3, r3, #2
100041a4:	18e3      	adds	r3, r4, r3
100041a6:	605a      	str	r2, [r3, #4]
100041a8:	e026      	b.n	100041f8 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041aa:	4c16      	ldr	r4, [pc, #88]	; (10004204 <NVIC_SetPriority+0xd0>)
100041ac:	1dfb      	adds	r3, r7, #7
100041ae:	781b      	ldrb	r3, [r3, #0]
100041b0:	b25b      	sxtb	r3, r3
100041b2:	089b      	lsrs	r3, r3, #2
100041b4:	4913      	ldr	r1, [pc, #76]	; (10004204 <NVIC_SetPriority+0xd0>)
100041b6:	1dfa      	adds	r2, r7, #7
100041b8:	7812      	ldrb	r2, [r2, #0]
100041ba:	b252      	sxtb	r2, r2
100041bc:	0892      	lsrs	r2, r2, #2
100041be:	32c0      	adds	r2, #192	; 0xc0
100041c0:	0092      	lsls	r2, r2, #2
100041c2:	5852      	ldr	r2, [r2, r1]
100041c4:	1df9      	adds	r1, r7, #7
100041c6:	7809      	ldrb	r1, [r1, #0]
100041c8:	1c08      	adds	r0, r1, #0
100041ca:	2103      	movs	r1, #3
100041cc:	4001      	ands	r1, r0
100041ce:	00c9      	lsls	r1, r1, #3
100041d0:	1c08      	adds	r0, r1, #0
100041d2:	21ff      	movs	r1, #255	; 0xff
100041d4:	4081      	lsls	r1, r0
100041d6:	43c9      	mvns	r1, r1
100041d8:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100041da:	683a      	ldr	r2, [r7, #0]
100041dc:	0192      	lsls	r2, r2, #6
100041de:	20ff      	movs	r0, #255	; 0xff
100041e0:	4002      	ands	r2, r0
100041e2:	1df8      	adds	r0, r7, #7
100041e4:	7800      	ldrb	r0, [r0, #0]
100041e6:	1c05      	adds	r5, r0, #0
100041e8:	2003      	movs	r0, #3
100041ea:	4028      	ands	r0, r5
100041ec:	00c0      	lsls	r0, r0, #3
100041ee:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041f0:	430a      	orrs	r2, r1
100041f2:	33c0      	adds	r3, #192	; 0xc0
100041f4:	009b      	lsls	r3, r3, #2
100041f6:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
100041f8:	46bd      	mov	sp, r7
100041fa:	b002      	add	sp, #8
100041fc:	bdb0      	pop	{r4, r5, r7, pc}
100041fe:	46c0      	nop			; (mov r8, r8)
10004200:	e000ed00 	.word	0xe000ed00
10004204:	e000e100 	.word	0xe000e100

10004208 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
10004208:	b580      	push	{r7, lr}
1000420a:	b082      	sub	sp, #8
1000420c:	af00      	add	r7, sp, #0
1000420e:	6078      	str	r0, [r7, #4]
10004210:	1c08      	adds	r0, r1, #0
10004212:	1c11      	adds	r1, r2, #0
10004214:	1cfb      	adds	r3, r7, #3
10004216:	1c02      	adds	r2, r0, #0
10004218:	701a      	strb	r2, [r3, #0]
1000421a:	1cbb      	adds	r3, r7, #2
1000421c:	1c0a      	adds	r2, r1, #0
1000421e:	701a      	strb	r2, [r3, #0]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004220:	1cfb      	adds	r3, r7, #3
10004222:	7818      	ldrb	r0, [r3, #0]
10004224:	1cfb      	adds	r3, r7, #3
10004226:	781b      	ldrb	r3, [r3, #0]
10004228:	687a      	ldr	r2, [r7, #4]
1000422a:	3306      	adds	r3, #6
1000422c:	009b      	lsls	r3, r3, #2
1000422e:	18d3      	adds	r3, r2, r3
10004230:	685b      	ldr	r3, [r3, #4]
10004232:	2207      	movs	r2, #7
10004234:	4393      	bics	r3, r2
10004236:	1c1a      	adds	r2, r3, #0
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
10004238:	1cbb      	adds	r3, r7, #2
1000423a:	781b      	ldrb	r3, [r3, #0]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
1000423c:	431a      	orrs	r2, r3
1000423e:	6879      	ldr	r1, [r7, #4]
10004240:	1d83      	adds	r3, r0, #6
10004242:	009b      	lsls	r3, r3, #2
10004244:	18cb      	adds	r3, r1, r3
10004246:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
10004248:	46bd      	mov	sp, r7
1000424a:	b002      	add	sp, #8
1000424c:	bd80      	pop	{r7, pc}
1000424e:	46c0      	nop			; (mov r8, r8)

10004250 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
10004250:	b580      	push	{r7, lr}
10004252:	b082      	sub	sp, #8
10004254:	af00      	add	r7, sp, #0
10004256:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
10004258:	687b      	ldr	r3, [r7, #4]
1000425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1000425c:	220f      	movs	r2, #15
1000425e:	4393      	bics	r3, r2
10004260:	2202      	movs	r2, #2
10004262:	431a      	orrs	r2, r3
10004264:	687b      	ldr	r3, [r7, #4]
10004266:	641a      	str	r2, [r3, #64]	; 0x40
}
10004268:	46bd      	mov	sp, r7
1000426a:	b002      	add	sp, #8
1000426c:	bd80      	pop	{r7, pc}
1000426e:	46c0      	nop			; (mov r8, r8)

10004270 <UART_0_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_0_init()
{
10004270:	b580      	push	{r7, lr}
10004272:	b082      	sub	sp, #8
10004274:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10004276:	1dfb      	adds	r3, r7, #7
10004278:	2200      	movs	r2, #0
1000427a:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 1U, &UART_0_rx_pin_config);
1000427c:	4a37      	ldr	r2, [pc, #220]	; (1000435c <UART_0_init+0xec>)
1000427e:	4b38      	ldr	r3, [pc, #224]	; (10004360 <UART_0_init+0xf0>)
10004280:	1c10      	adds	r0, r2, #0
10004282:	2101      	movs	r1, #1
10004284:	1c1a      	adds	r2, r3, #0
10004286:	f7fe fadb 	bl	10002840 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH0, &UART_0_channel_config);
1000428a:	2390      	movs	r3, #144	; 0x90
1000428c:	05da      	lsls	r2, r3, #23
1000428e:	4b35      	ldr	r3, [pc, #212]	; (10004364 <UART_0_init+0xf4>)
10004290:	1c10      	adds	r0, r2, #0
10004292:	1c19      	adds	r1, r3, #0
10004294:	f7fe fe60 	bl	10002f58 <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX0, 5U);
10004298:	2390      	movs	r3, #144	; 0x90
1000429a:	05db      	lsls	r3, r3, #23
1000429c:	1c18      	adds	r0, r3, #0
1000429e:	2100      	movs	r1, #0
100042a0:	2205      	movs	r2, #5
100042a2:	f7ff ffb1 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX3, 0U);
100042a6:	2390      	movs	r3, #144	; 0x90
100042a8:	05db      	lsls	r3, r3, #23
100042aa:	1c18      	adds	r0, r3, #0
100042ac:	2103      	movs	r1, #3
100042ae:	2200      	movs	r2, #0
100042b0:	f7ff ffaa 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX5, 0U);
100042b4:	2390      	movs	r3, #144	; 0x90
100042b6:	05db      	lsls	r3, r3, #23
100042b8:	1c18      	adds	r0, r3, #0
100042ba:	2105      	movs	r1, #5
100042bc:	2200      	movs	r2, #0
100042be:	f7ff ffa3 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH0,
100042c2:	2390      	movs	r3, #144	; 0x90
100042c4:	05db      	lsls	r3, r3, #23
100042c6:	1c18      	adds	r0, r3, #0
100042c8:	2130      	movs	r1, #48	; 0x30
100042ca:	2204      	movs	r2, #4
100042cc:	2301      	movs	r3, #1
100042ce:	f7fe ff87 	bl	100031e0 <XMC_USIC_CH_TXFIFO_Configure>
        48U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH0,
100042d2:	2390      	movs	r3, #144	; 0x90
100042d4:	05db      	lsls	r3, r3, #23
100042d6:	1c18      	adds	r0, r3, #0
100042d8:	2120      	movs	r1, #32
100042da:	2204      	movs	r2, #4
100042dc:	2300      	movs	r3, #0
100042de:	f7fe ffad 	bl	1000323c <XMC_USIC_CH_RXFIFO_Configure>
        32U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH0);
100042e2:	2390      	movs	r3, #144	; 0x90
100042e4:	05db      	lsls	r3, r3, #23
100042e6:	1c18      	adds	r0, r3, #0
100042e8:	f7ff ffb2 	bl	10004250 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, 1U, &UART_0_tx_pin_config);
100042ec:	4a1e      	ldr	r2, [pc, #120]	; (10004368 <UART_0_init+0xf8>)
100042ee:	4b1f      	ldr	r3, [pc, #124]	; (1000436c <UART_0_init+0xfc>)
100042f0:	1c10      	adds	r0, r2, #0
100042f2:	2101      	movs	r1, #1
100042f4:	1c1a      	adds	r2, r3, #0
100042f6:	f7fe faa3 	bl	10002840 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
100042fa:	2390      	movs	r3, #144	; 0x90
100042fc:	05db      	lsls	r3, r3, #23
100042fe:	1c18      	adds	r0, r3, #0
10004300:	2110      	movs	r1, #16
10004302:	2200      	movs	r2, #0
10004304:	f7fe fffa 	bl	100032fc <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004308:	2390      	movs	r3, #144	; 0x90
1000430a:	05db      	lsls	r3, r3, #23
1000430c:	1c18      	adds	r0, r3, #0
1000430e:	2110      	movs	r1, #16
10004310:	2203      	movs	r2, #3
10004312:	f7ff f813 	bl	1000333c <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      3U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004316:	2390      	movs	r3, #144	; 0x90
10004318:	05db      	lsls	r3, r3, #23
1000431a:	1c18      	adds	r0, r3, #0
1000431c:	2110      	movs	r1, #16
1000431e:	2201      	movs	r2, #1
10004320:	f7ff f830 	bl	10003384 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
10004324:	2390      	movs	r3, #144	; 0x90
10004326:	05db      	lsls	r3, r3, #23
10004328:	1c18      	adds	r0, r3, #0
1000432a:	2113      	movs	r1, #19
1000432c:	2201      	movs	r2, #1
1000432e:	f7ff f829 	bl	10003384 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)12, 3U);
10004332:	200c      	movs	r0, #12
10004334:	2103      	movs	r1, #3
10004336:	f7ff fefd 	bl	10004134 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)12);
1000433a:	200c      	movs	r0, #12
1000433c:	f7ff fee4 	bl	10004108 <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)10, 3U);
10004340:	200a      	movs	r0, #10
10004342:	2103      	movs	r1, #3
10004344:	f7ff fef6 	bl	10004134 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)10);
10004348:	200a      	movs	r0, #10
1000434a:	f7ff fedd 	bl	10004108 <NVIC_EnableIRQ>
  return status;
1000434e:	1dfb      	adds	r3, r7, #7
10004350:	781b      	ldrb	r3, [r3, #0]
}
10004352:	1c18      	adds	r0, r3, #0
10004354:	46bd      	mov	sp, r7
10004356:	b002      	add	sp, #8
10004358:	bd80      	pop	{r7, pc}
1000435a:	46c0      	nop			; (mov r8, r8)
1000435c:	40040200 	.word	0x40040200
10004360:	100095d8 	.word	0x100095d8
10004364:	10009588 	.word	0x10009588
10004368:	40040100 	.word	0x40040100
1000436c:	10009594 	.word	0x10009594

10004370 <USIC0_3_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_0_TX_HANDLER()
{
10004370:	b580      	push	{r7, lr}
10004372:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_0);
10004374:	4b02      	ldr	r3, [pc, #8]	; (10004380 <USIC0_3_IRQHandler+0x10>)
10004376:	1c18      	adds	r0, r3, #0
10004378:	f7ff fd80 	bl	10003e7c <UART_lTransmitHandler>
}
1000437c:	46bd      	mov	sp, r7
1000437e:	bd80      	pop	{r7, pc}
10004380:	20000554 	.word	0x20000554

10004384 <USIC0_1_IRQHandler>:

/*Receive ISR*/
void UART_0_RX_HANDLER()
{
10004384:	b580      	push	{r7, lr}
10004386:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_0);
10004388:	4b02      	ldr	r3, [pc, #8]	; (10004394 <USIC0_1_IRQHandler+0x10>)
1000438a:	1c18      	adds	r0, r3, #0
1000438c:	f7ff fdfe 	bl	10003f8c <UART_lReceiveHandler>
}
10004390:	46bd      	mov	sp, r7
10004392:	bd80      	pop	{r7, pc}
10004394:	20000554 	.word	0x20000554

10004398 <UART_1_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_1_init()
{
10004398:	b580      	push	{r7, lr}
1000439a:	b082      	sub	sp, #8
1000439c:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
1000439e:	1dfb      	adds	r3, r7, #7
100043a0:	2200      	movs	r2, #0
100043a2:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 7U, &UART_1_rx_pin_config);
100043a4:	4a31      	ldr	r2, [pc, #196]	; (1000446c <UART_1_init+0xd4>)
100043a6:	4b32      	ldr	r3, [pc, #200]	; (10004470 <UART_1_init+0xd8>)
100043a8:	1c10      	adds	r0, r2, #0
100043aa:	2107      	movs	r1, #7
100043ac:	1c1a      	adds	r2, r3, #0
100043ae:	f7fe fa47 	bl	10002840 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &UART_1_channel_config);
100043b2:	4a30      	ldr	r2, [pc, #192]	; (10004474 <UART_1_init+0xdc>)
100043b4:	4b30      	ldr	r3, [pc, #192]	; (10004478 <UART_1_init+0xe0>)
100043b6:	1c10      	adds	r0, r2, #0
100043b8:	1c19      	adds	r1, r3, #0
100043ba:	f7fe fdcd 	bl	10002f58 <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX0, 3U);
100043be:	4b2d      	ldr	r3, [pc, #180]	; (10004474 <UART_1_init+0xdc>)
100043c0:	1c18      	adds	r0, r3, #0
100043c2:	2100      	movs	r1, #0
100043c4:	2203      	movs	r2, #3
100043c6:	f7ff ff1f 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX3, 0U);
100043ca:	4b2a      	ldr	r3, [pc, #168]	; (10004474 <UART_1_init+0xdc>)
100043cc:	1c18      	adds	r0, r3, #0
100043ce:	2103      	movs	r1, #3
100043d0:	2200      	movs	r2, #0
100043d2:	f7ff ff19 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX5, 0U);
100043d6:	4b27      	ldr	r3, [pc, #156]	; (10004474 <UART_1_init+0xdc>)
100043d8:	1c18      	adds	r0, r3, #0
100043da:	2105      	movs	r1, #5
100043dc:	2200      	movs	r2, #0
100043de:	f7ff ff13 	bl	10004208 <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH1,
100043e2:	4b24      	ldr	r3, [pc, #144]	; (10004474 <UART_1_init+0xdc>)
100043e4:	1c18      	adds	r0, r3, #0
100043e6:	2110      	movs	r1, #16
100043e8:	2204      	movs	r2, #4
100043ea:	2301      	movs	r3, #1
100043ec:	f7fe fef8 	bl	100031e0 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH1,
100043f0:	4b20      	ldr	r3, [pc, #128]	; (10004474 <UART_1_init+0xdc>)
100043f2:	1c18      	adds	r0, r3, #0
100043f4:	2100      	movs	r1, #0
100043f6:	2204      	movs	r2, #4
100043f8:	2300      	movs	r3, #0
100043fa:	f7fe ff1f 	bl	1000323c <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH1);
100043fe:	4b1d      	ldr	r3, [pc, #116]	; (10004474 <UART_1_init+0xdc>)
10004400:	1c18      	adds	r0, r3, #0
10004402:	f7ff ff25 	bl	10004250 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 6U, &UART_1_tx_pin_config);
10004406:	4a19      	ldr	r2, [pc, #100]	; (1000446c <UART_1_init+0xd4>)
10004408:	4b1c      	ldr	r3, [pc, #112]	; (1000447c <UART_1_init+0xe4>)
1000440a:	1c10      	adds	r0, r2, #0
1000440c:	2106      	movs	r1, #6
1000440e:	1c1a      	adds	r2, r3, #0
10004410:	f7fe fa16 	bl	10002840 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
10004414:	4b17      	ldr	r3, [pc, #92]	; (10004474 <UART_1_init+0xdc>)
10004416:	1c18      	adds	r0, r3, #0
10004418:	2110      	movs	r1, #16
1000441a:	2200      	movs	r2, #0
1000441c:	f7fe ff6e 	bl	100032fc <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004420:	4b14      	ldr	r3, [pc, #80]	; (10004474 <UART_1_init+0xdc>)
10004422:	1c18      	adds	r0, r3, #0
10004424:	2110      	movs	r1, #16
10004426:	2204      	movs	r2, #4
10004428:	f7fe ff88 	bl	1000333c <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      4U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000442c:	4b11      	ldr	r3, [pc, #68]	; (10004474 <UART_1_init+0xdc>)
1000442e:	1c18      	adds	r0, r3, #0
10004430:	2110      	movs	r1, #16
10004432:	2202      	movs	r2, #2
10004434:	f7fe ffa6 	bl	10003384 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
10004438:	4b0e      	ldr	r3, [pc, #56]	; (10004474 <UART_1_init+0xdc>)
1000443a:	1c18      	adds	r0, r3, #0
1000443c:	2113      	movs	r1, #19
1000443e:	2202      	movs	r2, #2
10004440:	f7fe ffa0 	bl	10003384 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)13, 3U);
10004444:	200d      	movs	r0, #13
10004446:	2103      	movs	r1, #3
10004448:	f7ff fe74 	bl	10004134 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)13);
1000444c:	200d      	movs	r0, #13
1000444e:	f7ff fe5b 	bl	10004108 <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)11, 3U);
10004452:	200b      	movs	r0, #11
10004454:	2103      	movs	r1, #3
10004456:	f7ff fe6d 	bl	10004134 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)11);
1000445a:	200b      	movs	r0, #11
1000445c:	f7ff fe54 	bl	10004108 <NVIC_EnableIRQ>
  return status;
10004460:	1dfb      	adds	r3, r7, #7
10004462:	781b      	ldrb	r3, [r3, #0]
}
10004464:	1c18      	adds	r0, r3, #0
10004466:	46bd      	mov	sp, r7
10004468:	b002      	add	sp, #8
1000446a:	bd80      	pop	{r7, pc}
1000446c:	40040000 	.word	0x40040000
10004470:	10009630 	.word	0x10009630
10004474:	48000200 	.word	0x48000200
10004478:	100095e0 	.word	0x100095e0
1000447c:	100095ec 	.word	0x100095ec

10004480 <USIC0_4_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_1_TX_HANDLER()
{
10004480:	b580      	push	{r7, lr}
10004482:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_1);
10004484:	4b02      	ldr	r3, [pc, #8]	; (10004490 <USIC0_4_IRQHandler+0x10>)
10004486:	1c18      	adds	r0, r3, #0
10004488:	f7ff fcf8 	bl	10003e7c <UART_lTransmitHandler>
}
1000448c:	46bd      	mov	sp, r7
1000448e:	bd80      	pop	{r7, pc}
10004490:	20000560 	.word	0x20000560

10004494 <USIC0_2_IRQHandler>:

/*Receive ISR*/
void UART_1_RX_HANDLER()
{
10004494:	b580      	push	{r7, lr}
10004496:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_1);
10004498:	4b02      	ldr	r3, [pc, #8]	; (100044a4 <USIC0_2_IRQHandler+0x10>)
1000449a:	1c18      	adds	r0, r3, #0
1000449c:	f7ff fd76 	bl	10003f8c <UART_lReceiveHandler>
}
100044a0:	46bd      	mov	sp, r7
100044a2:	bd80      	pop	{r7, pc}
100044a4:	20000560 	.word	0x20000560

100044a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100044a8:	b5b0      	push	{r4, r5, r7, lr}
100044aa:	b082      	sub	sp, #8
100044ac:	af00      	add	r7, sp, #0
100044ae:	1c02      	adds	r2, r0, #0
100044b0:	6039      	str	r1, [r7, #0]
100044b2:	1dfb      	adds	r3, r7, #7
100044b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
100044b6:	1dfb      	adds	r3, r7, #7
100044b8:	781b      	ldrb	r3, [r3, #0]
100044ba:	2b7f      	cmp	r3, #127	; 0x7f
100044bc:	d92f      	bls.n	1000451e <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100044be:	4c2d      	ldr	r4, [pc, #180]	; (10004574 <NVIC_SetPriority+0xcc>)
100044c0:	1dfb      	adds	r3, r7, #7
100044c2:	781b      	ldrb	r3, [r3, #0]
100044c4:	1c1a      	adds	r2, r3, #0
100044c6:	230f      	movs	r3, #15
100044c8:	4013      	ands	r3, r2
100044ca:	3b08      	subs	r3, #8
100044cc:	0899      	lsrs	r1, r3, #2
100044ce:	4a29      	ldr	r2, [pc, #164]	; (10004574 <NVIC_SetPriority+0xcc>)
100044d0:	1dfb      	adds	r3, r7, #7
100044d2:	781b      	ldrb	r3, [r3, #0]
100044d4:	1c18      	adds	r0, r3, #0
100044d6:	230f      	movs	r3, #15
100044d8:	4003      	ands	r3, r0
100044da:	3b08      	subs	r3, #8
100044dc:	089b      	lsrs	r3, r3, #2
100044de:	3306      	adds	r3, #6
100044e0:	009b      	lsls	r3, r3, #2
100044e2:	18d3      	adds	r3, r2, r3
100044e4:	685b      	ldr	r3, [r3, #4]
100044e6:	1dfa      	adds	r2, r7, #7
100044e8:	7812      	ldrb	r2, [r2, #0]
100044ea:	1c10      	adds	r0, r2, #0
100044ec:	2203      	movs	r2, #3
100044ee:	4002      	ands	r2, r0
100044f0:	00d2      	lsls	r2, r2, #3
100044f2:	1c10      	adds	r0, r2, #0
100044f4:	22ff      	movs	r2, #255	; 0xff
100044f6:	4082      	lsls	r2, r0
100044f8:	43d2      	mvns	r2, r2
100044fa:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100044fc:	683b      	ldr	r3, [r7, #0]
100044fe:	019b      	lsls	r3, r3, #6
10004500:	20ff      	movs	r0, #255	; 0xff
10004502:	4003      	ands	r3, r0
10004504:	1df8      	adds	r0, r7, #7
10004506:	7800      	ldrb	r0, [r0, #0]
10004508:	1c05      	adds	r5, r0, #0
1000450a:	2003      	movs	r0, #3
1000450c:	4028      	ands	r0, r5
1000450e:	00c0      	lsls	r0, r0, #3
10004510:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004512:	431a      	orrs	r2, r3
10004514:	1d8b      	adds	r3, r1, #6
10004516:	009b      	lsls	r3, r3, #2
10004518:	18e3      	adds	r3, r4, r3
1000451a:	605a      	str	r2, [r3, #4]
1000451c:	e026      	b.n	1000456c <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000451e:	4c16      	ldr	r4, [pc, #88]	; (10004578 <NVIC_SetPriority+0xd0>)
10004520:	1dfb      	adds	r3, r7, #7
10004522:	781b      	ldrb	r3, [r3, #0]
10004524:	b25b      	sxtb	r3, r3
10004526:	089b      	lsrs	r3, r3, #2
10004528:	4913      	ldr	r1, [pc, #76]	; (10004578 <NVIC_SetPriority+0xd0>)
1000452a:	1dfa      	adds	r2, r7, #7
1000452c:	7812      	ldrb	r2, [r2, #0]
1000452e:	b252      	sxtb	r2, r2
10004530:	0892      	lsrs	r2, r2, #2
10004532:	32c0      	adds	r2, #192	; 0xc0
10004534:	0092      	lsls	r2, r2, #2
10004536:	5852      	ldr	r2, [r2, r1]
10004538:	1df9      	adds	r1, r7, #7
1000453a:	7809      	ldrb	r1, [r1, #0]
1000453c:	1c08      	adds	r0, r1, #0
1000453e:	2103      	movs	r1, #3
10004540:	4001      	ands	r1, r0
10004542:	00c9      	lsls	r1, r1, #3
10004544:	1c08      	adds	r0, r1, #0
10004546:	21ff      	movs	r1, #255	; 0xff
10004548:	4081      	lsls	r1, r0
1000454a:	43c9      	mvns	r1, r1
1000454c:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000454e:	683a      	ldr	r2, [r7, #0]
10004550:	0192      	lsls	r2, r2, #6
10004552:	20ff      	movs	r0, #255	; 0xff
10004554:	4002      	ands	r2, r0
10004556:	1df8      	adds	r0, r7, #7
10004558:	7800      	ldrb	r0, [r0, #0]
1000455a:	1c05      	adds	r5, r0, #0
1000455c:	2003      	movs	r0, #3
1000455e:	4028      	ands	r0, r5
10004560:	00c0      	lsls	r0, r0, #3
10004562:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004564:	430a      	orrs	r2, r1
10004566:	33c0      	adds	r3, #192	; 0xc0
10004568:	009b      	lsls	r3, r3, #2
1000456a:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
1000456c:	46bd      	mov	sp, r7
1000456e:	b002      	add	sp, #8
10004570:	bdb0      	pop	{r4, r5, r7, pc}
10004572:	46c0      	nop			; (mov r8, r8)
10004574:	e000ed00 	.word	0xe000ed00
10004578:	e000e100 	.word	0xe000e100

1000457c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
1000457c:	b580      	push	{r7, lr}
1000457e:	b082      	sub	sp, #8
10004580:	af00      	add	r7, sp, #0
10004582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10004584:	687b      	ldr	r3, [r7, #4]
10004586:	3b01      	subs	r3, #1
10004588:	4a0c      	ldr	r2, [pc, #48]	; (100045bc <SysTick_Config+0x40>)
1000458a:	4293      	cmp	r3, r2
1000458c:	d901      	bls.n	10004592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
1000458e:	2301      	movs	r3, #1
10004590:	e010      	b.n	100045b4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10004592:	4b0b      	ldr	r3, [pc, #44]	; (100045c0 <SysTick_Config+0x44>)
10004594:	687a      	ldr	r2, [r7, #4]
10004596:	3a01      	subs	r2, #1
10004598:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
1000459a:	2301      	movs	r3, #1
1000459c:	425b      	negs	r3, r3
1000459e:	1c18      	adds	r0, r3, #0
100045a0:	2103      	movs	r1, #3
100045a2:	f7ff ff81 	bl	100044a8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100045a6:	4b06      	ldr	r3, [pc, #24]	; (100045c0 <SysTick_Config+0x44>)
100045a8:	2200      	movs	r2, #0
100045aa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100045ac:	4b04      	ldr	r3, [pc, #16]	; (100045c0 <SysTick_Config+0x44>)
100045ae:	2207      	movs	r2, #7
100045b0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100045b2:	2300      	movs	r3, #0
}
100045b4:	1c18      	adds	r0, r3, #0
100045b6:	46bd      	mov	sp, r7
100045b8:	b002      	add	sp, #8
100045ba:	bd80      	pop	{r7, pc}
100045bc:	00ffffff 	.word	0x00ffffff
100045c0:	e000e010 	.word	0xe000e010

100045c4 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
100045c4:	b590      	push	{r4, r7, lr}
100045c6:	b087      	sub	sp, #28
100045c8:	af00      	add	r7, sp, #0
100045ca:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
100045cc:	230f      	movs	r3, #15
100045ce:	18fb      	adds	r3, r7, r3
100045d0:	2200      	movs	r2, #0
100045d2:	701a      	strb	r2, [r3, #0]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
100045d4:	496b      	ldr	r1, [pc, #428]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100045d6:	687a      	ldr	r2, [r7, #4]
100045d8:	1c13      	adds	r3, r2, #0
100045da:	00db      	lsls	r3, r3, #3
100045dc:	189b      	adds	r3, r3, r2
100045de:	009b      	lsls	r3, r3, #2
100045e0:	18cb      	adds	r3, r1, r3
100045e2:	3318      	adds	r3, #24
100045e4:	681b      	ldr	r3, [r3, #0]
100045e6:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
100045e8:	4b67      	ldr	r3, [pc, #412]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
100045ea:	681b      	ldr	r3, [r3, #0]
100045ec:	2b00      	cmp	r3, #0
100045ee:	d109      	bne.n	10004604 <SYSTIMER_lInsertTimerList+0x40>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
100045f0:	687a      	ldr	r2, [r7, #4]
100045f2:	1c13      	adds	r3, r2, #0
100045f4:	00db      	lsls	r3, r3, #3
100045f6:	189b      	adds	r3, r3, r2
100045f8:	009b      	lsls	r3, r3, #2
100045fa:	4a62      	ldr	r2, [pc, #392]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100045fc:	189a      	adds	r2, r3, r2
100045fe:	4b62      	ldr	r3, [pc, #392]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
10004600:	601a      	str	r2, [r3, #0]
10004602:	e0bc      	b.n	1000477e <SYSTIMER_lInsertTimerList+0x1ba>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
10004604:	4b60      	ldr	r3, [pc, #384]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
10004606:	681b      	ldr	r3, [r3, #0]
10004608:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
1000460a:	68bb      	ldr	r3, [r7, #8]
1000460c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
1000460e:	e0aa      	b.n	10004766 <SYSTIMER_lInsertTimerList+0x1a2>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
10004610:	697b      	ldr	r3, [r7, #20]
10004612:	699b      	ldr	r3, [r3, #24]
10004614:	1c1a      	adds	r2, r3, #0
10004616:	693b      	ldr	r3, [r7, #16]
10004618:	1a9b      	subs	r3, r3, r2
1000461a:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
1000461c:	693b      	ldr	r3, [r7, #16]
1000461e:	2b00      	cmp	r3, #0
10004620:	dc77      	bgt.n	10004712 <SYSTIMER_lInsertTimerList+0x14e>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
10004622:	697b      	ldr	r3, [r7, #20]
10004624:	685b      	ldr	r3, [r3, #4]
10004626:	2b00      	cmp	r3, #0
10004628:	d025      	beq.n	10004676 <SYSTIMER_lInsertTimerList+0xb2>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
1000462a:	697b      	ldr	r3, [r7, #20]
1000462c:	685a      	ldr	r2, [r3, #4]
1000462e:	6879      	ldr	r1, [r7, #4]
10004630:	1c0b      	adds	r3, r1, #0
10004632:	00db      	lsls	r3, r3, #3
10004634:	185b      	adds	r3, r3, r1
10004636:	009b      	lsls	r3, r3, #2
10004638:	4952      	ldr	r1, [pc, #328]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
1000463a:	185b      	adds	r3, r3, r1
1000463c:	6013      	str	r3, [r2, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
1000463e:	697b      	ldr	r3, [r7, #20]
10004640:	6859      	ldr	r1, [r3, #4]
10004642:	4850      	ldr	r0, [pc, #320]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
10004644:	687a      	ldr	r2, [r7, #4]
10004646:	1c13      	adds	r3, r2, #0
10004648:	00db      	lsls	r3, r3, #3
1000464a:	189b      	adds	r3, r3, r2
1000464c:	009b      	lsls	r3, r3, #2
1000464e:	18c3      	adds	r3, r0, r3
10004650:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
10004652:	494c      	ldr	r1, [pc, #304]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
10004654:	687a      	ldr	r2, [r7, #4]
10004656:	1c13      	adds	r3, r2, #0
10004658:	00db      	lsls	r3, r3, #3
1000465a:	189b      	adds	r3, r3, r2
1000465c:	009b      	lsls	r3, r3, #2
1000465e:	697a      	ldr	r2, [r7, #20]
10004660:	505a      	str	r2, [r3, r1]
          object_ptr->prev = &g_timer_tbl[tbl_index];
10004662:	687a      	ldr	r2, [r7, #4]
10004664:	1c13      	adds	r3, r2, #0
10004666:	00db      	lsls	r3, r3, #3
10004668:	189b      	adds	r3, r3, r2
1000466a:	009b      	lsls	r3, r3, #2
1000466c:	4a45      	ldr	r2, [pc, #276]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
1000466e:	189a      	adds	r2, r3, r2
10004670:	697b      	ldr	r3, [r7, #20]
10004672:	605a      	str	r2, [r3, #4]
10004674:	e01b      	b.n	100046ae <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
10004676:	4b44      	ldr	r3, [pc, #272]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
10004678:	6818      	ldr	r0, [r3, #0]
1000467a:	4942      	ldr	r1, [pc, #264]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
1000467c:	687a      	ldr	r2, [r7, #4]
1000467e:	1c13      	adds	r3, r2, #0
10004680:	00db      	lsls	r3, r3, #3
10004682:	189b      	adds	r3, r3, r2
10004684:	009b      	lsls	r3, r3, #2
10004686:	5058      	str	r0, [r3, r1]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
10004688:	4b3f      	ldr	r3, [pc, #252]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
1000468a:	681a      	ldr	r2, [r3, #0]
1000468c:	6879      	ldr	r1, [r7, #4]
1000468e:	1c0b      	adds	r3, r1, #0
10004690:	00db      	lsls	r3, r3, #3
10004692:	185b      	adds	r3, r3, r1
10004694:	009b      	lsls	r3, r3, #2
10004696:	493b      	ldr	r1, [pc, #236]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
10004698:	185b      	adds	r3, r3, r1
1000469a:	6053      	str	r3, [r2, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
1000469c:	687a      	ldr	r2, [r7, #4]
1000469e:	1c13      	adds	r3, r2, #0
100046a0:	00db      	lsls	r3, r3, #3
100046a2:	189b      	adds	r3, r3, r2
100046a4:	009b      	lsls	r3, r3, #2
100046a6:	4a37      	ldr	r2, [pc, #220]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046a8:	189a      	adds	r2, r3, r2
100046aa:	4b37      	ldr	r3, [pc, #220]	; (10004788 <SYSTIMER_lInsertTimerList+0x1c4>)
100046ac:	601a      	str	r2, [r3, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
100046ae:	4935      	ldr	r1, [pc, #212]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046b0:	687a      	ldr	r2, [r7, #4]
100046b2:	1c13      	adds	r3, r2, #0
100046b4:	00db      	lsls	r3, r3, #3
100046b6:	189b      	adds	r3, r3, r2
100046b8:	009b      	lsls	r3, r3, #2
100046ba:	585b      	ldr	r3, [r3, r1]
100046bc:	699a      	ldr	r2, [r3, #24]
100046be:	693b      	ldr	r3, [r7, #16]
100046c0:	18d1      	adds	r1, r2, r3
100046c2:	4830      	ldr	r0, [pc, #192]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046c4:	687a      	ldr	r2, [r7, #4]
100046c6:	1c13      	adds	r3, r2, #0
100046c8:	00db      	lsls	r3, r3, #3
100046ca:	189b      	adds	r3, r3, r2
100046cc:	009b      	lsls	r3, r3, #2
100046ce:	18c3      	adds	r3, r0, r3
100046d0:	3318      	adds	r3, #24
100046d2:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
100046d4:	492b      	ldr	r1, [pc, #172]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046d6:	687a      	ldr	r2, [r7, #4]
100046d8:	1c13      	adds	r3, r2, #0
100046da:	00db      	lsls	r3, r3, #3
100046dc:	189b      	adds	r3, r3, r2
100046de:	009b      	lsls	r3, r3, #2
100046e0:	585a      	ldr	r2, [r3, r1]
100046e2:	4828      	ldr	r0, [pc, #160]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046e4:	6879      	ldr	r1, [r7, #4]
100046e6:	1c0b      	adds	r3, r1, #0
100046e8:	00db      	lsls	r3, r3, #3
100046ea:	185b      	adds	r3, r3, r1
100046ec:	009b      	lsls	r3, r3, #2
100046ee:	581b      	ldr	r3, [r3, r0]
100046f0:	6998      	ldr	r0, [r3, #24]
100046f2:	4c24      	ldr	r4, [pc, #144]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
100046f4:	6879      	ldr	r1, [r7, #4]
100046f6:	1c0b      	adds	r3, r1, #0
100046f8:	00db      	lsls	r3, r3, #3
100046fa:	185b      	adds	r3, r3, r1
100046fc:	009b      	lsls	r3, r3, #2
100046fe:	18e3      	adds	r3, r4, r3
10004700:	3318      	adds	r3, #24
10004702:	681b      	ldr	r3, [r3, #0]
10004704:	1ac3      	subs	r3, r0, r3
10004706:	6193      	str	r3, [r2, #24]
        found_flag = true;
10004708:	230f      	movs	r3, #15
1000470a:	18fb      	adds	r3, r7, r3
1000470c:	2201      	movs	r2, #1
1000470e:	701a      	strb	r2, [r3, #0]
10004710:	e026      	b.n	10004760 <SYSTIMER_lInsertTimerList+0x19c>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
10004712:	693b      	ldr	r3, [r7, #16]
10004714:	2b00      	cmp	r3, #0
10004716:	dd23      	ble.n	10004760 <SYSTIMER_lInsertTimerList+0x19c>
10004718:	697b      	ldr	r3, [r7, #20]
1000471a:	681b      	ldr	r3, [r3, #0]
1000471c:	2b00      	cmp	r3, #0
1000471e:	d11f      	bne.n	10004760 <SYSTIMER_lInsertTimerList+0x19c>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
10004720:	4918      	ldr	r1, [pc, #96]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
10004722:	687a      	ldr	r2, [r7, #4]
10004724:	1c13      	adds	r3, r2, #0
10004726:	00db      	lsls	r3, r3, #3
10004728:	189b      	adds	r3, r3, r2
1000472a:	009b      	lsls	r3, r3, #2
1000472c:	18cb      	adds	r3, r1, r3
1000472e:	697a      	ldr	r2, [r7, #20]
10004730:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
10004732:	687a      	ldr	r2, [r7, #4]
10004734:	1c13      	adds	r3, r2, #0
10004736:	00db      	lsls	r3, r3, #3
10004738:	189b      	adds	r3, r3, r2
1000473a:	009b      	lsls	r3, r3, #2
1000473c:	4a11      	ldr	r2, [pc, #68]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
1000473e:	189a      	adds	r2, r3, r2
10004740:	697b      	ldr	r3, [r7, #20]
10004742:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
10004744:	6939      	ldr	r1, [r7, #16]
10004746:	480f      	ldr	r0, [pc, #60]	; (10004784 <SYSTIMER_lInsertTimerList+0x1c0>)
10004748:	687a      	ldr	r2, [r7, #4]
1000474a:	1c13      	adds	r3, r2, #0
1000474c:	00db      	lsls	r3, r3, #3
1000474e:	189b      	adds	r3, r3, r2
10004750:	009b      	lsls	r3, r3, #2
10004752:	18c3      	adds	r3, r0, r3
10004754:	3318      	adds	r3, #24
10004756:	6019      	str	r1, [r3, #0]
          found_flag = true;
10004758:	230f      	movs	r3, #15
1000475a:	18fb      	adds	r3, r7, r3
1000475c:	2201      	movs	r2, #1
1000475e:	701a      	strb	r2, [r3, #0]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
10004760:	697b      	ldr	r3, [r7, #20]
10004762:	681b      	ldr	r3, [r3, #0]
10004764:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10004766:	697b      	ldr	r3, [r7, #20]
10004768:	2b00      	cmp	r3, #0
1000476a:	d008      	beq.n	1000477e <SYSTIMER_lInsertTimerList+0x1ba>
1000476c:	230f      	movs	r3, #15
1000476e:	18fb      	adds	r3, r7, r3
10004770:	781b      	ldrb	r3, [r3, #0]
10004772:	2201      	movs	r2, #1
10004774:	4053      	eors	r3, r2
10004776:	b2db      	uxtb	r3, r3
10004778:	2b00      	cmp	r3, #0
1000477a:	d000      	beq.n	1000477e <SYSTIMER_lInsertTimerList+0x1ba>
1000477c:	e748      	b.n	10004610 <SYSTIMER_lInsertTimerList+0x4c>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
1000477e:	46bd      	mov	sp, r7
10004780:	b007      	add	sp, #28
10004782:	bd90      	pop	{r4, r7, pc}
10004784:	20000974 	.word	0x20000974
10004788:	200007b0 	.word	0x200007b0

1000478c <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
1000478c:	b580      	push	{r7, lr}
1000478e:	b084      	sub	sp, #16
10004790:	af00      	add	r7, sp, #0
10004792:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
10004794:	687a      	ldr	r2, [r7, #4]
10004796:	1c13      	adds	r3, r2, #0
10004798:	00db      	lsls	r3, r3, #3
1000479a:	189b      	adds	r3, r3, r2
1000479c:	009b      	lsls	r3, r3, #2
1000479e:	4a28      	ldr	r2, [pc, #160]	; (10004840 <SYSTIMER_lRemoveTimerList+0xb4>)
100047a0:	189b      	adds	r3, r3, r2
100047a2:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
100047a4:	68fb      	ldr	r3, [r7, #12]
100047a6:	685b      	ldr	r3, [r3, #4]
100047a8:	2b00      	cmp	r3, #0
100047aa:	d107      	bne.n	100047bc <SYSTIMER_lRemoveTimerList+0x30>
100047ac:	68fb      	ldr	r3, [r7, #12]
100047ae:	681b      	ldr	r3, [r3, #0]
100047b0:	2b00      	cmp	r3, #0
100047b2:	d103      	bne.n	100047bc <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
100047b4:	4b23      	ldr	r3, [pc, #140]	; (10004844 <SYSTIMER_lRemoveTimerList+0xb8>)
100047b6:	2200      	movs	r2, #0
100047b8:	601a      	str	r2, [r3, #0]
100047ba:	e03d      	b.n	10004838 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
100047bc:	68fb      	ldr	r3, [r7, #12]
100047be:	685b      	ldr	r3, [r3, #4]
100047c0:	2b00      	cmp	r3, #0
100047c2:	d114      	bne.n	100047ee <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
100047c4:	68fb      	ldr	r3, [r7, #12]
100047c6:	681a      	ldr	r2, [r3, #0]
100047c8:	4b1e      	ldr	r3, [pc, #120]	; (10004844 <SYSTIMER_lRemoveTimerList+0xb8>)
100047ca:	601a      	str	r2, [r3, #0]
    g_timer_list->prev = NULL;
100047cc:	4b1d      	ldr	r3, [pc, #116]	; (10004844 <SYSTIMER_lRemoveTimerList+0xb8>)
100047ce:	681b      	ldr	r3, [r3, #0]
100047d0:	2200      	movs	r2, #0
100047d2:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
100047d4:	4b1b      	ldr	r3, [pc, #108]	; (10004844 <SYSTIMER_lRemoveTimerList+0xb8>)
100047d6:	681b      	ldr	r3, [r3, #0]
100047d8:	4a1a      	ldr	r2, [pc, #104]	; (10004844 <SYSTIMER_lRemoveTimerList+0xb8>)
100047da:	6812      	ldr	r2, [r2, #0]
100047dc:	6991      	ldr	r1, [r2, #24]
100047de:	68fa      	ldr	r2, [r7, #12]
100047e0:	6992      	ldr	r2, [r2, #24]
100047e2:	188a      	adds	r2, r1, r2
100047e4:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
100047e6:	68fb      	ldr	r3, [r7, #12]
100047e8:	2200      	movs	r2, #0
100047ea:	601a      	str	r2, [r3, #0]
100047ec:	e024      	b.n	10004838 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
100047ee:	68fb      	ldr	r3, [r7, #12]
100047f0:	681b      	ldr	r3, [r3, #0]
100047f2:	2b00      	cmp	r3, #0
100047f4:	d107      	bne.n	10004806 <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
100047f6:	68fb      	ldr	r3, [r7, #12]
100047f8:	685b      	ldr	r3, [r3, #4]
100047fa:	2200      	movs	r2, #0
100047fc:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
100047fe:	68fb      	ldr	r3, [r7, #12]
10004800:	2200      	movs	r2, #0
10004802:	605a      	str	r2, [r3, #4]
10004804:	e018      	b.n	10004838 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
10004806:	68fb      	ldr	r3, [r7, #12]
10004808:	685b      	ldr	r3, [r3, #4]
1000480a:	68fa      	ldr	r2, [r7, #12]
1000480c:	6812      	ldr	r2, [r2, #0]
1000480e:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
10004810:	68fb      	ldr	r3, [r7, #12]
10004812:	681b      	ldr	r3, [r3, #0]
10004814:	68fa      	ldr	r2, [r7, #12]
10004816:	6852      	ldr	r2, [r2, #4]
10004818:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
1000481a:	68fb      	ldr	r3, [r7, #12]
1000481c:	681b      	ldr	r3, [r3, #0]
1000481e:	68fa      	ldr	r2, [r7, #12]
10004820:	6812      	ldr	r2, [r2, #0]
10004822:	6991      	ldr	r1, [r2, #24]
10004824:	68fa      	ldr	r2, [r7, #12]
10004826:	6992      	ldr	r2, [r2, #24]
10004828:	188a      	adds	r2, r1, r2
1000482a:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
1000482c:	68fb      	ldr	r3, [r7, #12]
1000482e:	2200      	movs	r2, #0
10004830:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10004832:	68fb      	ldr	r3, [r7, #12]
10004834:	2200      	movs	r2, #0
10004836:	605a      	str	r2, [r3, #4]
  }
}
10004838:	46bd      	mov	sp, r7
1000483a:	b004      	add	sp, #16
1000483c:	bd80      	pop	{r7, pc}
1000483e:	46c0      	nop			; (mov r8, r8)
10004840:	20000974 	.word	0x20000974
10004844:	200007b0 	.word	0x200007b0

10004848 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
10004848:	b580      	push	{r7, lr}
1000484a:	b082      	sub	sp, #8
1000484c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
1000484e:	4b2b      	ldr	r3, [pc, #172]	; (100048fc <SYSTIMER_lTimerHandler+0xb4>)
10004850:	681b      	ldr	r3, [r3, #0]
10004852:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
10004854:	e048      	b.n	100048e8 <SYSTIMER_lTimerHandler+0xa0>
  {
    if (true == object_ptr->delete_swtmr)
10004856:	687b      	ldr	r3, [r7, #4]
10004858:	2220      	movs	r2, #32
1000485a:	5c9b      	ldrb	r3, [r3, r2]
1000485c:	2b00      	cmp	r3, #0
1000485e:	d013      	beq.n	10004888 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10004860:	687b      	ldr	r3, [r7, #4]
10004862:	695b      	ldr	r3, [r3, #20]
10004864:	1c18      	adds	r0, r3, #0
10004866:	f7ff ff91 	bl	1000478c <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
1000486a:	687b      	ldr	r3, [r7, #4]
1000486c:	2200      	movs	r2, #0
1000486e:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
10004870:	687b      	ldr	r3, [r7, #4]
10004872:	695b      	ldr	r3, [r3, #20]
10004874:	1c1a      	adds	r2, r3, #0
10004876:	2301      	movs	r3, #1
10004878:	4093      	lsls	r3, r2
1000487a:	43da      	mvns	r2, r3
1000487c:	4b20      	ldr	r3, [pc, #128]	; (10004900 <SYSTIMER_lTimerHandler+0xb8>)
1000487e:	681b      	ldr	r3, [r3, #0]
10004880:	401a      	ands	r2, r3
10004882:	4b1f      	ldr	r3, [pc, #124]	; (10004900 <SYSTIMER_lTimerHandler+0xb8>)
10004884:	601a      	str	r2, [r3, #0]
10004886:	e02c      	b.n	100048e2 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
10004888:	687b      	ldr	r3, [r7, #4]
1000488a:	7b1b      	ldrb	r3, [r3, #12]
1000488c:	2b00      	cmp	r3, #0
1000488e:	d10e      	bne.n	100048ae <SYSTIMER_lTimerHandler+0x66>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10004890:	687b      	ldr	r3, [r7, #4]
10004892:	695b      	ldr	r3, [r3, #20]
10004894:	1c18      	adds	r0, r3, #0
10004896:	f7ff ff79 	bl	1000478c <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_STOPPED */
      object_ptr->state = SYSTIMER_STATE_STOPPED;
1000489a:	687b      	ldr	r3, [r7, #4]
1000489c:	2202      	movs	r2, #2
1000489e:	735a      	strb	r2, [r3, #13]
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
100048a0:	687b      	ldr	r3, [r7, #4]
100048a2:	689a      	ldr	r2, [r3, #8]
100048a4:	687b      	ldr	r3, [r7, #4]
100048a6:	691b      	ldr	r3, [r3, #16]
100048a8:	1c18      	adds	r0, r3, #0
100048aa:	4790      	blx	r2
100048ac:	e019      	b.n	100048e2 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
100048ae:	687b      	ldr	r3, [r7, #4]
100048b0:	7b1b      	ldrb	r3, [r3, #12]
100048b2:	2b01      	cmp	r3, #1
100048b4:	d114      	bne.n	100048e0 <SYSTIMER_lTimerHandler+0x98>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100048b6:	687b      	ldr	r3, [r7, #4]
100048b8:	695b      	ldr	r3, [r3, #20]
100048ba:	1c18      	adds	r0, r3, #0
100048bc:	f7ff ff66 	bl	1000478c <SYSTIMER_lRemoveTimerList>
      /* Reset timer tick */
      object_ptr->count = object_ptr->reload;
100048c0:	687b      	ldr	r3, [r7, #4]
100048c2:	69da      	ldr	r2, [r3, #28]
100048c4:	687b      	ldr	r3, [r7, #4]
100048c6:	619a      	str	r2, [r3, #24]
      /* Insert timer into timer list */
      SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
100048c8:	687b      	ldr	r3, [r7, #4]
100048ca:	695b      	ldr	r3, [r3, #20]
100048cc:	1c18      	adds	r0, r3, #0
100048ce:	f7ff fe79 	bl	100045c4 <SYSTIMER_lInsertTimerList>
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
100048d2:	687b      	ldr	r3, [r7, #4]
100048d4:	689a      	ldr	r2, [r3, #8]
100048d6:	687b      	ldr	r3, [r7, #4]
100048d8:	691b      	ldr	r3, [r3, #16]
100048da:	1c18      	adds	r0, r3, #0
100048dc:	4790      	blx	r2
100048de:	e000      	b.n	100048e2 <SYSTIMER_lTimerHandler+0x9a>
    }
    else
    {
      break;
100048e0:	e009      	b.n	100048f6 <SYSTIMER_lTimerHandler+0xae>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
100048e2:	4b06      	ldr	r3, [pc, #24]	; (100048fc <SYSTIMER_lTimerHandler+0xb4>)
100048e4:	681b      	ldr	r3, [r3, #0]
100048e6:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
100048e8:	687b      	ldr	r3, [r7, #4]
100048ea:	2b00      	cmp	r3, #0
100048ec:	d003      	beq.n	100048f6 <SYSTIMER_lTimerHandler+0xae>
100048ee:	687b      	ldr	r3, [r7, #4]
100048f0:	699b      	ldr	r3, [r3, #24]
100048f2:	2b00      	cmp	r3, #0
100048f4:	d0af      	beq.n	10004856 <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
100048f6:	46bd      	mov	sp, r7
100048f8:	b002      	add	sp, #8
100048fa:	bd80      	pop	{r7, pc}
100048fc:	200007b0 	.word	0x200007b0
10004900:	200007b4 	.word	0x200007b4

10004904 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
10004904:	b580      	push	{r7, lr}
10004906:	b082      	sub	sp, #8
10004908:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
1000490a:	4b0e      	ldr	r3, [pc, #56]	; (10004944 <SysTick_Handler+0x40>)
1000490c:	681b      	ldr	r3, [r3, #0]
1000490e:	607b      	str	r3, [r7, #4]
  g_systick_count++;
10004910:	4b0d      	ldr	r3, [pc, #52]	; (10004948 <SysTick_Handler+0x44>)
10004912:	681b      	ldr	r3, [r3, #0]
10004914:	1c5a      	adds	r2, r3, #1
10004916:	4b0c      	ldr	r3, [pc, #48]	; (10004948 <SysTick_Handler+0x44>)
10004918:	601a      	str	r2, [r3, #0]

  if (NULL != object_ptr)
1000491a:	687b      	ldr	r3, [r7, #4]
1000491c:	2b00      	cmp	r3, #0
1000491e:	d00e      	beq.n	1000493e <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
10004920:	687b      	ldr	r3, [r7, #4]
10004922:	699b      	ldr	r3, [r3, #24]
10004924:	2b01      	cmp	r3, #1
10004926:	d905      	bls.n	10004934 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
10004928:	687b      	ldr	r3, [r7, #4]
1000492a:	699b      	ldr	r3, [r3, #24]
1000492c:	1e5a      	subs	r2, r3, #1
1000492e:	687b      	ldr	r3, [r7, #4]
10004930:	619a      	str	r2, [r3, #24]
10004932:	e004      	b.n	1000493e <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
10004934:	687b      	ldr	r3, [r7, #4]
10004936:	2200      	movs	r2, #0
10004938:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
1000493a:	f7ff ff85 	bl	10004848 <SYSTIMER_lTimerHandler>
    }
  }
}
1000493e:	46bd      	mov	sp, r7
10004940:	b002      	add	sp, #8
10004942:	bd80      	pop	{r7, pc}
10004944:	200007b0 	.word	0x200007b0
10004948:	200007b8 	.word	0x200007b8

1000494c <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
1000494c:	b580      	push	{r7, lr}
1000494e:	b084      	sub	sp, #16
10004950:	af00      	add	r7, sp, #0
10004952:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
10004954:	230f      	movs	r3, #15
10004956:	18fb      	adds	r3, r7, r3
10004958:	2200      	movs	r2, #0
1000495a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
1000495c:	687b      	ldr	r3, [r7, #4]
1000495e:	781b      	ldrb	r3, [r3, #0]
10004960:	2201      	movs	r2, #1
10004962:	4053      	eors	r3, r2
10004964:	b2db      	uxtb	r3, r3
10004966:	2b00      	cmp	r3, #0
10004968:	d020      	beq.n	100049ac <SYSTIMER_Init+0x60>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
1000496a:	4b14      	ldr	r3, [pc, #80]	; (100049bc <SYSTIMER_Init+0x70>)
1000496c:	2200      	movs	r2, #0
1000496e:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
10004970:	23fa      	movs	r3, #250	; 0xfa
10004972:	01db      	lsls	r3, r3, #7
10004974:	1c18      	adds	r0, r3, #0
10004976:	f7ff fe01 	bl	1000457c <SysTick_Config>
1000497a:	1c02      	adds	r2, r0, #0
1000497c:	230f      	movs	r3, #15
1000497e:	18fb      	adds	r3, r7, r3
10004980:	701a      	strb	r2, [r3, #0]

    if (SYSTIMER_STATUS_FAILURE == status)
10004982:	230f      	movs	r3, #15
10004984:	18fb      	adds	r3, r7, r3
10004986:	781b      	ldrb	r3, [r3, #0]
10004988:	2b01      	cmp	r3, #1
1000498a:	d00f      	beq.n	100049ac <SYSTIMER_Init+0x60>
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
1000498c:	2301      	movs	r3, #1
1000498e:	425b      	negs	r3, r3
10004990:	1c18      	adds	r0, r3, #0
10004992:	2103      	movs	r1, #3
10004994:	f7ff fd88 	bl	100044a8 <NVIC_SetPriority>
#endif      
      g_timer_tracker = 0U;
10004998:	4b09      	ldr	r3, [pc, #36]	; (100049c0 <SYSTIMER_Init+0x74>)
1000499a:	2200      	movs	r2, #0
1000499c:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
1000499e:	687b      	ldr	r3, [r7, #4]
100049a0:	2201      	movs	r2, #1
100049a2:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
100049a4:	230f      	movs	r3, #15
100049a6:	18fb      	adds	r3, r7, r3
100049a8:	2200      	movs	r2, #0
100049aa:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
100049ac:	230f      	movs	r3, #15
100049ae:	18fb      	adds	r3, r7, r3
100049b0:	781b      	ldrb	r3, [r3, #0]
}
100049b2:	1c18      	adds	r0, r3, #0
100049b4:	46bd      	mov	sp, r7
100049b6:	b004      	add	sp, #16
100049b8:	bd80      	pop	{r7, pc}
100049ba:	46c0      	nop			; (mov r8, r8)
100049bc:	200007b0 	.word	0x200007b0
100049c0:	200007b4 	.word	0x200007b4

100049c4 <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
100049c4:	b580      	push	{r7, lr}
100049c6:	b088      	sub	sp, #32
100049c8:	af00      	add	r7, sp, #0
100049ca:	60f8      	str	r0, [r7, #12]
100049cc:	607a      	str	r2, [r7, #4]
100049ce:	603b      	str	r3, [r7, #0]
100049d0:	230b      	movs	r3, #11
100049d2:	18fb      	adds	r3, r7, r3
100049d4:	1c0a      	adds	r2, r1, #0
100049d6:	701a      	strb	r2, [r3, #0]
  uint32_t id = 0U;
100049d8:	2300      	movs	r3, #0
100049da:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
100049dc:	2300      	movs	r3, #0
100049de:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
100049e0:	2300      	movs	r3, #0
100049e2:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
100049e4:	68fb      	ldr	r3, [r7, #12]
100049e6:	4a44      	ldr	r2, [pc, #272]	; (10004af8 <SYSTIMER_CreateTimer+0x134>)
100049e8:	4293      	cmp	r3, r2
100049ea:	d802      	bhi.n	100049f2 <SYSTIMER_CreateTimer+0x2e>
  {
    id = 0U;
100049ec:	2300      	movs	r3, #0
100049ee:	61fb      	str	r3, [r7, #28]
100049f0:	e07d      	b.n	10004aee <SYSTIMER_CreateTimer+0x12a>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
100049f2:	2300      	movs	r3, #0
100049f4:	61bb      	str	r3, [r7, #24]
100049f6:	e077      	b.n	10004ae8 <SYSTIMER_CreateTimer+0x124>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
100049f8:	69bb      	ldr	r3, [r7, #24]
100049fa:	2201      	movs	r2, #1
100049fc:	409a      	lsls	r2, r3
100049fe:	4b3f      	ldr	r3, [pc, #252]	; (10004afc <SYSTIMER_CreateTimer+0x138>)
10004a00:	681b      	ldr	r3, [r3, #0]
10004a02:	4013      	ands	r3, r2
10004a04:	d16d      	bne.n	10004ae2 <SYSTIMER_CreateTimer+0x11e>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
10004a06:	69bb      	ldr	r3, [r7, #24]
10004a08:	2201      	movs	r2, #1
10004a0a:	409a      	lsls	r2, r3
10004a0c:	4b3b      	ldr	r3, [pc, #236]	; (10004afc <SYSTIMER_CreateTimer+0x138>)
10004a0e:	681b      	ldr	r3, [r3, #0]
10004a10:	431a      	orrs	r2, r3
10004a12:	4b3a      	ldr	r3, [pc, #232]	; (10004afc <SYSTIMER_CreateTimer+0x138>)
10004a14:	601a      	str	r2, [r3, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
10004a16:	493a      	ldr	r1, [pc, #232]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a18:	69ba      	ldr	r2, [r7, #24]
10004a1a:	1c13      	adds	r3, r2, #0
10004a1c:	00db      	lsls	r3, r3, #3
10004a1e:	189b      	adds	r3, r3, r2
10004a20:	009b      	lsls	r3, r3, #2
10004a22:	18cb      	adds	r3, r1, r3
10004a24:	3310      	adds	r3, #16
10004a26:	69ba      	ldr	r2, [r7, #24]
10004a28:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
10004a2a:	4935      	ldr	r1, [pc, #212]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a2c:	69ba      	ldr	r2, [r7, #24]
10004a2e:	1c13      	adds	r3, r2, #0
10004a30:	00db      	lsls	r3, r3, #3
10004a32:	189b      	adds	r3, r3, r2
10004a34:	009b      	lsls	r3, r3, #2
10004a36:	18cb      	adds	r3, r1, r3
10004a38:	3308      	adds	r3, #8
10004a3a:	220b      	movs	r2, #11
10004a3c:	18ba      	adds	r2, r7, r2
10004a3e:	7812      	ldrb	r2, [r2, #0]
10004a40:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
10004a42:	492f      	ldr	r1, [pc, #188]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a44:	69ba      	ldr	r2, [r7, #24]
10004a46:	1c13      	adds	r3, r2, #0
10004a48:	00db      	lsls	r3, r3, #3
10004a4a:	189b      	adds	r3, r3, r2
10004a4c:	009b      	lsls	r3, r3, #2
10004a4e:	18cb      	adds	r3, r1, r3
10004a50:	3308      	adds	r3, #8
10004a52:	2202      	movs	r2, #2
10004a54:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
10004a56:	68fb      	ldr	r3, [r7, #12]
10004a58:	1c18      	adds	r0, r3, #0
10004a5a:	23fa      	movs	r3, #250	; 0xfa
10004a5c:	0099      	lsls	r1, r3, #2
10004a5e:	f7fe fa4b 	bl	10002ef8 <__aeabi_uidiv>
10004a62:	1c03      	adds	r3, r0, #0
10004a64:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
10004a66:	697b      	ldr	r3, [r7, #20]
10004a68:	1c59      	adds	r1, r3, #1
10004a6a:	4825      	ldr	r0, [pc, #148]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a6c:	69ba      	ldr	r2, [r7, #24]
10004a6e:	1c13      	adds	r3, r2, #0
10004a70:	00db      	lsls	r3, r3, #3
10004a72:	189b      	adds	r3, r3, r2
10004a74:	009b      	lsls	r3, r3, #2
10004a76:	18c3      	adds	r3, r0, r3
10004a78:	3318      	adds	r3, #24
10004a7a:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
10004a7c:	4920      	ldr	r1, [pc, #128]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a7e:	69ba      	ldr	r2, [r7, #24]
10004a80:	1c13      	adds	r3, r2, #0
10004a82:	00db      	lsls	r3, r3, #3
10004a84:	189b      	adds	r3, r3, r2
10004a86:	009b      	lsls	r3, r3, #2
10004a88:	18cb      	adds	r3, r1, r3
10004a8a:	3318      	adds	r3, #24
10004a8c:	697a      	ldr	r2, [r7, #20]
10004a8e:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
10004a90:	491b      	ldr	r1, [pc, #108]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004a92:	69ba      	ldr	r2, [r7, #24]
10004a94:	1c13      	adds	r3, r2, #0
10004a96:	00db      	lsls	r3, r3, #3
10004a98:	189b      	adds	r3, r3, r2
10004a9a:	009b      	lsls	r3, r3, #2
10004a9c:	18cb      	adds	r3, r1, r3
10004a9e:	3308      	adds	r3, #8
10004aa0:	687a      	ldr	r2, [r7, #4]
10004aa2:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
10004aa4:	4916      	ldr	r1, [pc, #88]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004aa6:	69ba      	ldr	r2, [r7, #24]
10004aa8:	1c13      	adds	r3, r2, #0
10004aaa:	00db      	lsls	r3, r3, #3
10004aac:	189b      	adds	r3, r3, r2
10004aae:	009b      	lsls	r3, r3, #2
10004ab0:	18cb      	adds	r3, r1, r3
10004ab2:	3310      	adds	r3, #16
10004ab4:	683a      	ldr	r2, [r7, #0]
10004ab6:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
10004ab8:	4911      	ldr	r1, [pc, #68]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004aba:	69ba      	ldr	r2, [r7, #24]
10004abc:	1c13      	adds	r3, r2, #0
10004abe:	00db      	lsls	r3, r3, #3
10004ac0:	189b      	adds	r3, r3, r2
10004ac2:	009b      	lsls	r3, r3, #2
10004ac4:	18cb      	adds	r3, r1, r3
10004ac6:	2200      	movs	r2, #0
10004ac8:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
10004aca:	490d      	ldr	r1, [pc, #52]	; (10004b00 <SYSTIMER_CreateTimer+0x13c>)
10004acc:	69ba      	ldr	r2, [r7, #24]
10004ace:	1c13      	adds	r3, r2, #0
10004ad0:	00db      	lsls	r3, r3, #3
10004ad2:	189b      	adds	r3, r3, r2
10004ad4:	009b      	lsls	r3, r3, #2
10004ad6:	2200      	movs	r2, #0
10004ad8:	505a      	str	r2, [r3, r1]
        id = count + 1U;
10004ada:	69bb      	ldr	r3, [r7, #24]
10004adc:	3301      	adds	r3, #1
10004ade:	61fb      	str	r3, [r7, #28]
        break;
10004ae0:	e005      	b.n	10004aee <SYSTIMER_CreateTimer+0x12a>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004ae2:	69bb      	ldr	r3, [r7, #24]
10004ae4:	3301      	adds	r3, #1
10004ae6:	61bb      	str	r3, [r7, #24]
10004ae8:	69bb      	ldr	r3, [r7, #24]
10004aea:	2b07      	cmp	r3, #7
10004aec:	d984      	bls.n	100049f8 <SYSTIMER_CreateTimer+0x34>
      }
    }

  }
  
  return (id);
10004aee:	69fb      	ldr	r3, [r7, #28]
}  
10004af0:	1c18      	adds	r0, r3, #0
10004af2:	46bd      	mov	sp, r7
10004af4:	b008      	add	sp, #32
10004af6:	bd80      	pop	{r7, pc}
10004af8:	000003e7 	.word	0x000003e7
10004afc:	200007b4 	.word	0x200007b4
10004b00:	20000974 	.word	0x20000974

10004b04 <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
10004b04:	b580      	push	{r7, lr}
10004b06:	b084      	sub	sp, #16
10004b08:	af00      	add	r7, sp, #0
10004b0a:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
10004b0c:	230f      	movs	r3, #15
10004b0e:	18fb      	adds	r3, r7, r3
10004b10:	2201      	movs	r2, #1
10004b12:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
10004b14:	687b      	ldr	r3, [r7, #4]
10004b16:	1e5a      	subs	r2, r3, #1
10004b18:	491c      	ldr	r1, [pc, #112]	; (10004b8c <SYSTIMER_StartTimer+0x88>)
10004b1a:	1c13      	adds	r3, r2, #0
10004b1c:	00db      	lsls	r3, r3, #3
10004b1e:	189b      	adds	r3, r3, r2
10004b20:	009b      	lsls	r3, r3, #2
10004b22:	18cb      	adds	r3, r1, r3
10004b24:	3308      	adds	r3, #8
10004b26:	795b      	ldrb	r3, [r3, #5]
10004b28:	2b02      	cmp	r3, #2
10004b2a:	d128      	bne.n	10004b7e <SYSTIMER_StartTimer+0x7a>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
10004b2c:	687b      	ldr	r3, [r7, #4]
10004b2e:	1e5a      	subs	r2, r3, #1
10004b30:	687b      	ldr	r3, [r7, #4]
10004b32:	1e59      	subs	r1, r3, #1
10004b34:	4815      	ldr	r0, [pc, #84]	; (10004b8c <SYSTIMER_StartTimer+0x88>)
10004b36:	1c0b      	adds	r3, r1, #0
10004b38:	00db      	lsls	r3, r3, #3
10004b3a:	185b      	adds	r3, r3, r1
10004b3c:	009b      	lsls	r3, r3, #2
10004b3e:	18c3      	adds	r3, r0, r3
10004b40:	3318      	adds	r3, #24
10004b42:	685b      	ldr	r3, [r3, #4]
10004b44:	1c59      	adds	r1, r3, #1
10004b46:	4811      	ldr	r0, [pc, #68]	; (10004b8c <SYSTIMER_StartTimer+0x88>)
10004b48:	1c13      	adds	r3, r2, #0
10004b4a:	00db      	lsls	r3, r3, #3
10004b4c:	189b      	adds	r3, r3, r2
10004b4e:	009b      	lsls	r3, r3, #2
10004b50:	18c3      	adds	r3, r0, r3
10004b52:	3318      	adds	r3, #24
10004b54:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
10004b56:	687b      	ldr	r3, [r7, #4]
10004b58:	1e5a      	subs	r2, r3, #1
10004b5a:	490c      	ldr	r1, [pc, #48]	; (10004b8c <SYSTIMER_StartTimer+0x88>)
10004b5c:	1c13      	adds	r3, r2, #0
10004b5e:	00db      	lsls	r3, r3, #3
10004b60:	189b      	adds	r3, r3, r2
10004b62:	009b      	lsls	r3, r3, #2
10004b64:	18cb      	adds	r3, r1, r3
10004b66:	3308      	adds	r3, #8
10004b68:	2201      	movs	r2, #1
10004b6a:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
10004b6c:	687b      	ldr	r3, [r7, #4]
10004b6e:	3b01      	subs	r3, #1
10004b70:	1c18      	adds	r0, r3, #0
10004b72:	f7ff fd27 	bl	100045c4 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
10004b76:	230f      	movs	r3, #15
10004b78:	18fb      	adds	r3, r7, r3
10004b7a:	2200      	movs	r2, #0
10004b7c:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10004b7e:	230f      	movs	r3, #15
10004b80:	18fb      	adds	r3, r7, r3
10004b82:	781b      	ldrb	r3, [r3, #0]
}
10004b84:	1c18      	adds	r0, r3, #0
10004b86:	46bd      	mov	sp, r7
10004b88:	b004      	add	sp, #16
10004b8a:	bd80      	pop	{r7, pc}
10004b8c:	20000974 	.word	0x20000974

10004b90 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10004b90:	b580      	push	{r7, lr}
10004b92:	b082      	sub	sp, #8
10004b94:	af00      	add	r7, sp, #0
10004b96:	6078      	str	r0, [r7, #4]
10004b98:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10004b9a:	683b      	ldr	r3, [r7, #0]
10004b9c:	2201      	movs	r2, #1
10004b9e:	409a      	lsls	r2, r3
10004ba0:	687b      	ldr	r3, [r7, #4]
10004ba2:	625a      	str	r2, [r3, #36]	; 0x24
}
10004ba4:	46bd      	mov	sp, r7
10004ba6:	b002      	add	sp, #8
10004ba8:	bd80      	pop	{r7, pc}
10004baa:	46c0      	nop			; (mov r8, r8)

10004bac <PDM_DIMMED_LED_LAMP_Init>:

/**
 * Function which initializes the BCCU peripheral registers using PDM_BCCU & DIM_BCCU APPs
 */
PDM_DIMMED_LED_LAMP_STATUS_t PDM_DIMMED_LED_LAMP_Init(PDM_DIMMED_LED_LAMP_t *handle)
{
10004bac:	b590      	push	{r4, r7, lr}
10004bae:	b087      	sub	sp, #28
10004bb0:	af00      	add	r7, sp, #0
10004bb2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
10004bb4:	2300      	movs	r3, #0
10004bb6:	617b      	str	r3, [r7, #20]
  uint32_t channel_mask = 0U;
10004bb8:	2300      	movs	r3, #0
10004bba:	613b      	str	r3, [r7, #16]
  PDM_DIMMED_LED_LAMP_STATUS_t status;
  status = PDM_DIMMED_LED_LAMP_STATUS_SUCCESS;
10004bbc:	230f      	movs	r3, #15
10004bbe:	18fb      	adds	r3, r7, r3
10004bc0:	2200      	movs	r2, #0
10004bc2:	701a      	strb	r2, [r3, #0]
            (handle->no_of_leds_used <= 9U))));
#endif

  do
  {
    status = (PDM_DIMMED_LED_LAMP_STATUS_t) PDM_BCCU_Init(handle->led[count]);
10004bc4:	687b      	ldr	r3, [r7, #4]
10004bc6:	697a      	ldr	r2, [r7, #20]
10004bc8:	0092      	lsls	r2, r2, #2
10004bca:	58d3      	ldr	r3, [r2, r3]
10004bcc:	220f      	movs	r2, #15
10004bce:	18bc      	adds	r4, r7, r2
10004bd0:	1c18      	adds	r0, r3, #0
10004bd2:	f000 f8bb 	bl	10004d4c <PDM_BCCU_Init>
10004bd6:	1c03      	adds	r3, r0, #0
10004bd8:	7023      	strb	r3, [r4, #0]
    channel_mask |= ((uint32_t)1U << handle->led[count]->channel_no);
10004bda:	687b      	ldr	r3, [r7, #4]
10004bdc:	697a      	ldr	r2, [r7, #20]
10004bde:	0092      	lsls	r2, r2, #2
10004be0:	58d3      	ldr	r3, [r2, r3]
10004be2:	69db      	ldr	r3, [r3, #28]
10004be4:	1c1a      	adds	r2, r3, #0
10004be6:	2301      	movs	r3, #1
10004be8:	4093      	lsls	r3, r2
10004bea:	693a      	ldr	r2, [r7, #16]
10004bec:	4313      	orrs	r3, r2
10004bee:	613b      	str	r3, [r7, #16]
    if((PDM_DIMMED_LED_LAMP_CTRL_METHOD_DIRECT_PDM != handle->method) && (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status))
    {
      status = PDM_DIMMED_LED_LAMP_lPeakCurCtrlInit(handle, count);
    }
#endif
    count++;
10004bf0:	697b      	ldr	r3, [r7, #20]
10004bf2:	3301      	adds	r3, #1
10004bf4:	617b      	str	r3, [r7, #20]
  } while ((count < (handle->no_of_leds_used)) && (status == PDM_DIMMED_LED_LAMP_STATUS_SUCCESS));
10004bf6:	687b      	ldr	r3, [r7, #4]
10004bf8:	2239      	movs	r2, #57	; 0x39
10004bfa:	5c9b      	ldrb	r3, [r3, r2]
10004bfc:	1e1a      	subs	r2, r3, #0
10004bfe:	697b      	ldr	r3, [r7, #20]
10004c00:	429a      	cmp	r2, r3
10004c02:	d904      	bls.n	10004c0e <PDM_DIMMED_LED_LAMP_Init+0x62>
10004c04:	230f      	movs	r3, #15
10004c06:	18fb      	adds	r3, r7, r3
10004c08:	781b      	ldrb	r3, [r3, #0]
10004c0a:	2b00      	cmp	r3, #0
10004c0c:	d0da      	beq.n	10004bc4 <PDM_DIMMED_LED_LAMP_Init+0x18>

  if (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status)
10004c0e:	230f      	movs	r3, #15
10004c10:	18fb      	adds	r3, r7, r3
10004c12:	781b      	ldrb	r3, [r3, #0]
10004c14:	2b00      	cmp	r3, #0
10004c16:	d117      	bne.n	10004c48 <PDM_DIMMED_LED_LAMP_Init+0x9c>
  {
    /* Updating the channel mask into PDM_DIMMED_LED_LAMP handle */
    handle->led_channel_mask = (uint16_t)channel_mask;
10004c18:	693b      	ldr	r3, [r7, #16]
10004c1a:	b29a      	uxth	r2, r3
10004c1c:	687b      	ldr	r3, [r7, #4]
10004c1e:	861a      	strh	r2, [r3, #48]	; 0x30
#if (1U == PDM_DIMMED_LED_LAMP_DIMAPP_USED)
    if (true == handle->dimming_used)
10004c20:	687b      	ldr	r3, [r7, #4]
10004c22:	223a      	movs	r2, #58	; 0x3a
10004c24:	5c9b      	ldrb	r3, [r3, r2]
10004c26:	2b00      	cmp	r3, #0
10004c28:	d00e      	beq.n	10004c48 <PDM_DIMMED_LED_LAMP_Init+0x9c>
    {
      status = (PDM_DIMMED_LED_LAMP_STATUS_t) DIM_BCCU_Init (handle->dim_engine);
10004c2a:	687b      	ldr	r3, [r7, #4]
10004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c2e:	220f      	movs	r2, #15
10004c30:	18bc      	adds	r4, r7, r2
10004c32:	1c18      	adds	r0, r3, #0
10004c34:	f001 fffa 	bl	10006c2c <DIM_BCCU_Init>
10004c38:	1c03      	adds	r3, r0, #0
10004c3a:	7023      	strb	r3, [r4, #0]
      /* Updating the dimming engine number into PDM_DIMMED_LED_LAMP handle */
      handle->dim_no = (uint8_t)(handle->dim_engine->dim_engine_num);
10004c3c:	687b      	ldr	r3, [r7, #4]
10004c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c40:	7b59      	ldrb	r1, [r3, #13]
10004c42:	687b      	ldr	r3, [r7, #4]
10004c44:	2238      	movs	r2, #56	; 0x38
10004c46:	5499      	strb	r1, [r3, r2]
    }
#endif
  }
  return (status);
10004c48:	230f      	movs	r3, #15
10004c4a:	18fb      	adds	r3, r7, r3
10004c4c:	781b      	ldrb	r3, [r3, #0]
}
10004c4e:	1c18      	adds	r0, r3, #0
10004c50:	46bd      	mov	sp, r7
10004c52:	b007      	add	sp, #28
10004c54:	bd90      	pop	{r4, r7, pc}
10004c56:	46c0      	nop			; (mov r8, r8)

10004c58 <PDM_DIMMED_LED_LAMP_SetColor>:
 *
 * @param  handle with pointers to static and dynamic content.
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
10004c58:	b580      	push	{r7, lr}
10004c5a:	b084      	sub	sp, #16
10004c5c:	af00      	add	r7, sp, #0
10004c5e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
10004c60:	2300      	movs	r3, #0
10004c62:	60fb      	str	r3, [r7, #12]
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004c64:	2300      	movs	r3, #0
10004c66:	60fb      	str	r3, [r7, #12]
10004c68:	e01b      	b.n	10004ca2 <PDM_DIMMED_LED_LAMP_SetColor+0x4a>
  {
    ch_ptr = handle->led[count]->bccu_ch;
10004c6a:	687b      	ldr	r3, [r7, #4]
10004c6c:	68fa      	ldr	r2, [r7, #12]
10004c6e:	0092      	lsls	r2, r2, #2
10004c70:	58d3      	ldr	r3, [r2, r3]
10004c72:	691b      	ldr	r3, [r3, #16]
10004c74:	60bb      	str	r3, [r7, #8]
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
10004c76:	687b      	ldr	r3, [r7, #4]
10004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004c7a:	68fa      	ldr	r2, [r7, #12]
10004c7c:	0052      	lsls	r2, r2, #1
10004c7e:	5ad3      	ldrh	r3, [r2, r3]
10004c80:	1c1a      	adds	r2, r3, #0
10004c82:	68bb      	ldr	r3, [r7, #8]
10004c84:	1c18      	adds	r0, r3, #0
10004c86:	1c11      	adds	r1, r2, #0
10004c88:	f7fe f8d8 	bl	10002e3c <XMC_BCCU_CH_SetTargetIntensity>
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
10004c8c:	687b      	ldr	r3, [r7, #4]
10004c8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
10004c90:	1c1a      	adds	r2, r3, #0
10004c92:	68bb      	ldr	r3, [r7, #8]
10004c94:	1c18      	adds	r0, r3, #0
10004c96:	1c11      	adds	r1, r2, #0
10004c98:	f7fe f8b8 	bl	10002e0c <XMC_BCCU_CH_SetLinearWalkPrescaler>
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004c9c:	68fb      	ldr	r3, [r7, #12]
10004c9e:	3301      	adds	r3, #1
10004ca0:	60fb      	str	r3, [r7, #12]
10004ca2:	687b      	ldr	r3, [r7, #4]
10004ca4:	2239      	movs	r2, #57	; 0x39
10004ca6:	5c9b      	ldrb	r3, [r3, r2]
10004ca8:	1e1a      	subs	r2, r3, #0
10004caa:	68fb      	ldr	r3, [r7, #12]
10004cac:	429a      	cmp	r2, r3
10004cae:	d8dc      	bhi.n	10004c6a <PDM_DIMMED_LED_LAMP_SetColor+0x12>
    ch_ptr = handle->led[count]->bccu_ch;
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
  }

  XMC_BCCU_ConcurrentStartLinearWalk(handle->led[0]->bccu_regs, handle->led_channel_mask);
10004cb0:	687b      	ldr	r3, [r7, #4]
10004cb2:	681b      	ldr	r3, [r3, #0]
10004cb4:	681a      	ldr	r2, [r3, #0]
10004cb6:	687b      	ldr	r3, [r7, #4]
10004cb8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10004cba:	1c10      	adds	r0, r2, #0
10004cbc:	1c19      	adds	r1, r3, #0
10004cbe:	f7fd ffff 	bl	10002cc0 <XMC_BCCU_ConcurrentStartLinearWalk>
}
10004cc2:	46bd      	mov	sp, r7
10004cc4:	b004      	add	sp, #16
10004cc6:	bd80      	pop	{r7, pc}

10004cc8 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>:
 * @param dim_div
 * @param dim_prescaler
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(PDM_DIMMED_LED_LAMP_t *handle, uint32_t dim_div ,uint32_t dim_prescaler)
{
10004cc8:	b580      	push	{r7, lr}
10004cca:	b086      	sub	sp, #24
10004ccc:	af00      	add	r7, sp, #0
10004cce:	60f8      	str	r0, [r7, #12]
10004cd0:	60b9      	str	r1, [r7, #8]
10004cd2:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  BCCU_Type *global_ptr;
  BCCU_DE_Type *dim_ptr;
  global_ptr = handle->led[0]->bccu_regs;
10004cd4:	68fb      	ldr	r3, [r7, #12]
10004cd6:	681b      	ldr	r3, [r3, #0]
10004cd8:	681b      	ldr	r3, [r3, #0]
10004cda:	617b      	str	r3, [r7, #20]
  dim_ptr = handle->dim_engine->bccu_de_regs;
10004cdc:	68fb      	ldr	r3, [r7, #12]
10004cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004ce0:	681b      	ldr	r3, [r3, #0]
10004ce2:	613b      	str	r3, [r7, #16]

  XMC_BCCU_SetDimClockPrescaler(global_ptr, dim_prescaler);
10004ce4:	697a      	ldr	r2, [r7, #20]
10004ce6:	687b      	ldr	r3, [r7, #4]
10004ce8:	1c10      	adds	r0, r2, #0
10004cea:	1c19      	adds	r1, r3, #0
10004cec:	f7fd ffd0 	bl	10002c90 <XMC_BCCU_SetDimClockPrescaler>
  XMC_BCCU_DIM_SetDimDivider(dim_ptr, dim_div);
10004cf0:	693a      	ldr	r2, [r7, #16]
10004cf2:	68bb      	ldr	r3, [r7, #8]
10004cf4:	1c10      	adds	r0, r2, #0
10004cf6:	1c19      	adds	r1, r3, #0
10004cf8:	f7fe f8c4 	bl	10002e84 <XMC_BCCU_DIM_SetDimDivider>
  XMC_BCCU_DIM_SetTargetDimmingLevel(dim_ptr, handle->config->dim_level);
10004cfc:	68fb      	ldr	r3, [r7, #12]
10004cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004d00:	8a5b      	ldrh	r3, [r3, #18]
10004d02:	1c1a      	adds	r2, r3, #0
10004d04:	693b      	ldr	r3, [r7, #16]
10004d06:	1c18      	adds	r0, r3, #0
10004d08:	1c11      	adds	r1, r2, #0
10004d0a:	f7fe f8af 	bl	10002e6c <XMC_BCCU_DIM_SetTargetDimmingLevel>
  XMC_BCCU_StartDimming(global_ptr, handle->dim_no);
10004d0e:	68fb      	ldr	r3, [r7, #12]
10004d10:	2238      	movs	r2, #56	; 0x38
10004d12:	5c9b      	ldrb	r3, [r3, r2]
10004d14:	1c1a      	adds	r2, r3, #0
10004d16:	697b      	ldr	r3, [r7, #20]
10004d18:	1c18      	adds	r0, r3, #0
10004d1a:	1c11      	adds	r1, r2, #0
10004d1c:	f7ff ff38 	bl	10004b90 <XMC_BCCU_StartDimming>
}
10004d20:	46bd      	mov	sp, r7
10004d22:	b006      	add	sp, #24
10004d24:	bd80      	pop	{r7, pc}
10004d26:	46c0      	nop			; (mov r8, r8)

10004d28 <XMC_BCCU_StartLinearWalk>:
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortLinearWalk(), XMC_BCCU_CH_SetTargetIntensity(), XMC_BCCU_IsLinearWalkComplete(),
 * XMC_BCCU_ConcurrentStartLinearWalk()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartLinearWalk (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10004d28:	b580      	push	{r7, lr}
10004d2a:	b082      	sub	sp, #8
10004d2c:	af00      	add	r7, sp, #0
10004d2e:	6078      	str	r0, [r7, #4]
10004d30:	6039      	str	r1, [r7, #0]
  bccu->CHSTRCON |= (uint32_t)(BCCU_CHSTRCON_CH0S_Msk << chan_no);
10004d32:	687b      	ldr	r3, [r7, #4]
10004d34:	699a      	ldr	r2, [r3, #24]
10004d36:	683b      	ldr	r3, [r7, #0]
10004d38:	2101      	movs	r1, #1
10004d3a:	4099      	lsls	r1, r3
10004d3c:	1c0b      	adds	r3, r1, #0
10004d3e:	431a      	orrs	r2, r3
10004d40:	687b      	ldr	r3, [r7, #4]
10004d42:	619a      	str	r2, [r3, #24]
}
10004d44:	46bd      	mov	sp, r7
10004d46:	b002      	add	sp, #8
10004d48:	bd80      	pop	{r7, pc}
10004d4a:	46c0      	nop			; (mov r8, r8)

10004d4c <PDM_BCCU_Init>:
 * @brief This function Initializes a  PDM_BCCU APP instances based on user
 *          configuration.
 */

PDM_BCCU_STATUS_t PDM_BCCU_Init(PDM_BCCU_t * handle)
{
10004d4c:	b590      	push	{r4, r7, lr}
10004d4e:	b085      	sub	sp, #20
10004d50:	af00      	add	r7, sp, #0
10004d52:	6078      	str	r0, [r7, #4]
            (handle->intensity <= 4095U) && (handle->output_level <= 1) && (handle->trigger_line <= 1))));

  /* Checking for initialization state of the instance */

  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (PDM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10004d54:	687b      	ldr	r3, [r7, #4]
10004d56:	695b      	ldr	r3, [r3, #20]
10004d58:	220f      	movs	r2, #15
10004d5a:	18bc      	adds	r4, r7, r2
10004d5c:	1c18      	adds	r0, r3, #0
10004d5e:	f000 f961 	bl	10005024 <GLOBAL_BCCU_Init>
10004d62:	1c03      	adds	r3, r0, #0
10004d64:	7023      	strb	r3, [r4, #0]
  if (status != PDM_BCCU_STATUS_FAILURE)
10004d66:	230f      	movs	r3, #15
10004d68:	18fb      	adds	r3, r7, r3
10004d6a:	781b      	ldrb	r3, [r3, #0]
10004d6c:	2b01      	cmp	r3, #1
10004d6e:	d100      	bne.n	10004d72 <PDM_BCCU_Init+0x26>
10004d70:	e07a      	b.n	10004e68 <PDM_BCCU_Init+0x11c>
  {
    if (true == handle->output_pin_enable)
10004d72:	687b      	ldr	r3, [r7, #4]
10004d74:	222d      	movs	r2, #45	; 0x2d
10004d76:	5c9b      	ldrb	r3, [r3, r2]
10004d78:	2b00      	cmp	r3, #0
10004d7a:	d00b      	beq.n	10004d94 <PDM_BCCU_Init+0x48>
    {
      /* Hardware initialization based on UI */
      XMC_GPIO_Init(handle->gpio_port, handle->gpio_pin, handle->gpio_config);
10004d7c:	687b      	ldr	r3, [r7, #4]
10004d7e:	68d9      	ldr	r1, [r3, #12]
10004d80:	687b      	ldr	r3, [r7, #4]
10004d82:	222c      	movs	r2, #44	; 0x2c
10004d84:	5c9a      	ldrb	r2, [r3, r2]
10004d86:	687b      	ldr	r3, [r7, #4]
10004d88:	689b      	ldr	r3, [r3, #8]
10004d8a:	1c08      	adds	r0, r1, #0
10004d8c:	1c11      	adds	r1, r2, #0
10004d8e:	1c1a      	adds	r2, r3, #0
10004d90:	f7fd fd56 	bl	10002840 <XMC_GPIO_Init>
    }
    XMC_BCCU_SetOutputPassiveLevel(handle->bccu_regs, handle->channel_no,
10004d94:	687b      	ldr	r3, [r7, #4]
10004d96:	6819      	ldr	r1, [r3, #0]
10004d98:	687b      	ldr	r3, [r7, #4]
10004d9a:	69da      	ldr	r2, [r3, #28]
10004d9c:	687b      	ldr	r3, [r7, #4]
10004d9e:	7e5b      	ldrb	r3, [r3, #25]
10004da0:	1c08      	adds	r0, r1, #0
10004da2:	1c11      	adds	r1, r2, #0
10004da4:	1c1a      	adds	r2, r3, #0
10004da6:	f7fd ffab 	bl	10002d00 <XMC_BCCU_SetOutputPassiveLevel>
    		                      (XMC_BCCU_CH_ACTIVE_LEVEL_t)handle->output_level);
    if (true == handle->trap_enable)
10004daa:	687b      	ldr	r3, [r7, #4]
10004dac:	222e      	movs	r2, #46	; 0x2e
10004dae:	5c9b      	ldrb	r3, [r3, r2]
10004db0:	2b00      	cmp	r3, #0
10004db2:	d007      	beq.n	10004dc4 <PDM_BCCU_Init+0x78>
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
10004db4:	687b      	ldr	r3, [r7, #4]
10004db6:	681a      	ldr	r2, [r3, #0]
10004db8:	687b      	ldr	r3, [r7, #4]
10004dba:	69db      	ldr	r3, [r3, #28]
10004dbc:	1c10      	adds	r0, r2, #0
10004dbe:	1c19      	adds	r1, r3, #0
10004dc0:	f7fd ffb2 	bl	10002d28 <XMC_BCCU_EnableTrap>
    }
    if ((bool)true == handle->trigger_en)
10004dc4:	687b      	ldr	r3, [r7, #4]
10004dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004dc8:	2b01      	cmp	r3, #1
10004dca:	d11d      	bne.n	10004e08 <PDM_BCCU_Init+0xbc>
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004dcc:	687b      	ldr	r3, [r7, #4]
10004dce:	691a      	ldr	r2, [r3, #16]
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004dd0:	687b      	ldr	r3, [r7, #4]
10004dd2:	685b      	ldr	r3, [r3, #4]
10004dd4:	785b      	ldrb	r3, [r3, #1]
10004dd6:	075b      	lsls	r3, r3, #29
10004dd8:	0fdb      	lsrs	r3, r3, #31
10004dda:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004ddc:	1c19      	adds	r1, r3, #0
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004dde:	687b      	ldr	r3, [r7, #4]
10004de0:	685b      	ldr	r3, [r3, #4]
10004de2:	785b      	ldrb	r3, [r3, #1]
10004de4:	071b      	lsls	r3, r3, #28
10004de6:	0fdb      	lsrs	r3, r3, #31
10004de8:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004dea:	1c10      	adds	r0, r2, #0
10004dec:	1c1a      	adds	r2, r3, #0
10004dee:	f7fd ffe9 	bl	10002dc4 <XMC_BCCU_CH_ConfigTrigger>
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
      XMC_BCCU_EnableChannelTrigger (handle->bccu_regs, handle->channel_no,
10004df2:	687b      	ldr	r3, [r7, #4]
10004df4:	6819      	ldr	r1, [r3, #0]
10004df6:	687b      	ldr	r3, [r7, #4]
10004df8:	69da      	ldr	r2, [r3, #28]
10004dfa:	687b      	ldr	r3, [r7, #4]
10004dfc:	7e9b      	ldrb	r3, [r3, #26]
10004dfe:	1c08      	adds	r0, r1, #0
10004e00:	1c11      	adds	r1, r2, #0
10004e02:	1c1a      	adds	r2, r3, #0
10004e04:	f7fd ffa2 	bl	10002d4c <XMC_BCCU_EnableChannelTrigger>
    		                        (XMC_BCCU_CH_TRIGOUT_t)handle->trigger_line);
    }
    XMC_BCCU_CH_Init(handle->bccu_ch, handle->config);
10004e08:	687b      	ldr	r3, [r7, #4]
10004e0a:	691a      	ldr	r2, [r3, #16]
10004e0c:	687b      	ldr	r3, [r7, #4]
10004e0e:	685b      	ldr	r3, [r3, #4]
10004e10:	1c10      	adds	r0, r2, #0
10004e12:	1c19      	adds	r1, r3, #0
10004e14:	f7fd ffc2 	bl	10002d9c <XMC_BCCU_CH_Init>

    if (PDM_BCCU_ENABLE_AT_INIT_TRUE == handle->channel_enable_at_init)
10004e18:	687b      	ldr	r3, [r7, #4]
10004e1a:	7e1b      	ldrb	r3, [r3, #24]
10004e1c:	2b01      	cmp	r3, #1
10004e1e:	d11f      	bne.n	10004e60 <PDM_BCCU_Init+0x114>
    {
      /* To set the linear walker prescaler factor of a BCCU channel */
      XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, handle->linear_walk_time);
10004e20:	687b      	ldr	r3, [r7, #4]
10004e22:	691a      	ldr	r2, [r3, #16]
10004e24:	687b      	ldr	r3, [r7, #4]
10004e26:	6a1b      	ldr	r3, [r3, #32]
10004e28:	1c10      	adds	r0, r2, #0
10004e2a:	1c19      	adds	r1, r3, #0
10004e2c:	f7fd ffee 	bl	10002e0c <XMC_BCCU_CH_SetLinearWalkPrescaler>

      /* Channel Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableChannel(handle->bccu_regs, handle->channel_no);
10004e30:	687b      	ldr	r3, [r7, #4]
10004e32:	681a      	ldr	r2, [r3, #0]
10004e34:	687b      	ldr	r3, [r7, #4]
10004e36:	69db      	ldr	r3, [r3, #28]
10004e38:	1c10      	adds	r0, r2, #0
10004e3a:	1c19      	adds	r1, r3, #0
10004e3c:	f7fd ff4e 	bl	10002cdc <XMC_BCCU_EnableChannel>

      /* To set the set the channel target intensity */
      XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, handle->intensity);
10004e40:	687b      	ldr	r3, [r7, #4]
10004e42:	691a      	ldr	r2, [r3, #16]
10004e44:	687b      	ldr	r3, [r7, #4]
10004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004e48:	1c10      	adds	r0, r2, #0
10004e4a:	1c19      	adds	r1, r3, #0
10004e4c:	f7fd fff6 	bl	10002e3c <XMC_BCCU_CH_SetTargetIntensity>

      /* To Start Linear Walk of channel */
      XMC_BCCU_StartLinearWalk(handle->bccu_regs,handle->channel_no);
10004e50:	687b      	ldr	r3, [r7, #4]
10004e52:	681a      	ldr	r2, [r3, #0]
10004e54:	687b      	ldr	r3, [r7, #4]
10004e56:	69db      	ldr	r3, [r3, #28]
10004e58:	1c10      	adds	r0, r2, #0
10004e5a:	1c19      	adds	r1, r3, #0
10004e5c:	f7ff ff64 	bl	10004d28 <XMC_BCCU_StartLinearWalk>
    }
    /* Return status after updation */
    status = PDM_BCCU_STATUS_SUCCESS;
10004e60:	230f      	movs	r3, #15
10004e62:	18fb      	adds	r3, r7, r3
10004e64:	2200      	movs	r2, #0
10004e66:	701a      	strb	r2, [r3, #0]
  }
  return (status);
10004e68:	230f      	movs	r3, #15
10004e6a:	18fb      	adds	r3, r7, r3
10004e6c:	781b      	ldrb	r3, [r3, #0]
}
10004e6e:	1c18      	adds	r0, r3, #0
10004e70:	46bd      	mov	sp, r7
10004e72:	b005      	add	sp, #20
10004e74:	bd90      	pop	{r4, r7, pc}
10004e76:	46c0      	nop			; (mov r8, r8)

10004e78 <PDM_BCCU_SetIntensity>:
}
/**
* @brief API to Set Channel Intensity.
*/
void PDM_BCCU_SetIntensity(PDM_BCCU_t *handle, uint32_t intensity)
{
10004e78:	b580      	push	{r7, lr}
10004e7a:	b082      	sub	sp, #8
10004e7c:	af00      	add	r7, sp, #0
10004e7e:	6078      	str	r0, [r7, #4]
10004e80:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetIntensity: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, intensity);
10004e82:	687b      	ldr	r3, [r7, #4]
10004e84:	691a      	ldr	r2, [r3, #16]
10004e86:	683b      	ldr	r3, [r7, #0]
10004e88:	1c10      	adds	r0, r2, #0
10004e8a:	1c19      	adds	r1, r3, #0
10004e8c:	f7fd ffd6 	bl	10002e3c <XMC_BCCU_CH_SetTargetIntensity>
}
10004e90:	46bd      	mov	sp, r7
10004e92:	b002      	add	sp, #8
10004e94:	bd80      	pop	{r7, pc}
10004e96:	46c0      	nop			; (mov r8, r8)

10004e98 <PDM_BCCU_SetLinearWalk>:

/**
* @brief API to Set Linear Walk.
*/
void PDM_BCCU_SetLinearWalk(PDM_BCCU_t *handle, uint32_t prescalar)
{
10004e98:	b580      	push	{r7, lr}
10004e9a:	b082      	sub	sp, #8
10004e9c:	af00      	add	r7, sp, #0
10004e9e:	6078      	str	r0, [r7, #4]
10004ea0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetLinearWalk: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, prescalar);
10004ea2:	687b      	ldr	r3, [r7, #4]
10004ea4:	691a      	ldr	r2, [r3, #16]
10004ea6:	683b      	ldr	r3, [r7, #0]
10004ea8:	1c10      	adds	r0, r2, #0
10004eaa:	1c19      	adds	r1, r3, #0
10004eac:	f7fd ffae 	bl	10002e0c <XMC_BCCU_CH_SetLinearWalkPrescaler>
}
10004eb0:	46bd      	mov	sp, r7
10004eb2:	b002      	add	sp, #8
10004eb4:	bd80      	pop	{r7, pc}
10004eb6:	46c0      	nop			; (mov r8, r8)

10004eb8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004eb8:	b580      	push	{r7, lr}
10004eba:	b082      	sub	sp, #8
10004ebc:	af00      	add	r7, sp, #0
10004ebe:	1c02      	adds	r2, r0, #0
10004ec0:	1dfb      	adds	r3, r7, #7
10004ec2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004ec4:	4b06      	ldr	r3, [pc, #24]	; (10004ee0 <NVIC_EnableIRQ+0x28>)
10004ec6:	1dfa      	adds	r2, r7, #7
10004ec8:	7812      	ldrb	r2, [r2, #0]
10004eca:	1c11      	adds	r1, r2, #0
10004ecc:	221f      	movs	r2, #31
10004ece:	400a      	ands	r2, r1
10004ed0:	2101      	movs	r1, #1
10004ed2:	4091      	lsls	r1, r2
10004ed4:	1c0a      	adds	r2, r1, #0
10004ed6:	601a      	str	r2, [r3, #0]
}
10004ed8:	46bd      	mov	sp, r7
10004eda:	b002      	add	sp, #8
10004edc:	bd80      	pop	{r7, pc}
10004ede:	46c0      	nop			; (mov r8, r8)
10004ee0:	e000e100 	.word	0xe000e100

10004ee4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004ee4:	b5b0      	push	{r4, r5, r7, lr}
10004ee6:	b082      	sub	sp, #8
10004ee8:	af00      	add	r7, sp, #0
10004eea:	1c02      	adds	r2, r0, #0
10004eec:	6039      	str	r1, [r7, #0]
10004eee:	1dfb      	adds	r3, r7, #7
10004ef0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004ef2:	1dfb      	adds	r3, r7, #7
10004ef4:	781b      	ldrb	r3, [r3, #0]
10004ef6:	2b7f      	cmp	r3, #127	; 0x7f
10004ef8:	d92f      	bls.n	10004f5a <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004efa:	4c2d      	ldr	r4, [pc, #180]	; (10004fb0 <NVIC_SetPriority+0xcc>)
10004efc:	1dfb      	adds	r3, r7, #7
10004efe:	781b      	ldrb	r3, [r3, #0]
10004f00:	1c1a      	adds	r2, r3, #0
10004f02:	230f      	movs	r3, #15
10004f04:	4013      	ands	r3, r2
10004f06:	3b08      	subs	r3, #8
10004f08:	0899      	lsrs	r1, r3, #2
10004f0a:	4a29      	ldr	r2, [pc, #164]	; (10004fb0 <NVIC_SetPriority+0xcc>)
10004f0c:	1dfb      	adds	r3, r7, #7
10004f0e:	781b      	ldrb	r3, [r3, #0]
10004f10:	1c18      	adds	r0, r3, #0
10004f12:	230f      	movs	r3, #15
10004f14:	4003      	ands	r3, r0
10004f16:	3b08      	subs	r3, #8
10004f18:	089b      	lsrs	r3, r3, #2
10004f1a:	3306      	adds	r3, #6
10004f1c:	009b      	lsls	r3, r3, #2
10004f1e:	18d3      	adds	r3, r2, r3
10004f20:	685b      	ldr	r3, [r3, #4]
10004f22:	1dfa      	adds	r2, r7, #7
10004f24:	7812      	ldrb	r2, [r2, #0]
10004f26:	1c10      	adds	r0, r2, #0
10004f28:	2203      	movs	r2, #3
10004f2a:	4002      	ands	r2, r0
10004f2c:	00d2      	lsls	r2, r2, #3
10004f2e:	1c10      	adds	r0, r2, #0
10004f30:	22ff      	movs	r2, #255	; 0xff
10004f32:	4082      	lsls	r2, r0
10004f34:	43d2      	mvns	r2, r2
10004f36:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004f38:	683b      	ldr	r3, [r7, #0]
10004f3a:	019b      	lsls	r3, r3, #6
10004f3c:	20ff      	movs	r0, #255	; 0xff
10004f3e:	4003      	ands	r3, r0
10004f40:	1df8      	adds	r0, r7, #7
10004f42:	7800      	ldrb	r0, [r0, #0]
10004f44:	1c05      	adds	r5, r0, #0
10004f46:	2003      	movs	r0, #3
10004f48:	4028      	ands	r0, r5
10004f4a:	00c0      	lsls	r0, r0, #3
10004f4c:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f4e:	431a      	orrs	r2, r3
10004f50:	1d8b      	adds	r3, r1, #6
10004f52:	009b      	lsls	r3, r3, #2
10004f54:	18e3      	adds	r3, r4, r3
10004f56:	605a      	str	r2, [r3, #4]
10004f58:	e026      	b.n	10004fa8 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f5a:	4c16      	ldr	r4, [pc, #88]	; (10004fb4 <NVIC_SetPriority+0xd0>)
10004f5c:	1dfb      	adds	r3, r7, #7
10004f5e:	781b      	ldrb	r3, [r3, #0]
10004f60:	b25b      	sxtb	r3, r3
10004f62:	089b      	lsrs	r3, r3, #2
10004f64:	4913      	ldr	r1, [pc, #76]	; (10004fb4 <NVIC_SetPriority+0xd0>)
10004f66:	1dfa      	adds	r2, r7, #7
10004f68:	7812      	ldrb	r2, [r2, #0]
10004f6a:	b252      	sxtb	r2, r2
10004f6c:	0892      	lsrs	r2, r2, #2
10004f6e:	32c0      	adds	r2, #192	; 0xc0
10004f70:	0092      	lsls	r2, r2, #2
10004f72:	5852      	ldr	r2, [r2, r1]
10004f74:	1df9      	adds	r1, r7, #7
10004f76:	7809      	ldrb	r1, [r1, #0]
10004f78:	1c08      	adds	r0, r1, #0
10004f7a:	2103      	movs	r1, #3
10004f7c:	4001      	ands	r1, r0
10004f7e:	00c9      	lsls	r1, r1, #3
10004f80:	1c08      	adds	r0, r1, #0
10004f82:	21ff      	movs	r1, #255	; 0xff
10004f84:	4081      	lsls	r1, r0
10004f86:	43c9      	mvns	r1, r1
10004f88:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004f8a:	683a      	ldr	r2, [r7, #0]
10004f8c:	0192      	lsls	r2, r2, #6
10004f8e:	20ff      	movs	r0, #255	; 0xff
10004f90:	4002      	ands	r2, r0
10004f92:	1df8      	adds	r0, r7, #7
10004f94:	7800      	ldrb	r0, [r0, #0]
10004f96:	1c05      	adds	r5, r0, #0
10004f98:	2003      	movs	r0, #3
10004f9a:	4028      	ands	r0, r5
10004f9c:	00c0      	lsls	r0, r0, #3
10004f9e:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004fa0:	430a      	orrs	r2, r1
10004fa2:	33c0      	adds	r3, #192	; 0xc0
10004fa4:	009b      	lsls	r3, r3, #2
10004fa6:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004fa8:	46bd      	mov	sp, r7
10004faa:	b002      	add	sp, #8
10004fac:	bdb0      	pop	{r4, r5, r7, pc}
10004fae:	46c0      	nop			; (mov r8, r8)
10004fb0:	e000ed00 	.word	0xe000ed00
10004fb4:	e000e100 	.word	0xe000e100

10004fb8 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10004fb8:	b580      	push	{r7, lr}
10004fba:	b082      	sub	sp, #8
10004fbc:	af00      	add	r7, sp, #0
10004fbe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10004fc0:	687b      	ldr	r3, [r7, #4]
10004fc2:	781b      	ldrb	r3, [r3, #0]
10004fc4:	b25b      	sxtb	r3, r3
10004fc6:	1c18      	adds	r0, r3, #0
10004fc8:	f7ff ff76 	bl	10004eb8 <NVIC_EnableIRQ>
}
10004fcc:	46bd      	mov	sp, r7
10004fce:	b002      	add	sp, #8
10004fd0:	bd80      	pop	{r7, pc}
10004fd2:	46c0      	nop			; (mov r8, r8)

10004fd4 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
10004fd4:	b580      	push	{r7, lr}
10004fd6:	b082      	sub	sp, #8
10004fd8:	af00      	add	r7, sp, #0
10004fda:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10004fdc:	687b      	ldr	r3, [r7, #4]
10004fde:	781a      	ldrb	r2, [r3, #0]
10004fe0:	687b      	ldr	r3, [r7, #4]
10004fe2:	785b      	ldrb	r3, [r3, #1]
10004fe4:	1c19      	adds	r1, r3, #0
10004fe6:	b253      	sxtb	r3, r2
10004fe8:	1c18      	adds	r0, r3, #0
10004fea:	f7ff ff7b 	bl	10004ee4 <NVIC_SetPriority>
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
10004fee:	687b      	ldr	r3, [r7, #4]
10004ff0:	789b      	ldrb	r3, [r3, #2]
10004ff2:	2b00      	cmp	r3, #0
10004ff4:	d003      	beq.n	10004ffe <INTERRUPT_Init+0x2a>
  {
    INTERRUPT_Enable(handler);
10004ff6:	687b      	ldr	r3, [r7, #4]
10004ff8:	1c18      	adds	r0, r3, #0
10004ffa:	f7ff ffdd 	bl	10004fb8 <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
10004ffe:	2300      	movs	r3, #0
}
10005000:	1c18      	adds	r0, r3, #0
10005002:	46bd      	mov	sp, r7
10005004:	b002      	add	sp, #8
10005006:	bd80      	pop	{r7, pc}

10005008 <XMC_BCCU_EnableInterrupt>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableInterrupt()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableInterrupt (XMC_BCCU_t *const bccu, uint32_t event)
{
10005008:	b580      	push	{r7, lr}
1000500a:	b082      	sub	sp, #8
1000500c:	af00      	add	r7, sp, #0
1000500e:	6078      	str	r0, [r7, #4]
10005010:	6039      	str	r1, [r7, #0]
  bccu->EVIER |= event;
10005012:	687b      	ldr	r3, [r7, #4]
10005014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10005016:	683b      	ldr	r3, [r7, #0]
10005018:	431a      	orrs	r2, r3
1000501a:	687b      	ldr	r3, [r7, #4]
1000501c:	62da      	str	r2, [r3, #44]	; 0x2c
}
1000501e:	46bd      	mov	sp, r7
10005020:	b002      	add	sp, #8
10005022:	bd80      	pop	{r7, pc}

10005024 <GLOBAL_BCCU_Init>:
/**
 * @brief   This function Initializes a GLOBAL_BCCU APP instances based on
 *          user configuration.
 */
GLOBAL_BCCU_STATUS_t GLOBAL_BCCU_Init(GLOBAL_BCCU_t *handle)
{
10005024:	b580      	push	{r7, lr}
10005026:	b084      	sub	sp, #16
10005028:	af00      	add	r7, sp, #0
1000502a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_BCCU APP handle function pointer uninitialized", (((handle != NULL) &&
  			(handle->bccuregs != NULL)) && ((handle->config != NULL) && (handle->enable_events <= 31U) &&
  	        (handle->trap_source <= 15))));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
1000502c:	687b      	ldr	r3, [r7, #4]
1000502e:	7b9b      	ldrb	r3, [r3, #14]
10005030:	2201      	movs	r2, #1
10005032:	4053      	eors	r3, r2
10005034:	b2db      	uxtb	r3, r3
10005036:	2b00      	cmp	r3, #0
10005038:	d02b      	beq.n	10005092 <GLOBAL_BCCU_Init+0x6e>
  {
    /* Configure Trap input source */
    XMC_BCCU_SelectTrapInput(handle->bccuregs,handle->trap_source);
1000503a:	687b      	ldr	r3, [r7, #4]
1000503c:	681a      	ldr	r2, [r3, #0]
1000503e:	687b      	ldr	r3, [r7, #4]
10005040:	7b1b      	ldrb	r3, [r3, #12]
10005042:	1c10      	adds	r0, r2, #0
10005044:	1c19      	adds	r1, r3, #0
10005046:	f7fd fdef 	bl	10002c28 <XMC_BCCU_SelectTrapInput>
    /* Configure Trap input edge*/
    XMC_BCCU_SetTrapEdge(handle->bccuregs,handle->trap_edge);
1000504a:	687b      	ldr	r3, [r7, #4]
1000504c:	681a      	ldr	r2, [r3, #0]
1000504e:	687b      	ldr	r3, [r7, #4]
10005050:	7b5b      	ldrb	r3, [r3, #13]
10005052:	1c10      	adds	r0, r2, #0
10005054:	1c19      	adds	r1, r3, #0
10005056:	f7fd fe01 	bl	10002c5c <XMC_BCCU_SetTrapEdge>
    /* Hardware initialization based on UI */
    XMC_BCCU_GlobalInit(handle->bccuregs, handle->config);
1000505a:	687b      	ldr	r3, [r7, #4]
1000505c:	681a      	ldr	r2, [r3, #0]
1000505e:	687b      	ldr	r3, [r7, #4]
10005060:	685b      	ldr	r3, [r3, #4]
10005062:	1c10      	adds	r0, r2, #0
10005064:	1c19      	adds	r1, r3, #0
10005066:	f7fd fdc7 	bl	10002bf8 <XMC_BCCU_GlobalInit>
	/**< Initialize all the interrupt configurations */
    if (0U != handle->enable_events)
1000506a:	687b      	ldr	r3, [r7, #4]
1000506c:	689b      	ldr	r3, [r3, #8]
1000506e:	2b00      	cmp	r3, #0
10005070:	d007      	beq.n	10005082 <GLOBAL_BCCU_Init+0x5e>
    {
      XMC_BCCU_EnableInterrupt(handle->bccuregs, handle->enable_events);
10005072:	687b      	ldr	r3, [r7, #4]
10005074:	681a      	ldr	r2, [r3, #0]
10005076:	687b      	ldr	r3, [r7, #4]
10005078:	689b      	ldr	r3, [r3, #8]
1000507a:	1c10      	adds	r0, r2, #0
1000507c:	1c19      	adds	r1, r3, #0
1000507e:	f7ff ffc3 	bl	10005008 <XMC_BCCU_EnableInterrupt>
    }
    /* Return status after initialization */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
10005082:	230f      	movs	r3, #15
10005084:	18fb      	adds	r3, r7, r3
10005086:	2200      	movs	r2, #0
10005088:	701a      	strb	r2, [r3, #0]

    /* Update the Initialization status of the GLOBAL_BCCU APP instance */
    handle->init_status = true;
1000508a:	687b      	ldr	r3, [r7, #4]
1000508c:	2201      	movs	r2, #1
1000508e:	739a      	strb	r2, [r3, #14]
10005090:	e003      	b.n	1000509a <GLOBAL_BCCU_Init+0x76>
  }
  else
  {
    /* Return the status if instance is already initialized */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
10005092:	230f      	movs	r3, #15
10005094:	18fb      	adds	r3, r7, r3
10005096:	2200      	movs	r2, #0
10005098:	701a      	strb	r2, [r3, #0]
  }
  return (status);
1000509a:	230f      	movs	r3, #15
1000509c:	18fb      	adds	r3, r7, r3
1000509e:	781b      	ldrb	r3, [r3, #0]
}
100050a0:	1c18      	adds	r0, r3, #0
100050a2:	46bd      	mov	sp, r7
100050a4:	b004      	add	sp, #16
100050a6:	bd80      	pop	{r7, pc}

100050a8 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
100050a8:	b580      	push	{r7, lr}
100050aa:	b082      	sub	sp, #8
100050ac:	af00      	add	r7, sp, #0
100050ae:	6078      	str	r0, [r7, #4]
100050b0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
100050b2:	687b      	ldr	r3, [r7, #4]
100050b4:	2280      	movs	r2, #128	; 0x80
100050b6:	589a      	ldr	r2, [r3, r2]
100050b8:	683b      	ldr	r3, [r7, #0]
100050ba:	3310      	adds	r3, #16
100050bc:	1c19      	adds	r1, r3, #0
100050be:	2301      	movs	r3, #1
100050c0:	408b      	lsls	r3, r1
100050c2:	431a      	orrs	r2, r3
100050c4:	687b      	ldr	r3, [r7, #4]
100050c6:	2180      	movs	r1, #128	; 0x80
100050c8:	505a      	str	r2, [r3, r1]
}
100050ca:	46bd      	mov	sp, r7
100050cc:	b002      	add	sp, #8
100050ce:	bd80      	pop	{r7, pc}

100050d0 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
100050d0:	b580      	push	{r7, lr}
100050d2:	b084      	sub	sp, #16
100050d4:	af00      	add	r7, sp, #0
100050d6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL))
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
100050d8:	687b      	ldr	r3, [r7, #4]
100050da:	7d1b      	ldrb	r3, [r3, #20]
100050dc:	2b02      	cmp	r3, #2
100050de:	d152      	bne.n	10005186 <GLOBAL_ADC_Init+0xb6>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
100050e0:	687b      	ldr	r3, [r7, #4]
100050e2:	68da      	ldr	r2, [r3, #12]
100050e4:	687b      	ldr	r3, [r7, #4]
100050e6:	689b      	ldr	r3, [r3, #8]
100050e8:	1c10      	adds	r0, r2, #0
100050ea:	1c19      	adds	r1, r3, #0
100050ec:	f7fe f9f4 	bl	100034d8 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
100050f0:	2300      	movs	r3, #0
100050f2:	60fb      	str	r3, [r7, #12]
100050f4:	e038      	b.n	10005168 <GLOBAL_ADC_Init+0x98>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
100050f6:	687b      	ldr	r3, [r7, #4]
100050f8:	68fa      	ldr	r2, [r7, #12]
100050fa:	0092      	lsls	r2, r2, #2
100050fc:	58d3      	ldr	r3, [r2, r3]
100050fe:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
10005100:	687b      	ldr	r3, [r7, #4]
10005102:	68fa      	ldr	r2, [r7, #12]
10005104:	0092      	lsls	r2, r2, #2
10005106:	58d3      	ldr	r3, [r2, r3]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
10005108:	685b      	ldr	r3, [r3, #4]
1000510a:	1c08      	adds	r0, r1, #0
1000510c:	1c19      	adds	r1, r3, #0
1000510e:	f7fe fa49 	bl	100035a4 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
10005112:	687b      	ldr	r3, [r7, #4]
10005114:	68fa      	ldr	r2, [r7, #12]
10005116:	0092      	lsls	r2, r2, #2
10005118:	58d3      	ldr	r3, [r2, r3]
1000511a:	681b      	ldr	r3, [r3, #0]
1000511c:	1c18      	adds	r0, r3, #0
1000511e:	2103      	movs	r1, #3
10005120:	f7fe fae8 	bl	100036f4 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
10005124:	687b      	ldr	r3, [r7, #4]
10005126:	68fa      	ldr	r2, [r7, #12]
10005128:	0092      	lsls	r2, r2, #2
1000512a:	58d3      	ldr	r3, [r2, r3]
1000512c:	7a1b      	ldrb	r3, [r3, #8]
1000512e:	2201      	movs	r2, #1
10005130:	4053      	eors	r3, r2
10005132:	b2db      	uxtb	r3, r3
10005134:	2b00      	cmp	r3, #0
10005136:	d006      	beq.n	10005146 <GLOBAL_ADC_Init+0x76>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
10005138:	687b      	ldr	r3, [r7, #4]
1000513a:	68da      	ldr	r2, [r3, #12]
1000513c:	68fb      	ldr	r3, [r7, #12]
1000513e:	1c10      	adds	r0, r2, #0
10005140:	1c19      	adds	r1, r3, #0
10005142:	f7ff ffb1 	bl	100050a8 <XMC_VADC_GLOBAL_DisablePostCalibration>
      }

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
10005146:	687b      	ldr	r3, [r7, #4]
10005148:	691a      	ldr	r2, [r3, #16]
1000514a:	68fb      	ldr	r3, [r7, #12]
1000514c:	b2db      	uxtb	r3, r3
1000514e:	1c10      	adds	r0, r2, #0
10005150:	1c19      	adds	r1, r3, #0
10005152:	f7fe fb2f 	bl	100037b4 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
10005156:	687b      	ldr	r3, [r7, #4]
10005158:	68fa      	ldr	r2, [r7, #12]
1000515a:	0092      	lsls	r2, r2, #2
1000515c:	58d3      	ldr	r3, [r2, r3]
1000515e:	2200      	movs	r2, #0
10005160:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
10005162:	68fb      	ldr	r3, [r7, #12]
10005164:	3301      	adds	r3, #1
10005166:	60fb      	str	r3, [r7, #12]
10005168:	68fb      	ldr	r3, [r7, #12]
1000516a:	2b01      	cmp	r3, #1
1000516c:	d9c3      	bls.n	100050f6 <GLOBAL_ADC_Init+0x26>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
    }
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
    if((bool)true == handle_ptr->enable_startup_calibration)
1000516e:	687b      	ldr	r3, [r7, #4]
10005170:	7d5b      	ldrb	r3, [r3, #21]
10005172:	2b00      	cmp	r3, #0
10005174:	d004      	beq.n	10005180 <GLOBAL_ADC_Init+0xb0>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
10005176:	687b      	ldr	r3, [r7, #4]
10005178:	68db      	ldr	r3, [r3, #12]
1000517a:	1c18      	adds	r0, r3, #0
1000517c:	f7fe f9d8 	bl	10003530 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
10005180:	687b      	ldr	r3, [r7, #4]
10005182:	2200      	movs	r2, #0
10005184:	751a      	strb	r2, [r3, #20]
  }
  return (handle_ptr->init_state);
10005186:	687b      	ldr	r3, [r7, #4]
10005188:	7d1b      	ldrb	r3, [r3, #20]
}
1000518a:	1c18      	adds	r0, r3, #0
1000518c:	46bd      	mov	sp, r7
1000518e:	b004      	add	sp, #16
10005190:	bd80      	pop	{r7, pc}
10005192:	46c0      	nop			; (mov r8, r8)

10005194 <XMC_FLASH_SetHardReadLevel>:
 * \par<b>Related APIs:</b><BR>
 * None 
 *
 */
__STATIC_INLINE void XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_t level)
{
10005194:	b580      	push	{r7, lr}
10005196:	b082      	sub	sp, #8
10005198:	af00      	add	r7, sp, #0
1000519a:	1c02      	adds	r2, r0, #0
1000519c:	1dfb      	adds	r3, r7, #7
1000519e:	701a      	strb	r2, [r3, #0]
  NVM->NVMCONF &= (uint16_t)(~(uint16_t)NVM_NVMCONF_HRLEV_Msk);
100051a0:	4a0b      	ldr	r2, [pc, #44]	; (100051d0 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051a2:	4b0b      	ldr	r3, [pc, #44]	; (100051d0 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051a4:	891b      	ldrh	r3, [r3, #8]
100051a6:	b29b      	uxth	r3, r3
100051a8:	2106      	movs	r1, #6
100051aa:	438b      	bics	r3, r1
100051ac:	b29b      	uxth	r3, r3
100051ae:	8113      	strh	r3, [r2, #8]
  NVM->NVMCONF |= (uint16_t)(level<< (uint16_t)NVM_NVMCONF_HRLEV_Pos);
100051b0:	4907      	ldr	r1, [pc, #28]	; (100051d0 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051b2:	4b07      	ldr	r3, [pc, #28]	; (100051d0 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051b4:	891b      	ldrh	r3, [r3, #8]
100051b6:	b29a      	uxth	r2, r3
100051b8:	1dfb      	adds	r3, r7, #7
100051ba:	781b      	ldrb	r3, [r3, #0]
100051bc:	b29b      	uxth	r3, r3
100051be:	18db      	adds	r3, r3, r3
100051c0:	b29b      	uxth	r3, r3
100051c2:	4313      	orrs	r3, r2
100051c4:	b29b      	uxth	r3, r3
100051c6:	810b      	strh	r3, [r1, #8]
}
100051c8:	46bd      	mov	sp, r7
100051ca:	b002      	add	sp, #8
100051cc:	bd80      	pop	{r7, pc}
100051ce:	46c0      	nop			; (mov r8, r8)
100051d0:	40050000 	.word	0x40050000

100051d4 <E_EEPROM_XMC1_Init>:
 * 
 * Description     : Driver Module Initialization function. This service shall initialize the Flash EEPROM Emulation 
 *                   module using the values provided by configuration set.
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_Init(E_EEPROM_XMC1_t *const handle_ptr)
{
100051d4:	b580      	push	{r7, lr}
100051d6:	b086      	sub	sp, #24
100051d8:	af00      	add	r7, sp, #0
100051da:	6078      	str	r0, [r7, #4]
  uint32_t marker_state;

  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (handle_ptr != NULL))

  /* Check if the E_EEPROM_XMC1_Init API is called once*/
  if (handle_ptr->state != E_EEPROM_XMC1_STATUS_SUCCESS)
100051dc:	687b      	ldr	r3, [r7, #4]
100051de:	7a1b      	ldrb	r3, [r3, #8]
100051e0:	2b00      	cmp	r3, #0
100051e2:	d100      	bne.n	100051e6 <E_EEPROM_XMC1_Init+0x12>
100051e4:	e084      	b.n	100052f0 <E_EEPROM_XMC1_Init+0x11c>
    }
    else
    #endif
    {
      /* Initialize the cache variables for the User defined Block configuration list */
      indx = 0U;
100051e6:	2300      	movs	r3, #0
100051e8:	617b      	str	r3, [r7, #20]
      do
      {
        E_EEPROM_XMC1_CACHE_t * block_ptr;
        block_ptr = &(handle_ptr->data_ptr->block_info[indx]);
100051ea:	687b      	ldr	r3, [r7, #4]
100051ec:	685a      	ldr	r2, [r3, #4]
100051ee:	697b      	ldr	r3, [r7, #20]
100051f0:	00db      	lsls	r3, r3, #3
100051f2:	18d3      	adds	r3, r2, r3
100051f4:	613b      	str	r3, [r7, #16]

        block_ptr->address = 0U;
100051f6:	693b      	ldr	r3, [r7, #16]
100051f8:	2200      	movs	r2, #0
100051fa:	601a      	str	r2, [r3, #0]
        block_ptr->status.consistent = 0U;
100051fc:	693b      	ldr	r3, [r7, #16]
100051fe:	791a      	ldrb	r2, [r3, #4]
10005200:	2102      	movs	r1, #2
10005202:	438a      	bics	r2, r1
10005204:	711a      	strb	r2, [r3, #4]
        block_ptr->status.valid = 1U;
10005206:	693b      	ldr	r3, [r7, #16]
10005208:	791a      	ldrb	r2, [r3, #4]
1000520a:	2101      	movs	r1, #1
1000520c:	430a      	orrs	r2, r1
1000520e:	711a      	strb	r2, [r3, #4]
        block_ptr->status.copied = 0U;
10005210:	693b      	ldr	r3, [r7, #16]
10005212:	791a      	ldrb	r2, [r3, #4]
10005214:	2104      	movs	r1, #4
10005216:	438a      	bics	r2, r1
10005218:	711a      	strb	r2, [r3, #4]
        block_ptr->status.crc = 0U;
1000521a:	693b      	ldr	r3, [r7, #16]
1000521c:	791a      	ldrb	r2, [r3, #4]
1000521e:	2108      	movs	r1, #8
10005220:	438a      	bics	r2, r1
10005222:	711a      	strb	r2, [r3, #4]
        indx++;
10005224:	697b      	ldr	r3, [r7, #20]
10005226:	3301      	adds	r3, #1
10005228:	617b      	str	r3, [r7, #20]
      } while (indx < handle_ptr->block_count);
1000522a:	687b      	ldr	r3, [r7, #4]
1000522c:	7a5b      	ldrb	r3, [r3, #9]
1000522e:	1e1a      	subs	r2, r3, #0
10005230:	697b      	ldr	r3, [r7, #20]
10005232:	429a      	cmp	r2, r3
10005234:	d8d9      	bhi.n	100051ea <E_EEPROM_XMC1_Init+0x16>

      /********* Initialize all global variables *****************/
      handle_ptr->data_ptr->updated_cache_index = 0U;
10005236:	687b      	ldr	r3, [r7, #4]
10005238:	685a      	ldr	r2, [r3, #4]
1000523a:	23c2      	movs	r3, #194	; 0xc2
1000523c:	005b      	lsls	r3, r3, #1
1000523e:	2100      	movs	r1, #0
10005240:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->cache_state = E_EEPROM_XMC1_CACHE_IDLE;
10005242:	687b      	ldr	r3, [r7, #4]
10005244:	685a      	ldr	r2, [r3, #4]
10005246:	23c0      	movs	r3, #192	; 0xc0
10005248:	005b      	lsls	r3, r3, #1
1000524a:	2100      	movs	r1, #0
1000524c:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_state = E_EEPROM_XMC1_GC_UNINT;
1000524e:	687b      	ldr	r3, [r7, #4]
10005250:	685a      	ldr	r2, [r3, #4]
10005252:	23ba      	movs	r3, #186	; 0xba
10005254:	005b      	lsls	r3, r3, #1
10005256:	2100      	movs	r1, #0
10005258:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->init_gc_state = 0U;
1000525a:	687b      	ldr	r3, [r7, #4]
1000525c:	685a      	ldr	r2, [r3, #4]
1000525e:	23bc      	movs	r3, #188	; 0xbc
10005260:	005b      	lsls	r3, r3, #1
10005262:	2100      	movs	r1, #0
10005264:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_log_block_count = 0U;
10005266:	687b      	ldr	r3, [r7, #4]
10005268:	685a      	ldr	r2, [r3, #4]
1000526a:	23be      	movs	r3, #190	; 0xbe
1000526c:	005b      	lsls	r3, r3, #1
1000526e:	2100      	movs	r1, #0
10005270:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->crc_buffer = 0U;
10005272:	687b      	ldr	r3, [r7, #4]
10005274:	685b      	ldr	r3, [r3, #4]
10005276:	2200      	movs	r2, #0
10005278:	66da      	str	r2, [r3, #108]	; 0x6c

      handle_ptr->data_ptr->written_block_counter = (uint32_t)0;
1000527a:	687b      	ldr	r3, [r7, #4]
1000527c:	685b      	ldr	r3, [r3, #4]
1000527e:	2200      	movs	r2, #0
10005280:	659a      	str	r2, [r3, #88]	; 0x58
      handle_ptr->data_ptr->curr_bank_src_addr = 0U;
10005282:	687b      	ldr	r3, [r7, #4]
10005284:	685b      	ldr	r3, [r3, #4]
10005286:	2200      	movs	r2, #0
10005288:	651a      	str	r2, [r3, #80]	; 0x50
      handle_ptr->data_ptr->gc_src_addr = 0U;
1000528a:	687b      	ldr	r3, [r7, #4]
1000528c:	685b      	ldr	r3, [r3, #4]
1000528e:	2200      	movs	r2, #0
10005290:	641a      	str	r2, [r3, #64]	; 0x40
      handle_ptr->data_ptr->gc_dest_addr = 0U;
10005292:	687b      	ldr	r3, [r7, #4]
10005294:	685b      	ldr	r3, [r3, #4]
10005296:	2200      	movs	r2, #0
10005298:	63da      	str	r2, [r3, #60]	; 0x3c
      handle_ptr->data_ptr->next_free_block_addr = 0U;
1000529a:	687b      	ldr	r3, [r7, #4]
1000529c:	685b      	ldr	r3, [r3, #4]
1000529e:	2200      	movs	r2, #0
100052a0:	64da      	str	r2, [r3, #76]	; 0x4c
      handle_ptr->data_ptr->gc_block_counter = (uint32_t)0;
100052a2:	687b      	ldr	r3, [r7, #4]
100052a4:	685b      	ldr	r3, [r3, #4]
100052a6:	2200      	movs	r2, #0
100052a8:	655a      	str	r2, [r3, #84]	; 0x54
      handle_ptr->data_ptr->user_write_bytes_count = 0U;
100052aa:	687b      	ldr	r3, [r7, #4]
100052ac:	685a      	ldr	r2, [r3, #4]
100052ae:	23b8      	movs	r3, #184	; 0xb8
100052b0:	005b      	lsls	r3, r3, #1
100052b2:	2100      	movs	r1, #0
100052b4:	50d1      	str	r1, [r2, r3]

      handle_ptr->data_ptr->current_bank = 0U;
100052b6:	687b      	ldr	r3, [r7, #4]
100052b8:	685b      	ldr	r3, [r3, #4]
100052ba:	2200      	movs	r2, #0
100052bc:	639a      	str	r2, [r3, #56]	; 0x38

      XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_WRITTEN);
100052be:	2001      	movs	r0, #1
100052c0:	f7ff ff68 	bl	10005194 <XMC_FLASH_SetHardReadLevel>

      /* Read the marker blocks from flash and decide the MARKER STATES */
      marker_state = E_EEPROM_XMC1_lReadMarkerBlocks();
100052c4:	f001 f81a 	bl	100062fc <E_EEPROM_XMC1_lReadMarkerBlocks>
100052c8:	1c03      	adds	r3, r0, #0
100052ca:	60fb      	str	r3, [r7, #12]

      /*
       * Call INIT-GC state machine function to take decision on current MARKER STATE available.
       * Progress to GC state machine or PrepareDFLASH State machine after completing  the Cache update
       */
      E_EEPROM_XMC1_lInitGc(marker_state);
100052cc:	68fb      	ldr	r3, [r7, #12]
100052ce:	1c18      	adds	r0, r3, #0
100052d0:	f000 f8d4 	bl	1000547c <E_EEPROM_XMC1_lInitGc>

      /* If Initialization is done without any errors, set the INIT API called state into Initialized once */
      if (handle_ptr->data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
100052d4:	687b      	ldr	r3, [r7, #4]
100052d6:	685a      	ldr	r2, [r3, #4]
100052d8:	23ba      	movs	r3, #186	; 0xba
100052da:	005b      	lsls	r3, r3, #1
100052dc:	58d3      	ldr	r3, [r2, r3]
100052de:	2b0a      	cmp	r3, #10
100052e0:	d103      	bne.n	100052ea <E_EEPROM_XMC1_Init+0x116>
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_SUCCESS;
100052e2:	687b      	ldr	r3, [r7, #4]
100052e4:	2200      	movs	r2, #0
100052e6:	721a      	strb	r2, [r3, #8]
100052e8:	e002      	b.n	100052f0 <E_EEPROM_XMC1_Init+0x11c>
      }
      else
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_FAILURE;
100052ea:	687b      	ldr	r3, [r7, #4]
100052ec:	2201      	movs	r2, #1
100052ee:	721a      	strb	r2, [r3, #8]
      }
    }
  }
  return (handle_ptr->state);
100052f0:	687b      	ldr	r3, [r7, #4]
100052f2:	7a1b      	ldrb	r3, [r3, #8]
}
100052f4:	1c18      	adds	r0, r3, #0
100052f6:	46bd      	mov	sp, r7
100052f8:	b006      	add	sp, #24
100052fa:	bd80      	pop	{r7, pc}

100052fc <E_EEPROM_XMC1_Write>:
 * Return value   : E_EEPROM_XMC1_OPERATION_STATUS_t
 * 
 * Description    : This function shall write user data block into flash.
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Write(uint8_t block_number, uint8_t *data_buffer_ptr)
{
100052fc:	b580      	push	{r7, lr}
100052fe:	b084      	sub	sp, #16
10005300:	af00      	add	r7, sp, #0
10005302:	1c02      	adds	r2, r0, #0
10005304:	6039      	str	r1, [r7, #0]
10005306:	1dfb      	adds	r3, r7, #7
10005308:	701a      	strb	r2, [r3, #0]
  E_EEPROM_XMC1_OPERATION_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000530a:	4b10      	ldr	r3, [pc, #64]	; (1000534c <E_EEPROM_XMC1_Write+0x50>)
1000530c:	685b      	ldr	r3, [r3, #4]
1000530e:	60bb      	str	r3, [r7, #8]
  
  XMC_ASSERT("E_EEPROM_XMC1_Write:Wrong Block Number", (E_EEPROM_XMC1_lGetUsrBlockIndex(block_number) !=
                                                        E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (data_buffer_ptr != NULL))
  
  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005310:	230f      	movs	r3, #15
10005312:	18fb      	adds	r3, r7, r3
10005314:	2205      	movs	r2, #5
10005316:	701a      	strb	r2, [r3, #0]

  /* Execute only if there is no previous pending request and the GC process is in IDLE state */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005318:	68ba      	ldr	r2, [r7, #8]
1000531a:	23ba      	movs	r3, #186	; 0xba
1000531c:	005b      	lsls	r3, r3, #1
1000531e:	58d3      	ldr	r3, [r2, r3]
10005320:	2b0a      	cmp	r3, #10
10005322:	d10b      	bne.n	1000533c <E_EEPROM_XMC1_Write+0x40>
  {
    /* Call local function to write the specified block of data into flash */
    status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lLocalWrite(block_number, data_buffer_ptr, 0U);
10005324:	1dfb      	adds	r3, r7, #7
10005326:	781a      	ldrb	r2, [r3, #0]
10005328:	683b      	ldr	r3, [r7, #0]
1000532a:	1c10      	adds	r0, r2, #0
1000532c:	1c19      	adds	r1, r3, #0
1000532e:	2200      	movs	r2, #0
10005330:	f001 f932 	bl	10006598 <E_EEPROM_XMC1_lLocalWrite>
10005334:	1c02      	adds	r2, r0, #0
10005336:	230f      	movs	r3, #15
10005338:	18fb      	adds	r3, r7, r3
1000533a:	701a      	strb	r2, [r3, #0]
  }

  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
1000533c:	230f      	movs	r3, #15
1000533e:	18fb      	adds	r3, r7, r3
10005340:	781b      	ldrb	r3, [r3, #0]
}
10005342:	1c18      	adds	r0, r3, #0
10005344:	46bd      	mov	sp, r7
10005346:	b004      	add	sp, #16
10005348:	bd80      	pop	{r7, pc}
1000534a:	46c0      	nop			; (mov r8, r8)
1000534c:	20000718 	.word	0x20000718

10005350 <E_EEPROM_XMC1_Read>:
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Read(uint8_t block_number,
                                                    uint32_t offset,
                                                    uint8_t *data_buffer_ptr,
                                                    uint32_t length)
{
10005350:	b580      	push	{r7, lr}
10005352:	b088      	sub	sp, #32
10005354:	af00      	add	r7, sp, #0
10005356:	60b9      	str	r1, [r7, #8]
10005358:	607a      	str	r2, [r7, #4]
1000535a:	603b      	str	r3, [r7, #0]
1000535c:	230f      	movs	r3, #15
1000535e:	18fb      	adds	r3, r7, r3
10005360:	1c02      	adds	r2, r0, #0
10005362:	701a      	strb	r2, [r3, #0]
  uint32_t block_size;
  uint32_t user_block_index;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_OPERATION_STATUS_t status;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005364:	4b31      	ldr	r3, [pc, #196]	; (1000542c <E_EEPROM_XMC1_Read+0xdc>)
10005366:	685b      	ldr	r3, [r3, #4]
10005368:	61bb      	str	r3, [r7, #24]
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
1000536a:	230f      	movs	r3, #15
1000536c:	18fb      	adds	r3, r7, r3
1000536e:	781b      	ldrb	r3, [r3, #0]
10005370:	1c18      	adds	r0, r3, #0
10005372:	f000 ff1b 	bl	100061ac <E_EEPROM_XMC1_lGetUsrBlockIndex>
10005376:	1c03      	adds	r3, r0, #0
10005378:	617b      	str	r3, [r7, #20]
  block_size = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[user_block_index].size;
1000537a:	4b2c      	ldr	r3, [pc, #176]	; (1000542c <E_EEPROM_XMC1_Read+0xdc>)
1000537c:	681a      	ldr	r2, [r3, #0]
1000537e:	697b      	ldr	r3, [r7, #20]
10005380:	00db      	lsls	r3, r3, #3
10005382:	18d3      	adds	r3, r2, r3
10005384:	685b      	ldr	r3, [r3, #4]
10005386:	613b      	str	r3, [r7, #16]
  
  XMC_ASSERT("E_EEPROM_XMC1_Read:Wrong Block Number", (user_block_index  != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Read:Invalid Buffer Pointer", (data_buffer_ptr != NULL))

  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005388:	231f      	movs	r3, #31
1000538a:	18fb      	adds	r3, r7, r3
1000538c:	2205      	movs	r2, #5
1000538e:	701a      	strb	r2, [r3, #0]

  /*Execute only if GC process is in IDLE state */
  if ((data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE) && (((uint32_t)offset + length) <= block_size))
10005390:	69ba      	ldr	r2, [r7, #24]
10005392:	23ba      	movs	r3, #186	; 0xba
10005394:	005b      	lsls	r3, r3, #1
10005396:	58d3      	ldr	r3, [r2, r3]
10005398:	2b0a      	cmp	r3, #10
1000539a:	d140      	bne.n	1000541e <E_EEPROM_XMC1_Read+0xce>
1000539c:	68ba      	ldr	r2, [r7, #8]
1000539e:	683b      	ldr	r3, [r7, #0]
100053a0:	18d2      	adds	r2, r2, r3
100053a2:	693b      	ldr	r3, [r7, #16]
100053a4:	429a      	cmp	r2, r3
100053a6:	d83a      	bhi.n	1000541e <E_EEPROM_XMC1_Read+0xce>
  {
    if (data_ptr->block_info[user_block_index].status.valid == 0U) /* If cache says Inconsistent */
100053a8:	69ba      	ldr	r2, [r7, #24]
100053aa:	697b      	ldr	r3, [r7, #20]
100053ac:	00db      	lsls	r3, r3, #3
100053ae:	18d3      	adds	r3, r2, r3
100053b0:	791b      	ldrb	r3, [r3, #4]
100053b2:	07db      	lsls	r3, r3, #31
100053b4:	0fdb      	lsrs	r3, r3, #31
100053b6:	b2db      	uxtb	r3, r3
100053b8:	2b00      	cmp	r3, #0
100053ba:	d104      	bne.n	100053c6 <E_EEPROM_XMC1_Read+0x76>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INVALID_BLOCK;
100053bc:	231f      	movs	r3, #31
100053be:	18fb      	adds	r3, r7, r3
100053c0:	2203      	movs	r2, #3
100053c2:	701a      	strb	r2, [r3, #0]
100053c4:	e02b      	b.n	1000541e <E_EEPROM_XMC1_Read+0xce>
    }
    else if (data_ptr->block_info[user_block_index].status.consistent == 0U) /* If cache says Invalid */
100053c6:	69ba      	ldr	r2, [r7, #24]
100053c8:	697b      	ldr	r3, [r7, #20]
100053ca:	00db      	lsls	r3, r3, #3
100053cc:	18d3      	adds	r3, r2, r3
100053ce:	791b      	ldrb	r3, [r3, #4]
100053d0:	079b      	lsls	r3, r3, #30
100053d2:	0fdb      	lsrs	r3, r3, #31
100053d4:	b2db      	uxtb	r3, r3
100053d6:	2b00      	cmp	r3, #0
100053d8:	d104      	bne.n	100053e4 <E_EEPROM_XMC1_Read+0x94>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INCONSISTENT_BLOCK;
100053da:	231f      	movs	r3, #31
100053dc:	18fb      	adds	r3, r7, r3
100053de:	2202      	movs	r2, #2
100053e0:	701a      	strb	r2, [r3, #0]
100053e2:	e01c      	b.n	1000541e <E_EEPROM_XMC1_Read+0xce>
    }
    else
    {
      data_ptr->read_start_address = data_ptr->block_info[user_block_index].address;
100053e4:	69bb      	ldr	r3, [r7, #24]
100053e6:	697a      	ldr	r2, [r7, #20]
100053e8:	00d2      	lsls	r2, r2, #3
100053ea:	58d1      	ldr	r1, [r2, r3]
100053ec:	69ba      	ldr	r2, [r7, #24]
100053ee:	23c6      	movs	r3, #198	; 0xc6
100053f0:	005b      	lsls	r3, r3, #1
100053f2:	50d1      	str	r1, [r2, r3]
      status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lReadBlockContents(data_buffer_ptr , length , offset);
100053f4:	6879      	ldr	r1, [r7, #4]
100053f6:	683a      	ldr	r2, [r7, #0]
100053f8:	68bb      	ldr	r3, [r7, #8]
100053fa:	1c08      	adds	r0, r1, #0
100053fc:	1c11      	adds	r1, r2, #0
100053fe:	1c1a      	adds	r2, r3, #0
10005400:	f001 fb32 	bl	10006a68 <E_EEPROM_XMC1_lReadBlockContents>
10005404:	1c02      	adds	r2, r0, #0
10005406:	231f      	movs	r3, #31
10005408:	18fb      	adds	r3, r7, r3
1000540a:	701a      	strb	r2, [r3, #0]

      if ((uint32_t)status != 0U)
1000540c:	231f      	movs	r3, #31
1000540e:	18fb      	adds	r3, r7, r3
10005410:	781b      	ldrb	r3, [r3, #0]
10005412:	2b00      	cmp	r3, #0
10005414:	d003      	beq.n	1000541e <E_EEPROM_XMC1_Read+0xce>
      {
         status = E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
10005416:	231f      	movs	r3, #31
10005418:	18fb      	adds	r3, r7, r3
1000541a:	2201      	movs	r2, #1
1000541c:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
1000541e:	231f      	movs	r3, #31
10005420:	18fb      	adds	r3, r7, r3
10005422:	781b      	ldrb	r3, [r3, #0]
}
10005424:	1c18      	adds	r0, r3, #0
10005426:	46bd      	mov	sp, r7
10005428:	b008      	add	sp, #32
1000542a:	bd80      	pop	{r7, pc}
1000542c:	20000718 	.word	0x20000718

10005430 <E_EEPROM_XMC1_GetStatus>:
 * Return value    : E_EEPROM_XMC1_STATUS_t
 *
 * Description     : This function shall return the status of the APP
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_GetStatus(void)
{
10005430:	b580      	push	{r7, lr}
10005432:	b082      	sub	sp, #8
10005434:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005436:	4b10      	ldr	r3, [pc, #64]	; (10005478 <E_EEPROM_XMC1_GetStatus+0x48>)
10005438:	685b      	ldr	r3, [r3, #4]
1000543a:	603b      	str	r3, [r7, #0]
  
  /* If the GC/InitGC has failed */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
1000543c:	683a      	ldr	r2, [r7, #0]
1000543e:	23ba      	movs	r3, #186	; 0xba
10005440:	005b      	lsls	r3, r3, #1
10005442:	58d3      	ldr	r3, [r2, r3]
10005444:	2b0a      	cmp	r3, #10
10005446:	d103      	bne.n	10005450 <E_EEPROM_XMC1_GetStatus+0x20>
  {
     status = E_EEPROM_XMC1_STATUS_IDLE;
10005448:	1dfb      	adds	r3, r7, #7
1000544a:	2203      	movs	r2, #3
1000544c:	701a      	strb	r2, [r3, #0]
1000544e:	e00c      	b.n	1000546a <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else if (data_ptr->gc_state == E_EEPROM_XMC1_GC_FAIL)
10005450:	683a      	ldr	r2, [r7, #0]
10005452:	23ba      	movs	r3, #186	; 0xba
10005454:	005b      	lsls	r3, r3, #1
10005456:	58d3      	ldr	r3, [r2, r3]
10005458:	2b09      	cmp	r3, #9
1000545a:	d103      	bne.n	10005464 <E_EEPROM_XMC1_GetStatus+0x34>
  {
     status = E_EEPROM_XMC1_STATUS_FAILURE;
1000545c:	1dfb      	adds	r3, r7, #7
1000545e:	2201      	movs	r2, #1
10005460:	701a      	strb	r2, [r3, #0]
10005462:	e002      	b.n	1000546a <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else
  {
     status = E_EEPROM_XMC1_STATUS_BUSY;
10005464:	1dfb      	adds	r3, r7, #7
10005466:	2204      	movs	r2, #4
10005468:	701a      	strb	r2, [r3, #0]
  }
  
  return (status);
1000546a:	1dfb      	adds	r3, r7, #7
1000546c:	781b      	ldrb	r3, [r3, #0]
}
1000546e:	1c18      	adds	r0, r3, #0
10005470:	46bd      	mov	sp, r7
10005472:	b002      	add	sp, #8
10005474:	bd80      	pop	{r7, pc}
10005476:	46c0      	nop			; (mov r8, r8)
10005478:	20000718 	.word	0x20000718

1000547c <E_EEPROM_XMC1_lInitGc>:
 * Description     : This function shall detect if there was any interruption in the ongoing running state
 *                   (Read/Write/GC). If yes, then this routine shall decide to run a state machine to bring back the 
 *                   emulation to normal state
 */
static void E_EEPROM_XMC1_lInitGc(const uint32_t marker_dirty_state)
{
1000547c:	b580      	push	{r7, lr}
1000547e:	b084      	sub	sp, #16
10005480:	af00      	add	r7, sp, #0
10005482:	6078      	str	r0, [r7, #4]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005484:	4b25      	ldr	r3, [pc, #148]	; (1000551c <E_EEPROM_XMC1_lInitGc+0xa0>)
10005486:	685b      	ldr	r3, [r3, #4]
10005488:	60fb      	str	r3, [r7, #12]
  
  if ( marker_dirty_state == E_EEPROM_XMC1_BOTH_BANKS_INVALID )  /* If both Bank state markers are in dirty state */
1000548a:	687b      	ldr	r3, [r7, #4]
1000548c:	2b03      	cmp	r3, #3
1000548e:	d107      	bne.n	100054a0 <E_EEPROM_XMC1_lInitGc+0x24>
  {
    data_ptr->init_gc_state = E_EEPROM_XMC1_MB_DIRTY;
10005490:	68fa      	ldr	r2, [r7, #12]
10005492:	23bc      	movs	r3, #188	; 0xbc
10005494:	005b      	lsls	r3, r3, #1
10005496:	21dd      	movs	r1, #221	; 0xdd
10005498:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitllegalStateMachine();
1000549a:	f000 f841 	bl	10005520 <E_EEPROM_XMC1_lInitllegalStateMachine>
1000549e:	e039      	b.n	10005514 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK0_INVALID )  /* If Only Bank0 state marker is in dirty state */
100054a0:	687b      	ldr	r3, [r7, #4]
100054a2:	2b01      	cmp	r3, #1
100054a4:	d118      	bne.n	100054d8 <E_EEPROM_XMC1_lInitGc+0x5c>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_0F;
100054a6:	68fa      	ldr	r2, [r7, #12]
100054a8:	23bc      	movs	r3, #188	; 0xbc
100054aa:	005b      	lsls	r3, r3, #1
100054ac:	58d3      	ldr	r3, [r2, r3]
100054ae:	220f      	movs	r2, #15
100054b0:	4013      	ands	r3, r2
100054b2:	1c19      	adds	r1, r3, #0
100054b4:	68fa      	ldr	r2, [r7, #12]
100054b6:	23bc      	movs	r3, #188	; 0xbc
100054b8:	005b      	lsls	r3, r3, #1
100054ba:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_D0;
100054bc:	68fa      	ldr	r2, [r7, #12]
100054be:	23bc      	movs	r3, #188	; 0xbc
100054c0:	005b      	lsls	r3, r3, #1
100054c2:	58d3      	ldr	r3, [r2, r3]
100054c4:	22d0      	movs	r2, #208	; 0xd0
100054c6:	431a      	orrs	r2, r3
100054c8:	1c11      	adds	r1, r2, #0
100054ca:	68fa      	ldr	r2, [r7, #12]
100054cc:	23bc      	movs	r3, #188	; 0xbc
100054ce:	005b      	lsls	r3, r3, #1
100054d0:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
100054d2:	f000 f841 	bl	10005558 <E_EEPROM_XMC1_lInitDirtyStateMachine>
100054d6:	e01d      	b.n	10005514 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK1_INVALID )  /* If Only Bank1 state marker is in dirty state */
100054d8:	687b      	ldr	r3, [r7, #4]
100054da:	2b02      	cmp	r3, #2
100054dc:	d118      	bne.n	10005510 <E_EEPROM_XMC1_lInitGc+0x94>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_F0;
100054de:	68fa      	ldr	r2, [r7, #12]
100054e0:	23bc      	movs	r3, #188	; 0xbc
100054e2:	005b      	lsls	r3, r3, #1
100054e4:	58d3      	ldr	r3, [r2, r3]
100054e6:	22f0      	movs	r2, #240	; 0xf0
100054e8:	4013      	ands	r3, r2
100054ea:	1c19      	adds	r1, r3, #0
100054ec:	68fa      	ldr	r2, [r7, #12]
100054ee:	23bc      	movs	r3, #188	; 0xbc
100054f0:	005b      	lsls	r3, r3, #1
100054f2:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_0D;
100054f4:	68fa      	ldr	r2, [r7, #12]
100054f6:	23bc      	movs	r3, #188	; 0xbc
100054f8:	005b      	lsls	r3, r3, #1
100054fa:	58d3      	ldr	r3, [r2, r3]
100054fc:	220d      	movs	r2, #13
100054fe:	431a      	orrs	r2, r3
10005500:	1c11      	adds	r1, r2, #0
10005502:	68fa      	ldr	r2, [r7, #12]
10005504:	23bc      	movs	r3, #188	; 0xbc
10005506:	005b      	lsls	r3, r3, #1
10005508:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
1000550a:	f000 f825 	bl	10005558 <E_EEPROM_XMC1_lInitDirtyStateMachine>
1000550e:	e001      	b.n	10005514 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else                                      /* If both Bank state markers have valid state */
  {
    E_EEPROM_XMC1_lInitNormalStateMachine();
10005510:	f000 f876 	bl	10005600 <E_EEPROM_XMC1_lInitNormalStateMachine>
  }
}
10005514:	46bd      	mov	sp, r7
10005516:	b004      	add	sp, #16
10005518:	bd80      	pop	{r7, pc}
1000551a:	46c0      	nop			; (mov r8, r8)
1000551c:	20000718 	.word	0x20000718

10005520 <E_EEPROM_XMC1_lInitllegalStateMachine>:
 * Return value    : void
 *
 * Description     : This function shall erase all flash and start from fresh depending upon the user configuration
 */
static void E_EEPROM_XMC1_lInitllegalStateMachine(void)
{
10005520:	b580      	push	{r7, lr}
10005522:	b082      	sub	sp, #8
10005524:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005526:	4b0b      	ldr	r3, [pc, #44]	; (10005554 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
10005528:	685b      	ldr	r3, [r3, #4]
1000552a:	607b      	str	r3, [r7, #4]
  
  /*
   * Any state apart from the normal states is considered as Illegal state. Next operation = Start Prepare DFlash
   * (Only if the configuration option Erase all is 1U) IF Configuration Option is 0U, Next Operation = Fail State
   */
  if (E_EEPROM_XMC1_HANDLE_PTR->erase_all_auto_recovery == 1U)
1000552c:	4b09      	ldr	r3, [pc, #36]	; (10005554 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
1000552e:	7a9b      	ldrb	r3, [r3, #10]
10005530:	2b01      	cmp	r3, #1
10005532:	d107      	bne.n	10005544 <E_EEPROM_XMC1_lInitllegalStateMachine+0x24>
  {
    /* Change the current Bank to Bank0 */
    data_ptr->current_bank = 0U;
10005534:	687b      	ldr	r3, [r7, #4]
10005536:	2200      	movs	r2, #0
10005538:	639a      	str	r2, [r3, #56]	; 0x38
    E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, 1U);
1000553a:	2001      	movs	r0, #1
1000553c:	2101      	movs	r1, #1
1000553e:	f000 f957 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
10005542:	e004      	b.n	1000554e <E_EEPROM_XMC1_lInitllegalStateMachine+0x2e>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005544:	687a      	ldr	r2, [r7, #4]
10005546:	23ba      	movs	r3, #186	; 0xba
10005548:	005b      	lsls	r3, r3, #1
1000554a:	2109      	movs	r1, #9
1000554c:	50d1      	str	r1, [r2, r3]
  }
}
1000554e:	46bd      	mov	sp, r7
10005550:	b002      	add	sp, #8
10005552:	bd80      	pop	{r7, pc}
10005554:	20000718 	.word	0x20000718

10005558 <E_EEPROM_XMC1_lInitDirtyStateMachine>:
 * Return value   : void
 *
 * Description    : This function shall address the dirty state recovery mechanism by erasing and rewriting states
 */
static void E_EEPROM_XMC1_lInitDirtyStateMachine(void)
{
10005558:	b580      	push	{r7, lr}
1000555a:	b082      	sub	sp, #8
1000555c:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000555e:	4b27      	ldr	r3, [pc, #156]	; (100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0xa4>)
10005560:	685b      	ldr	r3, [r3, #4]
10005562:	607b      	str	r3, [r7, #4]
  switch (data_ptr->init_gc_state)
10005564:	687a      	ldr	r2, [r7, #4]
10005566:	23bc      	movs	r3, #188	; 0xbc
10005568:	005b      	lsls	r3, r3, #1
1000556a:	58d3      	ldr	r3, [r2, r3]
1000556c:	2bad      	cmp	r3, #173	; 0xad
1000556e:	d01a      	beq.n	100055a6 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x4e>
10005570:	d804      	bhi.n	1000557c <E_EEPROM_XMC1_lInitDirtyStateMachine+0x24>
10005572:	2b0d      	cmp	r3, #13
10005574:	d029      	beq.n	100055ca <E_EEPROM_XMC1_lInitDirtyStateMachine+0x72>
10005576:	2b2d      	cmp	r3, #45	; 0x2d
10005578:	d007      	beq.n	1000558a <E_EEPROM_XMC1_lInitDirtyStateMachine+0x32>
1000557a:	e038      	b.n	100055ee <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
1000557c:	2bd2      	cmp	r3, #210	; 0xd2
1000557e:	d00b      	beq.n	10005598 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x40>
10005580:	2bda      	cmp	r3, #218	; 0xda
10005582:	d019      	beq.n	100055b8 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x60>
10005584:	2bd0      	cmp	r3, #208	; 0xd0
10005586:	d029      	beq.n	100055dc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x84>
10005588:	e031      	b.n	100055ee <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
  {
    case E_EEPROM_XMC1_INIT_STATE_2D:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E  */
      data_ptr->current_bank = 0U;
1000558a:	687b      	ldr	r3, [r7, #4]
1000558c:	2200      	movs	r2, #0
1000558e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 2D -> 2F -> 2E */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
10005590:	2030      	movs	r0, #48	; 0x30
10005592:	f000 f999 	bl	100058c8 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
10005596:	e02d      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D2:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
10005598:	687b      	ldr	r3, [r7, #4]
1000559a:	2201      	movs	r2, #1
1000559c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D2 -> F2 -> E2 */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
1000559e:	2030      	movs	r0, #48	; 0x30
100055a0:	f000 f992 	bl	100058c8 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
100055a4:	e026      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_AD:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
100055a6:	687b      	ldr	r3, [r7, #4]
100055a8:	2200      	movs	r2, #0
100055aa:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : AD -> A0 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100055ac:	2000      	movs	r0, #0
100055ae:	2107      	movs	r1, #7
100055b0:	2201      	movs	r2, #1
100055b2:	f000 f9c3 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100055b6:	e01d      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_DA:
      /* Change the current Bank to Bank1  and recover from the dirty state to E2*/
      data_ptr->current_bank = 1U;
100055b8:	687b      	ldr	r3, [r7, #4]
100055ba:	2201      	movs	r2, #1
100055bc:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : DA -> 0A -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100055be:	2000      	movs	r0, #0
100055c0:	2107      	movs	r1, #7
100055c2:	2201      	movs	r2, #1
100055c4:	f000 f9ba 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100055c8:	e014      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_0D:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
100055ca:	687b      	ldr	r3, [r7, #4]
100055cc:	2201      	movs	r2, #1
100055ce:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 0D -> 02 -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100055d0:	2020      	movs	r0, #32
100055d2:	2103      	movs	r1, #3
100055d4:	2200      	movs	r2, #0
100055d6:	f000 f9b1 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100055da:	e00b      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D0:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
100055dc:	687b      	ldr	r3, [r7, #4]
100055de:	2200      	movs	r2, #0
100055e0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100055e2:	2020      	movs	r0, #32
100055e4:	2103      	movs	r1, #3
100055e6:	2200      	movs	r2, #0
100055e8:	f000 f9a8 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100055ec:	e002      	b.n	100055f4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    default:
      /* Any state apart from the normal states is considered as Illegal state */
      /* Transition states : Illegal -> PREPARE DFLASH -> 2E */
      E_EEPROM_XMC1_lInitllegalStateMachine();
100055ee:	f7ff ff97 	bl	10005520 <E_EEPROM_XMC1_lInitllegalStateMachine>
      break;
100055f2:	46c0      	nop			; (mov r8, r8)
  }
}
100055f4:	46bd      	mov	sp, r7
100055f6:	b002      	add	sp, #8
100055f8:	bd80      	pop	{r7, pc}
100055fa:	46c0      	nop			; (mov r8, r8)
100055fc:	20000718 	.word	0x20000718

10005600 <E_EEPROM_XMC1_lInitNormalStateMachine>:
* Return value   : void
*
* Description    : Check which normal bank state machine process has executed.
*/
static void E_EEPROM_XMC1_lInitNormalStateMachine(void)
{
10005600:	b580      	push	{r7, lr}
10005602:	af00      	add	r7, sp, #0
  /* Check if the state matches with any of the normal marker states with active bank as bank-0*/
  if (E_EEPROM_XMC1_lInitBank0NormalStateMachine() == 0U)
10005604:	f000 f80e 	bl	10005624 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>
10005608:	1e03      	subs	r3, r0, #0
1000560a:	d109      	bne.n	10005620 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
  {
    /* Check if the state matches with any of the normal marker states with active bank as bank-1*/
    if (E_EEPROM_XMC1_lInitBank1NormalStateMachine() == 0U)
1000560c:	f000 f856 	bl	100056bc <E_EEPROM_XMC1_lInitBank1NormalStateMachine>
10005610:	1e03      	subs	r3, r0, #0
10005612:	d105      	bne.n	10005620 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
    {
      /* Check if the state matches with any other intermediate states from where a recover is possible  */
      if (E_EEPROM_XMC1_lInitOtherNormalStateMachine() == 0U)
10005614:	f000 f89e 	bl	10005754 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>
10005618:	1e03      	subs	r3, r0, #0
1000561a:	d101      	bne.n	10005620 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
      {
        /* If no matches found then go to illegal state and try to recover by erasing complete DFLASH */
        E_EEPROM_XMC1_lInitllegalStateMachine();
1000561c:	f7ff ff80 	bl	10005520 <E_EEPROM_XMC1_lInitllegalStateMachine>
      }
    }
  }
}
10005620:	46bd      	mov	sp, r7
10005622:	bd80      	pop	{r7, pc}

10005624 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 0 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank0NormalStateMachine(void)
{
10005624:	b580      	push	{r7, lr}
10005626:	b082      	sub	sp, #8
10005628:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000562a:	4b23      	ldr	r3, [pc, #140]	; (100056b8 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x94>)
1000562c:	685b      	ldr	r3, [r3, #4]
1000562e:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
10005630:	2301      	movs	r3, #1
10005632:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
10005634:	683a      	ldr	r2, [r7, #0]
10005636:	23bc      	movs	r3, #188	; 0xbc
10005638:	005b      	lsls	r3, r3, #1
1000563a:	58d3      	ldr	r3, [r2, r3]
1000563c:	2b2e      	cmp	r3, #46	; 0x2e
1000563e:	d00a      	beq.n	10005656 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x32>
10005640:	d804      	bhi.n	1000564c <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x28>
10005642:	2b20      	cmp	r3, #32
10005644:	d01f      	beq.n	10005686 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x62>
10005646:	2b2a      	cmp	r3, #42	; 0x2a
10005648:	d00d      	beq.n	10005666 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x42>
1000564a:	e02c      	b.n	100056a6 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
1000564c:	2b2f      	cmp	r3, #47	; 0x2f
1000564e:	d022      	beq.n	10005696 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x72>
10005650:	2ba0      	cmp	r3, #160	; 0xa0
10005652:	d010      	beq.n	10005676 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x52>
10005654:	e027      	b.n	100056a6 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-0 interrupted (2E), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL1:
    data_ptr->current_bank = 0U;
10005656:	683b      	ldr	r3, [r7, #0]
10005658:	2200      	movs	r2, #0
1000565a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
1000565c:	200a      	movs	r0, #10
1000565e:	2100      	movs	r1, #0
10005660:	f000 f8c6 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005664:	e022      	b.n	100056ac <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Data copy from Bank0 to Bank1 interrupted (2A), Next step = Erasing Bank-1 and restart copy from Bank-0
     * Transition states : (2A) -> ERASE_BANK0 (2F) -> 2E -> GC_PROCESS (2A -> 0A -> 20 -> F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY1:
      data_ptr->current_bank = 0U;
10005666:	683b      	ldr	r3, [r7, #0]
10005668:	2200      	movs	r2, #0
1000566a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
1000566c:	2004      	movs	r0, #4
1000566e:	2130      	movs	r1, #48	; 0x30
10005670:	f000 f8ee 	bl	10005850 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
10005674:	e01a      	b.n	100056ac <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank1 to Bank0 (A0),Next step = Writing Valid state into Bank-0
     * Transition states : (A0) -> (20) -> GC_PROCESS (2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE1:
      data_ptr->current_bank = 0U;
10005676:	683b      	ldr	r3, [r7, #0]
10005678:	2200      	movs	r2, #0
1000567a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000567c:	2007      	movs	r0, #7
1000567e:	2102      	movs	r1, #2
10005680:	f000 f8b6 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005684:	e012      	b.n	100056ac <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank0 (20), Next step = Erase of old redundant Bank-1 (2F)
     * Transition states : (20) -> (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID1:
      data_ptr->current_bank = 0U;
10005686:	683b      	ldr	r3, [r7, #0]
10005688:	2200      	movs	r2, #0
1000568a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000568c:	2003      	movs	r0, #3
1000568e:	2102      	movs	r1, #2
10005690:	f000 f8ae 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005694:	e00a      	b.n	100056ac <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(2F), Next step = Mark erased Bank-1 with Formated state(2E)
     * Transition states : (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE1:
      data_ptr->current_bank = 0U;
10005696:	683b      	ldr	r3, [r7, #0]
10005698:	2200      	movs	r2, #0
1000569a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000569c:	2008      	movs	r0, #8
1000569e:	2102      	movs	r1, #2
100056a0:	f000 f8a6 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056a4:	e002      	b.n	100056ac <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
100056a6:	2300      	movs	r3, #0
100056a8:	607b      	str	r3, [r7, #4]
      break;
100056aa:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
100056ac:	687b      	ldr	r3, [r7, #4]
}
100056ae:	1c18      	adds	r0, r3, #0
100056b0:	46bd      	mov	sp, r7
100056b2:	b002      	add	sp, #8
100056b4:	bd80      	pop	{r7, pc}
100056b6:	46c0      	nop			; (mov r8, r8)
100056b8:	20000718 	.word	0x20000718

100056bc <E_EEPROM_XMC1_lInitBank1NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 1 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank1NormalStateMachine(void)
{
100056bc:	b580      	push	{r7, lr}
100056be:	b082      	sub	sp, #8
100056c0:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100056c2:	4b23      	ldr	r3, [pc, #140]	; (10005750 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x94>)
100056c4:	685b      	ldr	r3, [r3, #4]
100056c6:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
100056c8:	2301      	movs	r3, #1
100056ca:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
100056cc:	683a      	ldr	r2, [r7, #0]
100056ce:	23bc      	movs	r3, #188	; 0xbc
100056d0:	005b      	lsls	r3, r3, #1
100056d2:	58d3      	ldr	r3, [r2, r3]
100056d4:	2ba2      	cmp	r3, #162	; 0xa2
100056d6:	d012      	beq.n	100056fe <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x42>
100056d8:	d804      	bhi.n	100056e4 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x28>
100056da:	2b02      	cmp	r3, #2
100056dc:	d01f      	beq.n	1000571e <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x62>
100056de:	2b0a      	cmp	r3, #10
100056e0:	d015      	beq.n	1000570e <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x52>
100056e2:	e02c      	b.n	1000573e <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
100056e4:	2be2      	cmp	r3, #226	; 0xe2
100056e6:	d002      	beq.n	100056ee <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x32>
100056e8:	2bf2      	cmp	r3, #242	; 0xf2
100056ea:	d020      	beq.n	1000572e <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x72>
100056ec:	e027      	b.n	1000573e <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-1 interrupted (E2), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL2:
      data_ptr->current_bank = 1U;
100056ee:	683b      	ldr	r3, [r7, #0]
100056f0:	2201      	movs	r2, #1
100056f2:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
100056f4:	200a      	movs	r0, #10
100056f6:	2100      	movs	r1, #0
100056f8:	f000 f87a 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056fc:	e022      	b.n	10005744 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Data copy from Bank1 to Bank0 interrupted (A2), Next step = Erasing Bank-0 and restart copy from Bank-1
     * Transition states : (A2) -> ERASE_BANK0 (F2) -> E2 -> GC_PROCESS (A2 -> A0 -> 20 -> 2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY2:
      data_ptr->current_bank = 1U;
100056fe:	683b      	ldr	r3, [r7, #0]
10005700:	2201      	movs	r2, #1
10005702:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
10005704:	2004      	movs	r0, #4
10005706:	2130      	movs	r1, #48	; 0x30
10005708:	f000 f8a2 	bl	10005850 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
1000570c:	e01a      	b.n	10005744 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank0 to Bank1 (0A),Next step = Writing Valid state into Bank-1
     * Transition states : (0A) -> (02) -> GC_PROCESS (F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE2:
      data_ptr->current_bank = 1U;
1000570e:	683b      	ldr	r3, [r7, #0]
10005710:	2201      	movs	r2, #1
10005712:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005714:	2007      	movs	r0, #7
10005716:	2102      	movs	r1, #2
10005718:	f000 f86a 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000571c:	e012      	b.n	10005744 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank1 (02), Next step = Erase of old redundant Bank-0 (F2)
     * Transition states : (02) -> (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID2:
      data_ptr->current_bank = 1U;
1000571e:	683b      	ldr	r3, [r7, #0]
10005720:	2201      	movs	r2, #1
10005722:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005724:	2003      	movs	r0, #3
10005726:	2102      	movs	r1, #2
10005728:	f000 f862 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000572c:	e00a      	b.n	10005744 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(F2), Next step = Mark erased Bank-0 with Formated state(E2)
     * Transition states : (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE2:
      data_ptr->current_bank = 1U;
1000572e:	683b      	ldr	r3, [r7, #0]
10005730:	2201      	movs	r2, #1
10005732:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005734:	2008      	movs	r0, #8
10005736:	2102      	movs	r1, #2
10005738:	f000 f85a 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000573c:	e002      	b.n	10005744 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
1000573e:	2300      	movs	r3, #0
10005740:	607b      	str	r3, [r7, #4]
      break;
10005742:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005744:	687b      	ldr	r3, [r7, #4]
}
10005746:	1c18      	adds	r0, r3, #0
10005748:	46bd      	mov	sp, r7
1000574a:	b002      	add	sp, #8
1000574c:	bd80      	pop	{r7, pc}
1000574e:	46c0      	nop			; (mov r8, r8)
10005750:	20000718 	.word	0x20000718

10005754 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute other state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitOtherNormalStateMachine(void)
{
10005754:	b580      	push	{r7, lr}
10005756:	b082      	sub	sp, #8
10005758:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000575a:	4b24      	ldr	r3, [pc, #144]	; (100057ec <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x98>)
1000575c:	685b      	ldr	r3, [r3, #4]
1000575e:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
10005760:	2301      	movs	r3, #1
10005762:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
10005764:	683a      	ldr	r2, [r7, #0]
10005766:	23bc      	movs	r3, #188	; 0xbc
10005768:	005b      	lsls	r3, r3, #1
1000576a:	58d3      	ldr	r3, [r2, r3]
1000576c:	2bf0      	cmp	r3, #240	; 0xf0
1000576e:	d02c      	beq.n	100057ca <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x76>
10005770:	d804      	bhi.n	1000577c <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x28>
10005772:	2b0f      	cmp	r3, #15
10005774:	d020      	beq.n	100057b8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x64>
10005776:	2baf      	cmp	r3, #175	; 0xaf
10005778:	d00c      	beq.n	10005794 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x40>
1000577a:	e02f      	b.n	100057dc <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
1000577c:	2bfa      	cmp	r3, #250	; 0xfa
1000577e:	d012      	beq.n	100057a6 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x52>
10005780:	2bff      	cmp	r3, #255	; 0xff
10005782:	d12b      	bne.n	100057dc <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
  {
    /* Interrupted after erase of both banks completed (FF), Next step = Start Prepare DFlash  */
    case E_EEPROM_XMC1_INIT_ALL_ERASED:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
10005784:	683b      	ldr	r3, [r7, #0]
10005786:	2200      	movs	r2, #0
10005788:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : FF ->  PREPARE_DFLASH (2F) -> 2E */
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, E_EEPROM_XMC1_EXECUTE_PREP_FLASH);
1000578a:	2001      	movs	r0, #1
1000578c:	2101      	movs	r1, #1
1000578e:	f000 f82f 	bl	100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005792:	e026      	b.n	100057e2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recovery(AF), Next step = Bank0 marker Page program (A0)
     * Transition states : AF -> A0 -> GC PROCESS -> 20 -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_AF:
      /* Change the current Bank to Bank1 */
      data_ptr->current_bank = 0U;
10005794:	683b      	ldr	r3, [r7, #0]
10005796:	2200      	movs	r2, #0
10005798:	639a      	str	r2, [r3, #56]	; 0x38
    
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
1000579a:	2000      	movs	r0, #0
1000579c:	2107      	movs	r1, #7
1000579e:	2201      	movs	r2, #1
100057a0:	f000 f8cc 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100057a4:	e01d      	b.n	100057e2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank0 during previous recovery(FA), Next step = Bank1 marker Page program (0A)
     * Transition states : FA -> 0A -> GC PROCESS -> 02 -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_FA:
      data_ptr->current_bank = 1U;
100057a6:	683b      	ldr	r3, [r7, #0]
100057a8:	2201      	movs	r2, #1
100057aa:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100057ac:	2000      	movs	r0, #0
100057ae:	2107      	movs	r1, #7
100057b0:	2201      	movs	r2, #1
100057b2:	f000 f8c3 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100057b6:	e014      	b.n	100057e2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank1 during previous recover(0F), Next step = Bank1 marker Page program (02)
     * Transition states : 0F -> 02 -> GC PROCESS -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_0F:
      data_ptr->current_bank = 1U;
100057b8:	683b      	ldr	r3, [r7, #0]
100057ba:	2201      	movs	r2, #1
100057bc:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100057be:	2020      	movs	r0, #32
100057c0:	2103      	movs	r1, #3
100057c2:	2200      	movs	r2, #0
100057c4:	f000 f8ba 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100057c8:	e00b      	b.n	100057e2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recover(F0), Next step = Bank1 marker Page program (20)
     * Transition states : F0 -> 20 -> GC PROCESS -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_F0:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
100057ca:	683b      	ldr	r3, [r7, #0]
100057cc:	2200      	movs	r2, #0
100057ce:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100057d0:	2020      	movs	r0, #32
100057d2:	2103      	movs	r1, #3
100057d4:	2200      	movs	r2, #0
100057d6:	f000 f8b1 	bl	1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100057da:	e002      	b.n	100057e2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    
    default:
      state_found = 0U;
100057dc:	2300      	movs	r3, #0
100057de:	607b      	str	r3, [r7, #4]
      break;
100057e0:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
100057e2:	687b      	ldr	r3, [r7, #4]
}
100057e4:	1c18      	adds	r0, r3, #0
100057e6:	46bd      	mov	sp, r7
100057e8:	b002      	add	sp, #8
100057ea:	bd80      	pop	{r7, pc}
100057ec:	20000718 	.word	0x20000718

100057f0 <E_EEPROM_XMC1_lInitGcNormalStates>:
* Return value    : void
*
* Description     : Executes normal Garbage collection state machine sub process
*/
static void E_EEPROM_XMC1_lInitGcNormalStates(uint32_t current_state, uint32_t next_process)
{
100057f0:	b580      	push	{r7, lr}
100057f2:	b084      	sub	sp, #16
100057f4:	af00      	add	r7, sp, #0
100057f6:	6078      	str	r0, [r7, #4]
100057f8:	6039      	str	r1, [r7, #0]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100057fa:	4b14      	ldr	r3, [pc, #80]	; (1000584c <E_EEPROM_XMC1_lInitGcNormalStates+0x5c>)
100057fc:	685b      	ldr	r3, [r3, #4]
100057fe:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005800:	f000 fd46 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  if (next_process == E_EEPROM_XMC1_EXECUTE_PREP_FLASH)
10005804:	683b      	ldr	r3, [r7, #0]
10005806:	2b01      	cmp	r3, #1
10005808:	d109      	bne.n	1000581e <E_EEPROM_XMC1_lInitGcNormalStates+0x2e>
  {
    /* Update the GC state*/
    data_ptr->gc_state = current_state;
1000580a:	68fa      	ldr	r2, [r7, #12]
1000580c:	23ba      	movs	r3, #186	; 0xba
1000580e:	005b      	lsls	r3, r3, #1
10005810:	6879      	ldr	r1, [r7, #4]
10005812:	50d1      	str	r1, [r2, r3]
    /* Start Prepare DFlash routine to build FEE base  */
    E_EEPROM_XMC1_lPrepareDFlash();
10005814:	f000 fab0 	bl	10005d78 <E_EEPROM_XMC1_lPrepareDFlash>
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005818:	f000 fb2e 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
1000581c:	e013      	b.n	10005846 <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }  
  else if (next_process == E_EEPROM_XMC1_EXECUTE_GC_STATE)
1000581e:	683b      	ldr	r3, [r7, #0]
10005820:	2b02      	cmp	r3, #2
10005822:	d109      	bne.n	10005838 <E_EEPROM_XMC1_lInitGcNormalStates+0x48>
  {
    /* Update the GC state */
    data_ptr->gc_state = current_state;
10005824:	68fa      	ldr	r2, [r7, #12]
10005826:	23ba      	movs	r3, #186	; 0xba
10005828:	005b      	lsls	r3, r3, #1
1000582a:	6879      	ldr	r1, [r7, #4]
1000582c:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
1000582e:	f000 fb23 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
10005832:	f000 f8c3 	bl	100059bc <E_EEPROM_XMC1_lGarbageCollection>
10005836:	e006      	b.n	10005846 <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }
  else /* if ( next_process == E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE ) */
  {
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005838:	f000 fb1e 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
    /* Update the GC state as Bank-0 Erase Completed state */
    data_ptr->gc_state = current_state;
1000583c:	68fa      	ldr	r2, [r7, #12]
1000583e:	23ba      	movs	r3, #186	; 0xba
10005840:	005b      	lsls	r3, r3, #1
10005842:	6879      	ldr	r1, [r7, #4]
10005844:	50d1      	str	r1, [r2, r3]
  }
}
10005846:	46bd      	mov	sp, r7
10005848:	b004      	add	sp, #16
1000584a:	bd80      	pop	{r7, pc}
1000584c:	20000718 	.word	0x20000718

10005850 <E_EEPROM_XMC1_lInitGcDataCopyState>:
* Return value    : void
*
* Description     : Executes data copy state GC state machine sub process.
*/
static void E_EEPROM_XMC1_lInitGcDataCopyState(uint32_t current_state, uint32_t marker_offset)
{
10005850:	b580      	push	{r7, lr}
10005852:	b084      	sub	sp, #16
10005854:	af00      	add	r7, sp, #0
10005856:	6078      	str	r0, [r7, #4]
10005858:	6039      	str	r1, [r7, #0]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000585a:	4b1a      	ldr	r3, [pc, #104]	; (100058c4 <E_EEPROM_XMC1_lInitGcDataCopyState+0x74>)
1000585c:	685b      	ldr	r3, [r3, #4]
1000585e:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005860:	f000 fd16 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Update the GC state as restart copy process */
  data_ptr->gc_state = current_state ;
10005864:	68fa      	ldr	r2, [r7, #12]
10005866:	23ba      	movs	r3, #186	; 0xba
10005868:	005b      	lsls	r3, r3, #1
1000586a:	6879      	ldr	r1, [r7, #4]
1000586c:	50d1      	str	r1, [r2, r3]
  
  /* Update the RAM Cache Table with */
  E_EEPROM_XMC1_lUpdateCache();
1000586e:	f000 fb03 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005872:	68fb      	ldr	r3, [r7, #12]
10005874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005876:	1c18      	adds	r0, r3, #0
10005878:	f000 fe48 	bl	1000650c <E_EEPROM_XMC1_lEraseBank>
1000587c:	1c03      	adds	r3, r0, #0
1000587e:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
10005880:	68bb      	ldr	r3, [r7, #8]
10005882:	2b00      	cmp	r3, #0
10005884:	d116      	bne.n	100058b4 <E_EEPROM_XMC1_lInitGcDataCopyState+0x64>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005886:	f000 fddf 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank (2E)  */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
1000588a:	68fb      	ldr	r3, [r7, #12]
1000588c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
1000588e:	683b      	ldr	r3, [r7, #0]
10005890:	18d3      	adds	r3, r2, r3
10005892:	1c18      	adds	r0, r3, #0
10005894:	f000 fe64 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005898:	1c03      	adds	r3, r0, #0
1000589a:	60bb      	str	r3, [r7, #8]
    
    if (status == 0U)
1000589c:	68bb      	ldr	r3, [r7, #8]
1000589e:	2b00      	cmp	r3, #0
100058a0:	d102      	bne.n	100058a8 <E_EEPROM_XMC1_lInitGcDataCopyState+0x58>
    {
      /* Start Garbage Collection */
      E_EEPROM_XMC1_lGarbageCollection();
100058a2:	f000 f88b 	bl	100059bc <E_EEPROM_XMC1_lGarbageCollection>
100058a6:	e00a      	b.n	100058be <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100058a8:	68fa      	ldr	r2, [r7, #12]
100058aa:	23ba      	movs	r3, #186	; 0xba
100058ac:	005b      	lsls	r3, r3, #1
100058ae:	2109      	movs	r1, #9
100058b0:	50d1      	str	r1, [r2, r3]
100058b2:	e004      	b.n	100058be <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100058b4:	68fa      	ldr	r2, [r7, #12]
100058b6:	23ba      	movs	r3, #186	; 0xba
100058b8:	005b      	lsls	r3, r3, #1
100058ba:	2109      	movs	r1, #9
100058bc:	50d1      	str	r1, [r2, r3]
  }
  
}
100058be:	46bd      	mov	sp, r7
100058c0:	b004      	add	sp, #16
100058c2:	bd80      	pop	{r7, pc}
100058c4:	20000718 	.word	0x20000718

100058c8 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>:
 * Return value    : void
 *
 * Description     : Executes state machine sub process for erase dirty states to recover.
 */
static void E_EEPROM_XMC1_lErasedDirtyStateRecovery( uint32_t marker_offset)
{
100058c8:	b580      	push	{r7, lr}
100058ca:	b084      	sub	sp, #16
100058cc:	af00      	add	r7, sp, #0
100058ce:	6078      	str	r0, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100058d0:	4b19      	ldr	r3, [pc, #100]	; (10005938 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x70>)
100058d2:	685b      	ldr	r3, [r3, #4]
100058d4:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100058d6:	f000 fcdb 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
100058da:	68fb      	ldr	r3, [r7, #12]
100058dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100058de:	1c18      	adds	r0, r3, #0
100058e0:	f000 fe14 	bl	1000650c <E_EEPROM_XMC1_lEraseBank>
100058e4:	1c03      	adds	r3, r0, #0
100058e6:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
100058e8:	68bb      	ldr	r3, [r7, #8]
100058ea:	2b00      	cmp	r3, #0
100058ec:	d11b      	bne.n	10005926 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x5e>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
100058ee:	f000 fdab 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
100058f2:	68fb      	ldr	r3, [r7, #12]
100058f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100058f6:	687b      	ldr	r3, [r7, #4]
100058f8:	18d3      	adds	r3, r2, r3
100058fa:	1c18      	adds	r0, r3, #0
100058fc:	f000 fe30 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005900:	1c03      	adds	r3, r0, #0
10005902:	60bb      	str	r3, [r7, #8]
    if (status == 0U)
10005904:	68bb      	ldr	r3, [r7, #8]
10005906:	2b00      	cmp	r3, #0
10005908:	d107      	bne.n	1000591a <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x52>
    {
      /* Update the RAM Cache Table with the written blocks of data.*/
      E_EEPROM_XMC1_lUpdateCache();
1000590a:	f000 fab5 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
      
      data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
1000590e:	68fa      	ldr	r2, [r7, #12]
10005910:	23ba      	movs	r3, #186	; 0xba
10005912:	005b      	lsls	r3, r3, #1
10005914:	210a      	movs	r1, #10
10005916:	50d1      	str	r1, [r2, r3]
10005918:	e00a      	b.n	10005930 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000591a:	68fa      	ldr	r2, [r7, #12]
1000591c:	23ba      	movs	r3, #186	; 0xba
1000591e:	005b      	lsls	r3, r3, #1
10005920:	2109      	movs	r1, #9
10005922:	50d1      	str	r1, [r2, r3]
10005924:	e004      	b.n	10005930 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005926:	68fa      	ldr	r2, [r7, #12]
10005928:	23ba      	movs	r3, #186	; 0xba
1000592a:	005b      	lsls	r3, r3, #1
1000592c:	2109      	movs	r1, #9
1000592e:	50d1      	str	r1, [r2, r3]
  }
}
10005930:	46bd      	mov	sp, r7
10005932:	b004      	add	sp, #16
10005934:	bd80      	pop	{r7, pc}
10005936:	46c0      	nop			; (mov r8, r8)
10005938:	20000718 	.word	0x20000718

1000593c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>:
 * Description     : Recovers from any copy process dirty state.
 */
static void E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( uint32_t current_state,
                                                          uint32_t next_state,
                                                          uint32_t page_addr_select)
{
1000593c:	b580      	push	{r7, lr}
1000593e:	b086      	sub	sp, #24
10005940:	af00      	add	r7, sp, #0
10005942:	60f8      	str	r0, [r7, #12]
10005944:	60b9      	str	r1, [r7, #8]
10005946:	607a      	str	r2, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005948:	4b1b      	ldr	r3, [pc, #108]	; (100059b8 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x7c>)
1000594a:	685b      	ldr	r3, [r3, #4]
1000594c:	617b      	str	r3, [r7, #20]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
1000594e:	f000 fc9f 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Set the marker blocks with copy completed state */
  E_EEPROM_XMC1_lSetMarkerPageBuffer(current_state);
10005952:	68fb      	ldr	r3, [r7, #12]
10005954:	1c18      	adds	r0, r3, #0
10005956:	f000 fd95 	bl	10006484 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
1000595a:	f7fc fe93 	bl	10002684 <XMC_FLASH_ClearStatus>
  
  /* Decide the bank from page_addr_select and Erase the marker page + Program with the current state + Verify */
  if (page_addr_select == 1U)
1000595e:	687b      	ldr	r3, [r7, #4]
10005960:	2b01      	cmp	r3, #1
10005962:	d108      	bne.n	10005976 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x3a>
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_dest_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
10005964:	697b      	ldr	r3, [r7, #20]
10005966:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005968:	697b      	ldr	r3, [r7, #20]
1000596a:	3370      	adds	r3, #112	; 0x70
1000596c:	1c10      	adds	r0, r2, #0
1000596e:	1c19      	adds	r1, r3, #0
10005970:	f001 f916 	bl	10006ba0 <E_EEPROM_XMC1_lWriteSinglePage>
10005974:	e007      	b.n	10005986 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x4a>
  }
  else
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_src_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
10005976:	697b      	ldr	r3, [r7, #20]
10005978:	6c1a      	ldr	r2, [r3, #64]	; 0x40
1000597a:	697b      	ldr	r3, [r7, #20]
1000597c:	3370      	adds	r3, #112	; 0x70
1000597e:	1c10      	adds	r0, r2, #0
10005980:	1c19      	adds	r1, r3, #0
10005982:	f001 f90d 	bl	10006ba0 <E_EEPROM_XMC1_lWriteSinglePage>
  }
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
10005986:	f001 f925 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
1000598a:	1c03      	adds	r3, r0, #0
1000598c:	613b      	str	r3, [r7, #16]
  
  if (status == 0U)
1000598e:	693b      	ldr	r3, [r7, #16]
10005990:	2b00      	cmp	r3, #0
10005992:	d109      	bne.n	100059a8 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x6c>
  {
    /* Update the GC state as write next bank valid */
    data_ptr->gc_state = next_state ;
10005994:	697a      	ldr	r2, [r7, #20]
10005996:	23ba      	movs	r3, #186	; 0xba
10005998:	005b      	lsls	r3, r3, #1
1000599a:	68b9      	ldr	r1, [r7, #8]
1000599c:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
1000599e:	f000 fa6b 	bl	10005e78 <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
100059a2:	f000 f80b 	bl	100059bc <E_EEPROM_XMC1_lGarbageCollection>
100059a6:	e004      	b.n	100059b2 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x76>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100059a8:	697a      	ldr	r2, [r7, #20]
100059aa:	23ba      	movs	r3, #186	; 0xba
100059ac:	005b      	lsls	r3, r3, #1
100059ae:	2109      	movs	r1, #9
100059b0:	50d1      	str	r1, [r2, r3]
  }
}
100059b2:	46bd      	mov	sp, r7
100059b4:	b006      	add	sp, #24
100059b6:	bd80      	pop	{r7, pc}
100059b8:	20000718 	.word	0x20000718

100059bc <E_EEPROM_XMC1_lGarbageCollection>:
 * Return value    : void
 *
 * Description     : This function execute's the garbage collection state machine.
 */
static void E_EEPROM_XMC1_lGarbageCollection(void)
{
100059bc:	b580      	push	{r7, lr}
100059be:	b082      	sub	sp, #8
100059c0:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100059c2:	4b24      	ldr	r3, [pc, #144]	; (10005a54 <E_EEPROM_XMC1_lGarbageCollection+0x98>)
100059c4:	685b      	ldr	r3, [r3, #4]
100059c6:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
100059c8:	687a      	ldr	r2, [r7, #4]
100059ca:	23ba      	movs	r3, #186	; 0xba
100059cc:	005b      	lsls	r3, r3, #1
100059ce:	58d3      	ldr	r3, [r2, r3]
100059d0:	2b08      	cmp	r3, #8
100059d2:	d82c      	bhi.n	10005a2e <E_EEPROM_XMC1_lGarbageCollection+0x72>
100059d4:	009a      	lsls	r2, r3, #2
100059d6:	4b20      	ldr	r3, [pc, #128]	; (10005a58 <E_EEPROM_XMC1_lGarbageCollection+0x9c>)
100059d8:	18d3      	adds	r3, r2, r3
100059da:	681b      	ldr	r3, [r3, #0]
100059dc:	469f      	mov	pc, r3
    {
      case E_EEPROM_XMC1_GC_COPY_START:
        E_EEPROM_XMC1_lHandleGcStartCopy();
100059de:	f000 f881 	bl	10005ae4 <E_EEPROM_XMC1_lHandleGcStartCopy>
        break;
100059e2:	e027      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_WRITE:
        E_EEPROM_XMC1_lHandleGcCopyWrite();
100059e4:	f000 f8e8 	bl	10005bb8 <E_EEPROM_XMC1_lHandleGcCopyWrite>
        break;
100059e8:	e024      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_READ_NXTBLOCK:
        XMC_FLASH_ClearStatus();
100059ea:	f7fc fe4b 	bl	10002684 <XMC_FLASH_ClearStatus>
        E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr ,(uint32_t*)(void*)data_ptr->read_write_buffer);
100059ee:	687b      	ldr	r3, [r7, #4]
100059f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
100059f2:	687b      	ldr	r3, [r7, #4]
100059f4:	335c      	adds	r3, #92	; 0x5c
100059f6:	1c10      	adds	r0, r2, #0
100059f8:	1c19      	adds	r1, r3, #0
100059fa:	f001 f8c1 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
        data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
100059fe:	687a      	ldr	r2, [r7, #4]
10005a00:	23ba      	movs	r3, #186	; 0xba
10005a02:	005b      	lsls	r3, r3, #1
10005a04:	2105      	movs	r1, #5
10005a06:	50d1      	str	r1, [r2, r3]
        break;
10005a08:	e014      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_END:
        E_EEPROM_XMC1_lHandleGcEndOfCopy();
10005a0a:	f000 f94b 	bl	10005ca4 <E_EEPROM_XMC1_lHandleGcEndOfCopy>
        break;
10005a0e:	e011      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_NEXT_BANK_VALID:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_GC_ERASE_PREV_BANK);
10005a10:	2007      	movs	r0, #7
10005a12:	2103      	movs	r1, #3
10005a14:	f000 f972 	bl	10005cfc <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a18:	e00c      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_ERASE_PREV_BANK:
        E_EEPROM_XMC1_lHandleGcOtherStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_GC_MARK_END_ERASE1);
10005a1a:	2003      	movs	r0, #3
10005a1c:	2108      	movs	r1, #8
10005a1e:	f000 f96d 	bl	10005cfc <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a22:	e007      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_MARK_END_ERASE1:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_GC_IDLE);
10005a24:	2008      	movs	r0, #8
10005a26:	210a      	movs	r1, #10
10005a28:	f000 f968 	bl	10005cfc <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a2c:	e002      	b.n	10005a34 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
10005a2e:	f000 f815 	bl	10005a5c <E_EEPROM_XMC1_lHandleGcRequested>
      break;
10005a32:	46c0      	nop			; (mov r8, r8)
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a34:	687a      	ldr	r2, [r7, #4]
10005a36:	23ba      	movs	r3, #186	; 0xba
10005a38:	005b      	lsls	r3, r3, #1
10005a3a:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005a3c:	2b0a      	cmp	r3, #10
10005a3e:	d005      	beq.n	10005a4c <E_EEPROM_XMC1_lGarbageCollection+0x90>
10005a40:	687a      	ldr	r2, [r7, #4]
10005a42:	23ba      	movs	r3, #186	; 0xba
10005a44:	005b      	lsls	r3, r3, #1
10005a46:	58d3      	ldr	r3, [r2, r3]
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
      break;
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a48:	2b09      	cmp	r3, #9
10005a4a:	d1bd      	bne.n	100059c8 <E_EEPROM_XMC1_lGarbageCollection+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005a4c:	46bd      	mov	sp, r7
10005a4e:	b002      	add	sp, #8
10005a50:	bd80      	pop	{r7, pc}
10005a52:	46c0      	nop			; (mov r8, r8)
10005a54:	20000718 	.word	0x20000718
10005a58:	10009680 	.word	0x10009680

10005a5c <E_EEPROM_XMC1_lHandleGcRequested>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC REQUESTED state
 */
static void E_EEPROM_XMC1_lHandleGcRequested(void)
{
10005a5c:	b580      	push	{r7, lr}
10005a5e:	b084      	sub	sp, #16
10005a60:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005a62:	4b1f      	ldr	r3, [pc, #124]	; (10005ae0 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005a64:	685b      	ldr	r3, [r3, #4]
10005a66:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005a68:	f000 fcee 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy start state to new bank  (2A) or (A2) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_BEGIN_OFFSET));
10005a6c:	687b      	ldr	r3, [r7, #4]
10005a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005a70:	3310      	adds	r3, #16
10005a72:	1c18      	adds	r0, r3, #0
10005a74:	f000 fd74 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005a78:	1c03      	adds	r3, r0, #0
10005a7a:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005a7c:	683b      	ldr	r3, [r7, #0]
10005a7e:	2b00      	cmp	r3, #0
10005a80:	d125      	bne.n	10005ace <E_EEPROM_XMC1_lHandleGcRequested+0x72>
  {
    /* Initialize the copied status for all the logical blocks */
    cache_ptr = data_ptr->block_info;
10005a82:	687b      	ldr	r3, [r7, #4]
10005a84:	60bb      	str	r3, [r7, #8]
    block_count = 0U;
10005a86:	2300      	movs	r3, #0
10005a88:	60fb      	str	r3, [r7, #12]
    do
    {
      cache_ptr->status.copied = 0U;
10005a8a:	68bb      	ldr	r3, [r7, #8]
10005a8c:	791a      	ldrb	r2, [r3, #4]
10005a8e:	2104      	movs	r1, #4
10005a90:	438a      	bics	r2, r1
10005a92:	711a      	strb	r2, [r3, #4]
      block_count++;
10005a94:	68fb      	ldr	r3, [r7, #12]
10005a96:	3301      	adds	r3, #1
10005a98:	60fb      	str	r3, [r7, #12]
      cache_ptr++;
10005a9a:	68bb      	ldr	r3, [r7, #8]
10005a9c:	3308      	adds	r3, #8
10005a9e:	60bb      	str	r3, [r7, #8]
    } while (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count);
10005aa0:	4b0f      	ldr	r3, [pc, #60]	; (10005ae0 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005aa2:	7a5b      	ldrb	r3, [r3, #9]
10005aa4:	1e1a      	subs	r2, r3, #0
10005aa6:	68fb      	ldr	r3, [r7, #12]
10005aa8:	429a      	cmp	r2, r3
10005aaa:	d1ee      	bne.n	10005a8a <E_EEPROM_XMC1_lHandleGcRequested+0x2e>
    
    data_ptr->gc_log_block_count = 0U;
10005aac:	687a      	ldr	r2, [r7, #4]
10005aae:	23be      	movs	r3, #190	; 0xbe
10005ab0:	005b      	lsls	r3, r3, #1
10005ab2:	2100      	movs	r1, #0
10005ab4:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005ab6:	687a      	ldr	r2, [r7, #4]
10005ab8:	23ba      	movs	r3, #186	; 0xba
10005aba:	005b      	lsls	r3, r3, #1
10005abc:	2101      	movs	r1, #1
10005abe:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005ac0:	687b      	ldr	r3, [r7, #4]
10005ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005ac4:	1c5a      	adds	r2, r3, #1
10005ac6:	32ff      	adds	r2, #255	; 0xff
10005ac8:	687b      	ldr	r3, [r7, #4]
10005aca:	63da      	str	r2, [r3, #60]	; 0x3c
10005acc:	e004      	b.n	10005ad8 <E_EEPROM_XMC1_lHandleGcRequested+0x7c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005ace:	687a      	ldr	r2, [r7, #4]
10005ad0:	23ba      	movs	r3, #186	; 0xba
10005ad2:	005b      	lsls	r3, r3, #1
10005ad4:	2109      	movs	r1, #9
10005ad6:	50d1      	str	r1, [r2, r3]
  }
}
10005ad8:	46bd      	mov	sp, r7
10005ada:	b004      	add	sp, #16
10005adc:	bd80      	pop	{r7, pc}
10005ade:	46c0      	nop			; (mov r8, r8)
10005ae0:	20000718 	.word	0x20000718

10005ae4 <E_EEPROM_XMC1_lHandleGcStartCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY state
 */
static void E_EEPROM_XMC1_lHandleGcStartCopy(void)
{
10005ae4:	b580      	push	{r7, lr}
10005ae6:	b084      	sub	sp, #16
10005ae8:	af00      	add	r7, sp, #0
  uint32_t state_flag;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005aea:	4b32      	ldr	r3, [pc, #200]	; (10005bb4 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005aec:	685b      	ldr	r3, [r3, #4]
10005aee:	603b      	str	r3, [r7, #0]
  
  state_flag = 0U;
10005af0:	2300      	movs	r3, #0
10005af2:	60fb      	str	r3, [r7, #12]
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005af4:	683a      	ldr	r2, [r7, #0]
10005af6:	23be      	movs	r3, #190	; 0xbe
10005af8:	005b      	lsls	r3, r3, #1
10005afa:	58d3      	ldr	r3, [r2, r3]
10005afc:	60bb      	str	r3, [r7, #8]
  cache_ptr = data_ptr->block_info + block_count;
10005afe:	68bb      	ldr	r3, [r7, #8]
10005b00:	00db      	lsls	r3, r3, #3
10005b02:	683a      	ldr	r2, [r7, #0]
10005b04:	18d3      	adds	r3, r2, r3
10005b06:	607b      	str	r3, [r7, #4]
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b08:	e01a      	b.n	10005b40 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
  {
    /* If block is consistent set state flag for copy enable*/
    if (((cache_ptr->address != 0U) && (cache_ptr->status.consistent == 1U)) && (cache_ptr->status.copied == 0U))
10005b0a:	687b      	ldr	r3, [r7, #4]
10005b0c:	681b      	ldr	r3, [r3, #0]
10005b0e:	2b00      	cmp	r3, #0
10005b10:	d010      	beq.n	10005b34 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b12:	687b      	ldr	r3, [r7, #4]
10005b14:	791b      	ldrb	r3, [r3, #4]
10005b16:	2202      	movs	r2, #2
10005b18:	4013      	ands	r3, r2
10005b1a:	b2db      	uxtb	r3, r3
10005b1c:	2b00      	cmp	r3, #0
10005b1e:	d009      	beq.n	10005b34 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b20:	687b      	ldr	r3, [r7, #4]
10005b22:	791b      	ldrb	r3, [r3, #4]
10005b24:	2204      	movs	r2, #4
10005b26:	4013      	ands	r3, r2
10005b28:	b2db      	uxtb	r3, r3
10005b2a:	2b00      	cmp	r3, #0
10005b2c:	d102      	bne.n	10005b34 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
    {
      state_flag = 1U;
10005b2e:	2301      	movs	r3, #1
10005b30:	60fb      	str	r3, [r7, #12]
10005b32:	e005      	b.n	10005b40 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
    }
    /* If block is inconsistent ignore the block from copy and try next block*/
    else
    {
      block_count++;
10005b34:	68bb      	ldr	r3, [r7, #8]
10005b36:	3301      	adds	r3, #1
10005b38:	60bb      	str	r3, [r7, #8]
      cache_ptr++;
10005b3a:	687b      	ldr	r3, [r7, #4]
10005b3c:	3308      	adds	r3, #8
10005b3e:	607b      	str	r3, [r7, #4]
  cache_ptr = data_ptr->block_info + block_count;
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b40:	68fb      	ldr	r3, [r7, #12]
10005b42:	2b00      	cmp	r3, #0
10005b44:	d105      	bne.n	10005b52 <E_EEPROM_XMC1_lHandleGcStartCopy+0x6e>
10005b46:	4b1b      	ldr	r3, [pc, #108]	; (10005bb4 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005b48:	7a5b      	ldrb	r3, [r3, #9]
10005b4a:	1e1a      	subs	r2, r3, #0
10005b4c:	68bb      	ldr	r3, [r7, #8]
10005b4e:	429a      	cmp	r2, r3
10005b50:	d1db      	bne.n	10005b0a <E_EEPROM_XMC1_lHandleGcStartCopy+0x26>
      cache_ptr++;
    }
  } /* end of while */
  
  /* If block is consistent */
  if (state_flag == 1U)
10005b52:	68fb      	ldr	r3, [r7, #12]
10005b54:	2b01      	cmp	r3, #1
10005b56:	d116      	bne.n	10005b86 <E_EEPROM_XMC1_lHandleGcStartCopy+0xa2>
  {
    data_ptr->gc_src_addr = cache_ptr->address;
10005b58:	687b      	ldr	r3, [r7, #4]
10005b5a:	681a      	ldr	r2, [r3, #0]
10005b5c:	683b      	ldr	r3, [r7, #0]
10005b5e:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_block_counter = 0U;
10005b60:	683b      	ldr	r3, [r7, #0]
10005b62:	2200      	movs	r2, #0
10005b64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
10005b66:	f7fc fd8d 	bl	10002684 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005b6a:	683b      	ldr	r3, [r7, #0]
10005b6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005b6e:	683b      	ldr	r3, [r7, #0]
10005b70:	335c      	adds	r3, #92	; 0x5c
10005b72:	1c10      	adds	r0, r2, #0
10005b74:	1c19      	adds	r1, r3, #0
10005b76:	f001 f803 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
    
    /* Return value above is ignored as parameters passed from FEE are correct */
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005b7a:	683a      	ldr	r2, [r7, #0]
10005b7c:	23ba      	movs	r3, #186	; 0xba
10005b7e:	005b      	lsls	r3, r3, #1
10005b80:	2105      	movs	r1, #5
10005b82:	50d1      	str	r1, [r2, r3]
10005b84:	e00e      	b.n	10005ba4 <E_EEPROM_XMC1_lHandleGcStartCopy+0xc0>
  }
  /* Finished copying all the logical blocks */
  else
  {
    /* Update the next free block pointer */
    data_ptr->next_free_block_addr = data_ptr->gc_dest_addr;
10005b86:	683b      	ldr	r3, [r7, #0]
10005b88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005b8a:	683b      	ldr	r3, [r7, #0]
10005b8c:	64da      	str	r2, [r3, #76]	; 0x4c
    data_ptr->gc_src_addr = data_ptr->curr_bank_src_addr;
10005b8e:	683b      	ldr	r3, [r7, #0]
10005b90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005b92:	683b      	ldr	r3, [r7, #0]
10005b94:	641a      	str	r2, [r3, #64]	; 0x40
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005b96:	f000 fb7b 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_END;
10005b9a:	683a      	ldr	r2, [r7, #0]
10005b9c:	23ba      	movs	r3, #186	; 0xba
10005b9e:	005b      	lsls	r3, r3, #1
10005ba0:	2106      	movs	r1, #6
10005ba2:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005ba4:	683a      	ldr	r2, [r7, #0]
10005ba6:	23be      	movs	r3, #190	; 0xbe
10005ba8:	005b      	lsls	r3, r3, #1
10005baa:	68b9      	ldr	r1, [r7, #8]
10005bac:	50d1      	str	r1, [r2, r3]
}
10005bae:	46bd      	mov	sp, r7
10005bb0:	b004      	add	sp, #16
10005bb2:	bd80      	pop	{r7, pc}
10005bb4:	20000718 	.word	0x20000718

10005bb8 <E_EEPROM_XMC1_lHandleGcCopyWrite>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY WRITE state.
 */
static void E_EEPROM_XMC1_lHandleGcCopyWrite(void)
{
10005bb8:	b580      	push	{r7, lr}
10005bba:	b086      	sub	sp, #24
10005bbc:	af00      	add	r7, sp, #0
  uint32_t block_count;
  uint32_t flash_physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005bbe:	4b38      	ldr	r3, [pc, #224]	; (10005ca0 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005bc0:	685b      	ldr	r3, [r3, #4]
10005bc2:	613b      	str	r3, [r7, #16]
  
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005bc4:	693a      	ldr	r2, [r7, #16]
10005bc6:	23be      	movs	r3, #190	; 0xbe
10005bc8:	005b      	lsls	r3, r3, #1
10005bca:	58d3      	ldr	r3, [r2, r3]
10005bcc:	617b      	str	r3, [r7, #20]
  cache_ptr = data_ptr->block_info + block_count;
10005bce:	697b      	ldr	r3, [r7, #20]
10005bd0:	00db      	lsls	r3, r3, #3
10005bd2:	693a      	ldr	r2, [r7, #16]
10005bd4:	18d3      	adds	r3, r2, r3
10005bd6:	60fb      	str	r3, [r7, #12]
  
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr));
10005bd8:	693b      	ldr	r3, [r7, #16]
10005bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005bdc:	1c18      	adds	r0, r3, #0
10005bde:	f000 fcbf 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005be2:	1c03      	adds	r3, r0, #0
10005be4:	60bb      	str	r3, [r7, #8]
  if (status == 0U)
10005be6:	68bb      	ldr	r3, [r7, #8]
10005be8:	2b00      	cmp	r3, #0
10005bea:	d14b      	bne.n	10005c84 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xcc>
  {      
    (data_ptr->gc_block_counter)++;
10005bec:	693b      	ldr	r3, [r7, #16]
10005bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005bf0:	1c5a      	adds	r2, r3, #1
10005bf2:	693b      	ldr	r3, [r7, #16]
10005bf4:	655a      	str	r2, [r3, #84]	; 0x54
    size = (E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[block_count].size);
10005bf6:	4b2a      	ldr	r3, [pc, #168]	; (10005ca0 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005bf8:	681a      	ldr	r2, [r3, #0]
10005bfa:	697b      	ldr	r3, [r7, #20]
10005bfc:	00db      	lsls	r3, r3, #3
10005bfe:	18d3      	adds	r3, r2, r3
10005c00:	685b      	ldr	r3, [r3, #4]
10005c02:	607b      	str	r3, [r7, #4]
    flash_physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10005c04:	687b      	ldr	r3, [r7, #4]
10005c06:	1c18      	adds	r0, r3, #0
10005c08:	f000 fb00 	bl	1000620c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10005c0c:	1c03      	adds	r3, r0, #0
10005c0e:	603b      	str	r3, [r7, #0]
    /* If all the blocks of the logical block are copied */
    if ((data_ptr->gc_block_counter == flash_physical_blocks) || (cache_ptr->status.valid == 0U))
10005c10:	693b      	ldr	r3, [r7, #16]
10005c12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10005c14:	683b      	ldr	r3, [r7, #0]
10005c16:	429a      	cmp	r2, r3
10005c18:	d006      	beq.n	10005c28 <E_EEPROM_XMC1_lHandleGcCopyWrite+0x70>
10005c1a:	68fb      	ldr	r3, [r7, #12]
10005c1c:	791b      	ldrb	r3, [r3, #4]
10005c1e:	2201      	movs	r2, #1
10005c20:	4013      	ands	r3, r2
10005c22:	b2db      	uxtb	r3, r3
10005c24:	2b00      	cmp	r3, #0
10005c26:	d11b      	bne.n	10005c60 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xa8>
    {
      cache_ptr->status.copied = 1U;
10005c28:	68fb      	ldr	r3, [r7, #12]
10005c2a:	791a      	ldrb	r2, [r3, #4]
10005c2c:	2104      	movs	r1, #4
10005c2e:	430a      	orrs	r2, r1
10005c30:	711a      	strb	r2, [r3, #4]
      block_count++;
10005c32:	697b      	ldr	r3, [r7, #20]
10005c34:	3301      	adds	r3, #1
10005c36:	617b      	str	r3, [r7, #20]
      data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005c38:	693a      	ldr	r2, [r7, #16]
10005c3a:	23ba      	movs	r3, #186	; 0xba
10005c3c:	005b      	lsls	r3, r3, #1
10005c3e:	2101      	movs	r1, #1
10005c40:	50d1      	str	r1, [r2, r3]
      data_ptr->gc_dest_addr += E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c42:	693b      	ldr	r3, [r7, #16]
10005c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c46:	3310      	adds	r3, #16
10005c48:	1c1a      	adds	r2, r3, #0
10005c4a:	693b      	ldr	r3, [r7, #16]
10005c4c:	63da      	str	r2, [r3, #60]	; 0x3c
      cache_ptr->address = data_ptr->gc_dest_addr - (E_EEPROM_XMC1_FLASH_BLOCK_SIZE * data_ptr->gc_block_counter);
10005c4e:	693b      	ldr	r3, [r7, #16]
10005c50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005c52:	693b      	ldr	r3, [r7, #16]
10005c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005c56:	011b      	lsls	r3, r3, #4
10005c58:	1ad2      	subs	r2, r2, r3
10005c5a:	68fb      	ldr	r3, [r7, #12]
10005c5c:	601a      	str	r2, [r3, #0]
10005c5e:	e016      	b.n	10005c8e <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
    else
    {
      data_ptr->gc_src_addr = data_ptr->gc_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c60:	693b      	ldr	r3, [r7, #16]
10005c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005c64:	3310      	adds	r3, #16
10005c66:	1c1a      	adds	r2, r3, #0
10005c68:	693b      	ldr	r3, [r7, #16]
10005c6a:	641a      	str	r2, [r3, #64]	; 0x40
      data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c6c:	693b      	ldr	r3, [r7, #16]
10005c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c70:	3310      	adds	r3, #16
10005c72:	1c1a      	adds	r2, r3, #0
10005c74:	693b      	ldr	r3, [r7, #16]
10005c76:	63da      	str	r2, [r3, #60]	; 0x3c
      data_ptr->gc_state = E_EEPROM_XMC1_GC_READ_NXTBLOCK;
10005c78:	693a      	ldr	r2, [r7, #16]
10005c7a:	23ba      	movs	r3, #186	; 0xba
10005c7c:	005b      	lsls	r3, r3, #1
10005c7e:	2102      	movs	r1, #2
10005c80:	50d1      	str	r1, [r2, r3]
10005c82:	e004      	b.n	10005c8e <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005c84:	693a      	ldr	r2, [r7, #16]
10005c86:	23ba      	movs	r3, #186	; 0xba
10005c88:	005b      	lsls	r3, r3, #1
10005c8a:	2109      	movs	r1, #9
10005c8c:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005c8e:	693a      	ldr	r2, [r7, #16]
10005c90:	23be      	movs	r3, #190	; 0xbe
10005c92:	005b      	lsls	r3, r3, #1
10005c94:	6979      	ldr	r1, [r7, #20]
10005c96:	50d1      	str	r1, [r2, r3]
}
10005c98:	46bd      	mov	sp, r7
10005c9a:	b006      	add	sp, #24
10005c9c:	bd80      	pop	{r7, pc}
10005c9e:	46c0      	nop			; (mov r8, r8)
10005ca0:	20000718 	.word	0x20000718

10005ca4 <E_EEPROM_XMC1_lHandleGcEndOfCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC END OF COPY state
 */
static void E_EEPROM_XMC1_lHandleGcEndOfCopy(void)
{
10005ca4:	b580      	push	{r7, lr}
10005ca6:	b082      	sub	sp, #8
10005ca8:	af00      	add	r7, sp, #0
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005caa:	4b13      	ldr	r3, [pc, #76]	; (10005cf8 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x54>)
10005cac:	685b      	ldr	r3, [r3, #4]
10005cae:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005cb0:	f000 fbca 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy completed state to old bank (0A) or (A0) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_END_OF_COPY_OFFSET));
10005cb4:	687b      	ldr	r3, [r7, #4]
10005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005cb8:	3320      	adds	r3, #32
10005cba:	1c18      	adds	r0, r3, #0
10005cbc:	f000 fc50 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005cc0:	1c03      	adds	r3, r0, #0
10005cc2:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005cc4:	683b      	ldr	r3, [r7, #0]
10005cc6:	2b00      	cmp	r3, #0
10005cc8:	d10d      	bne.n	10005ce6 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x42>
  {
    /* Update the current bank to next bank */
    data_ptr->current_bank = data_ptr->current_bank ^ 1U;
10005cca:	687b      	ldr	r3, [r7, #4]
10005ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005cce:	2201      	movs	r2, #1
10005cd0:	405a      	eors	r2, r3
10005cd2:	687b      	ldr	r3, [r7, #4]
10005cd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Update the Bank related global variables */
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005cd6:	f000 fadb 	bl	10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_NEXT_BANK_VALID;
10005cda:	687a      	ldr	r2, [r7, #4]
10005cdc:	23ba      	movs	r3, #186	; 0xba
10005cde:	005b      	lsls	r3, r3, #1
10005ce0:	2107      	movs	r1, #7
10005ce2:	50d1      	str	r1, [r2, r3]
10005ce4:	e004      	b.n	10005cf0 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x4c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005ce6:	687a      	ldr	r2, [r7, #4]
10005ce8:	23ba      	movs	r3, #186	; 0xba
10005cea:	005b      	lsls	r3, r3, #1
10005cec:	2109      	movs	r1, #9
10005cee:	50d1      	str	r1, [r2, r3]
  }
}
10005cf0:	46bd      	mov	sp, r7
10005cf2:	b002      	add	sp, #8
10005cf4:	bd80      	pop	{r7, pc}
10005cf6:	46c0      	nop			; (mov r8, r8)
10005cf8:	20000718 	.word	0x20000718

10005cfc <E_EEPROM_XMC1_lHandleGcOtherStates>:
 *
 * Description     : This function handles Garbage Collection GC NEXT BANk VALID, ERASE PREV BANK and GC COMPLETED IDLE
 *                   state
*/
static void E_EEPROM_XMC1_lHandleGcOtherStates( uint32_t current_state, uint32_t next_state)
{
10005cfc:	b580      	push	{r7, lr}
10005cfe:	b084      	sub	sp, #16
10005d00:	af00      	add	r7, sp, #0
10005d02:	6078      	str	r0, [r7, #4]
10005d04:	6039      	str	r1, [r7, #0]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005d06:	4b1b      	ldr	r3, [pc, #108]	; (10005d74 <E_EEPROM_XMC1_lHandleGcOtherStates+0x78>)
10005d08:	685b      	ldr	r3, [r3, #4]
10005d0a:	60bb      	str	r3, [r7, #8]
  
  if (current_state == E_EEPROM_XMC1_GC_NEXT_BANK_VALID)
10005d0c:	687b      	ldr	r3, [r7, #4]
10005d0e:	2b07      	cmp	r3, #7
10005d10:	d109      	bne.n	10005d26 <E_EEPROM_XMC1_lHandleGcOtherStates+0x2a>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d12:	f000 fb99 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write next bank to valid state  (02) or (20) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_NEXT_VALID_OFFSET));
10005d16:	68bb      	ldr	r3, [r7, #8]
10005d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005d1a:	1c18      	adds	r0, r3, #0
10005d1c:	f000 fc20 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005d20:	1c03      	adds	r3, r0, #0
10005d22:	60fb      	str	r3, [r7, #12]
10005d24:	e014      	b.n	10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else if (current_state == E_EEPROM_XMC1_GC_ERASE_PREV_BANK)
10005d26:	687b      	ldr	r3, [r7, #4]
10005d28:	2b03      	cmp	r3, #3
10005d2a:	d107      	bne.n	10005d3c <E_EEPROM_XMC1_lHandleGcOtherStates+0x40>
  {
    /* Erase the previous redundant bank (F2) or (2F) */
    status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005d2c:	68bb      	ldr	r3, [r7, #8]
10005d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005d30:	1c18      	adds	r0, r3, #0
10005d32:	f000 fbeb 	bl	1000650c <E_EEPROM_XMC1_lEraseBank>
10005d36:	1c03      	adds	r3, r0, #0
10005d38:	60fb      	str	r3, [r7, #12]
10005d3a:	e009      	b.n	10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d3c:	f000 fb84 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write formatted state to the old erased bank (E2) or (2E) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_END_ERASE_OFFSET));
10005d40:	68bb      	ldr	r3, [r7, #8]
10005d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005d44:	3330      	adds	r3, #48	; 0x30
10005d46:	1c18      	adds	r0, r3, #0
10005d48:	f000 fc0a 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005d4c:	1c03      	adds	r3, r0, #0
10005d4e:	60fb      	str	r3, [r7, #12]
  }
  
  if (status == 0U)
10005d50:	68fb      	ldr	r3, [r7, #12]
10005d52:	2b00      	cmp	r3, #0
10005d54:	d105      	bne.n	10005d62 <E_EEPROM_XMC1_lHandleGcOtherStates+0x66>
  {
    data_ptr->gc_state = next_state;
10005d56:	68ba      	ldr	r2, [r7, #8]
10005d58:	23ba      	movs	r3, #186	; 0xba
10005d5a:	005b      	lsls	r3, r3, #1
10005d5c:	6839      	ldr	r1, [r7, #0]
10005d5e:	50d1      	str	r1, [r2, r3]
10005d60:	e004      	b.n	10005d6c <E_EEPROM_XMC1_lHandleGcOtherStates+0x70>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005d62:	68ba      	ldr	r2, [r7, #8]
10005d64:	23ba      	movs	r3, #186	; 0xba
10005d66:	005b      	lsls	r3, r3, #1
10005d68:	2109      	movs	r1, #9
10005d6a:	50d1      	str	r1, [r2, r3]
  }
}
10005d6c:	46bd      	mov	sp, r7
10005d6e:	b004      	add	sp, #16
10005d70:	bd80      	pop	{r7, pc}
10005d72:	46c0      	nop			; (mov r8, r8)
10005d74:	20000718 	.word	0x20000718

10005d78 <E_EEPROM_XMC1_lPrepareDFlash>:
 * Return value   : void
 *
 * Description    : This function executes the prepare data flash to bring the state machine to default state (2E).
 */
static void E_EEPROM_XMC1_lPrepareDFlash(void)
{
10005d78:	b580      	push	{r7, lr}
10005d7a:	b082      	sub	sp, #8
10005d7c:	af00      	add	r7, sp, #0
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005d7e:	4b3b      	ldr	r3, [pc, #236]	; (10005e6c <E_EEPROM_XMC1_lPrepareDFlash+0xf4>)
10005d80:	685b      	ldr	r3, [r3, #4]
10005d82:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
10005d84:	687a      	ldr	r2, [r7, #4]
10005d86:	23ba      	movs	r3, #186	; 0xba
10005d88:	005b      	lsls	r3, r3, #1
10005d8a:	58d3      	ldr	r3, [r2, r3]
10005d8c:	2b04      	cmp	r3, #4
10005d8e:	d002      	beq.n	10005d96 <E_EEPROM_XMC1_lPrepareDFlash+0x1e>
10005d90:	2b05      	cmp	r3, #5
10005d92:	d01f      	beq.n	10005dd4 <E_EEPROM_XMC1_lPrepareDFlash+0x5c>
10005d94:	e035      	b.n	10005e02 <E_EEPROM_XMC1_lPrepareDFlash+0x8a>
    {
      case E_EEPROM_XMC1_PREPFLASH_2F:
      
      /* Set the marker blocks with copy completed state */
      E_EEPROM_XMC1_lSetMarkerPageBuffer(E_EEPROM_XMC1_VALID_STATE);
10005d96:	2020      	movs	r0, #32
10005d98:	f000 fb74 	bl	10006484 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
      
      /* Clear all error status flags before flash operation*/
      XMC_FLASH_ClearStatus();
10005d9c:	f7fc fc72 	bl	10002684 <XMC_FLASH_ClearStatus>
      
      E_EEPROM_XMC1_lWriteSinglePage(E_EEPROM_XMC1_FLASH_BANK0_BASE , (uint32_t*)(void*)data_ptr->page_write_buffer);
10005da0:	687b      	ldr	r3, [r7, #4]
10005da2:	3370      	adds	r3, #112	; 0x70
10005da4:	4a32      	ldr	r2, [pc, #200]	; (10005e70 <E_EEPROM_XMC1_lPrepareDFlash+0xf8>)
10005da6:	1c10      	adds	r0, r2, #0
10005da8:	1c19      	adds	r1, r3, #0
10005daa:	f000 fef9 	bl	10006ba0 <E_EEPROM_XMC1_lWriteSinglePage>
      
      status = E_EEPROM_XMC1_lGetFlashStatus();
10005dae:	f000 ff11 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10005db2:	1c03      	adds	r3, r0, #0
10005db4:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005db6:	683b      	ldr	r3, [r7, #0]
10005db8:	2b00      	cmp	r3, #0
10005dba:	d105      	bne.n	10005dc8 <E_EEPROM_XMC1_lPrepareDFlash+0x50>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
10005dbc:	687a      	ldr	r2, [r7, #4]
10005dbe:	23ba      	movs	r3, #186	; 0xba
10005dc0:	005b      	lsls	r3, r3, #1
10005dc2:	2105      	movs	r1, #5
10005dc4:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005dc6:	e042      	b.n	10005e4e <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005dc8:	687a      	ldr	r2, [r7, #4]
10005dca:	23ba      	movs	r3, #186	; 0xba
10005dcc:	005b      	lsls	r3, r3, #1
10005dce:	2109      	movs	r1, #9
10005dd0:	50d1      	str	r1, [r2, r3]
      }
      break;
10005dd2:	e03c      	b.n	10005e4e <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      case E_EEPROM_XMC1_PREPFLASH_2E:
        
      E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005dd4:	f000 fb38 	bl	10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
      
      /* Write Bank1 to formatted state  (2E) */
      status = E_EEPROM_XMC1_lGCWrite((uint32_t)E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_END_ERASE_OFFSET);
10005dd8:	4b26      	ldr	r3, [pc, #152]	; (10005e74 <E_EEPROM_XMC1_lPrepareDFlash+0xfc>)
10005dda:	1c18      	adds	r0, r3, #0
10005ddc:	f000 fbc0 	bl	10006560 <E_EEPROM_XMC1_lGCWrite>
10005de0:	1c03      	adds	r3, r0, #0
10005de2:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005de4:	683b      	ldr	r3, [r7, #0]
10005de6:	2b00      	cmp	r3, #0
10005de8:	d105      	bne.n	10005df6 <E_EEPROM_XMC1_lPrepareDFlash+0x7e>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005dea:	687a      	ldr	r2, [r7, #4]
10005dec:	23ba      	movs	r3, #186	; 0xba
10005dee:	005b      	lsls	r3, r3, #1
10005df0:	210a      	movs	r1, #10
10005df2:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005df4:	e02b      	b.n	10005e4e <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005df6:	687a      	ldr	r2, [r7, #4]
10005df8:	23ba      	movs	r3, #186	; 0xba
10005dfa:	005b      	lsls	r3, r3, #1
10005dfc:	2109      	movs	r1, #9
10005dfe:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e00:	e025      	b.n	10005e4e <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      default:  /* gc_state : E_EEPROM_XMC1_PREPFLASH_FF*/
      
      /* Erase the previous redundant bank */
      status = E_EEPROM_XMC1_lEraseBank(data_ptr->curr_bank_end_addr);
10005e02:	687b      	ldr	r3, [r7, #4]
10005e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10005e06:	1c18      	adds	r0, r3, #0
10005e08:	f000 fb80 	bl	1000650c <E_EEPROM_XMC1_lEraseBank>
10005e0c:	1c03      	adds	r3, r0, #0
10005e0e:	603b      	str	r3, [r7, #0]
      
      /* Erase the previous redundant bank */
      if (status == 0U)
10005e10:	683b      	ldr	r3, [r7, #0]
10005e12:	2b00      	cmp	r3, #0
10005e14:	d115      	bne.n	10005e42 <E_EEPROM_XMC1_lPrepareDFlash+0xca>
      {
        status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005e16:	687b      	ldr	r3, [r7, #4]
10005e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005e1a:	1c18      	adds	r0, r3, #0
10005e1c:	f000 fb76 	bl	1000650c <E_EEPROM_XMC1_lEraseBank>
10005e20:	1c03      	adds	r3, r0, #0
10005e22:	603b      	str	r3, [r7, #0]
        
        if (status == 0U)
10005e24:	683b      	ldr	r3, [r7, #0]
10005e26:	2b00      	cmp	r3, #0
10005e28:	d105      	bne.n	10005e36 <E_EEPROM_XMC1_lPrepareDFlash+0xbe>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
10005e2a:	687a      	ldr	r2, [r7, #4]
10005e2c:	23ba      	movs	r3, #186	; 0xba
10005e2e:	005b      	lsls	r3, r3, #1
10005e30:	2104      	movs	r1, #4
10005e32:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e34:	e00a      	b.n	10005e4c <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
        }
        else
        {
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e36:	687a      	ldr	r2, [r7, #4]
10005e38:	23ba      	movs	r3, #186	; 0xba
10005e3a:	005b      	lsls	r3, r3, #1
10005e3c:	2109      	movs	r1, #9
10005e3e:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e40:	e004      	b.n	10005e4c <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
        }
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e42:	687a      	ldr	r2, [r7, #4]
10005e44:	23ba      	movs	r3, #186	; 0xba
10005e46:	005b      	lsls	r3, r3, #1
10005e48:	2109      	movs	r1, #9
10005e4a:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e4c:	46c0      	nop			; (mov r8, r8)
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005e4e:	687a      	ldr	r2, [r7, #4]
10005e50:	23ba      	movs	r3, #186	; 0xba
10005e52:	005b      	lsls	r3, r3, #1
10005e54:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005e56:	2b0a      	cmp	r3, #10
10005e58:	d005      	beq.n	10005e66 <E_EEPROM_XMC1_lPrepareDFlash+0xee>
10005e5a:	687a      	ldr	r2, [r7, #4]
10005e5c:	23ba      	movs	r3, #186	; 0xba
10005e5e:	005b      	lsls	r3, r3, #1
10005e60:	58d3      	ldr	r3, [r2, r3]
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005e62:	2b09      	cmp	r3, #9
10005e64:	d18e      	bne.n	10005d84 <E_EEPROM_XMC1_lPrepareDFlash+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005e66:	46bd      	mov	sp, r7
10005e68:	b002      	add	sp, #8
10005e6a:	bd80      	pop	{r7, pc}
10005e6c:	20000718 	.word	0x20000718
10005e70:	10010a00 	.word	0x10010a00
10005e74:	10010d30 	.word	0x10010d30

10005e78 <E_EEPROM_XMC1_lUpdateCache>:
 *
 * Description     : This utility function update's the cache table which contains the latest information about the
 *                   FLASH contents.
 */
static void E_EEPROM_XMC1_lUpdateCache(void)
{
10005e78:	b580      	push	{r7, lr}
10005e7a:	b084      	sub	sp, #16
10005e7c:	af00      	add	r7, sp, #0
  uint32_t end_addr;
  uint32_t read_status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005e7e:	4b39      	ldr	r3, [pc, #228]	; (10005f64 <E_EEPROM_XMC1_lUpdateCache+0xec>)
10005e80:	685b      	ldr	r3, [r3, #4]
10005e82:	607b      	str	r3, [r7, #4]
  
  /* Evaluate the end address of the bank to start reading blocks for cache update */
  if (data_ptr->current_bank == 0U)
10005e84:	687b      	ldr	r3, [r7, #4]
10005e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005e88:	2b00      	cmp	r3, #0
10005e8a:	d102      	bne.n	10005e92 <E_EEPROM_XMC1_lUpdateCache+0x1a>
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e8c:	4b36      	ldr	r3, [pc, #216]	; (10005f68 <E_EEPROM_XMC1_lUpdateCache+0xf0>)
10005e8e:	60fb      	str	r3, [r7, #12]
10005e90:	e001      	b.n	10005e96 <E_EEPROM_XMC1_lUpdateCache+0x1e>
  }
  else
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e92:	4b36      	ldr	r3, [pc, #216]	; (10005f6c <E_EEPROM_XMC1_lUpdateCache+0xf4>)
10005e94:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the read number of blocks count variable and reset cache update index */
  data_ptr->written_block_counter = 0U;
10005e96:	687b      	ldr	r3, [r7, #4]
10005e98:	2200      	movs	r2, #0
10005e9a:	659a      	str	r2, [r3, #88]	; 0x58
  data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005e9c:	687a      	ldr	r2, [r7, #4]
10005e9e:	23c2      	movs	r3, #194	; 0xc2
10005ea0:	005b      	lsls	r3, r3, #1
10005ea2:	21ff      	movs	r1, #255	; 0xff
10005ea4:	50d1      	str	r1, [r2, r3]
  
  /* Start the Cache Update state machine */
  data_ptr->cache_state = E_EEPROM_XMC1_CACHE_EMPTY_BLOCK;
10005ea6:	687a      	ldr	r2, [r7, #4]
10005ea8:	23c0      	movs	r3, #192	; 0xc0
10005eaa:	005b      	lsls	r3, r3, #1
10005eac:	2101      	movs	r1, #1
10005eae:	50d1      	str	r1, [r2, r3]
  
  /* Point to starting address of last data block of the bank */
  data_ptr->curr_bank_src_addr += ( E_EEPROM_XMC1_FLASH_BANK_SIZE - E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10005eb0:	687b      	ldr	r3, [r7, #4]
10005eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005eb4:	22bc      	movs	r2, #188	; 0xbc
10005eb6:	0092      	lsls	r2, r2, #2
10005eb8:	189a      	adds	r2, r3, r2
10005eba:	687b      	ldr	r3, [r7, #4]
10005ebc:	651a      	str	r2, [r3, #80]	; 0x50
  /* Search for the first entry of a non empty block inside the valid bank starting from bottom */
  do{
      read_status = E_EEPROM_XMC1_lCacheEmptyBlkEval(end_addr);
10005ebe:	68fb      	ldr	r3, [r7, #12]
10005ec0:	1c18      	adds	r0, r3, #0
10005ec2:	f000 f855 	bl	10005f70 <E_EEPROM_XMC1_lCacheEmptyBlkEval>
10005ec6:	1c03      	adds	r3, r0, #0
10005ec8:	60bb      	str	r3, [r7, #8]
  } while (data_ptr->cache_state == E_EEPROM_XMC1_CACHE_EMPTY_BLOCK);
10005eca:	687a      	ldr	r2, [r7, #4]
10005ecc:	23c0      	movs	r3, #192	; 0xc0
10005ece:	005b      	lsls	r3, r3, #1
10005ed0:	58d3      	ldr	r3, [r2, r3]
10005ed2:	2b01      	cmp	r3, #1
10005ed4:	d0f3      	beq.n	10005ebe <E_EEPROM_XMC1_lUpdateCache+0x46>
  
   /* Update the next free block location only if it is not done by the previous function call  */
  if (data_ptr->next_free_block_addr == 0U)
10005ed6:	687b      	ldr	r3, [r7, #4]
10005ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005eda:	2b00      	cmp	r3, #0
10005edc:	d105      	bne.n	10005eea <E_EEPROM_XMC1_lUpdateCache+0x72>
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005ede:	687b      	ldr	r3, [r7, #4]
10005ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005ee2:	3310      	adds	r3, #16
10005ee4:	1c1a      	adds	r2, r3, #0
10005ee6:	687b      	ldr	r3, [r7, #4]
10005ee8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005eea:	e031      	b.n	10005f50 <E_EEPROM_XMC1_lUpdateCache+0xd8>
  {
    /* Check If the previous read had an ECC error or not */
    if (!(read_status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR))
10005eec:	68bb      	ldr	r3, [r7, #8]
10005eee:	2220      	movs	r2, #32
10005ef0:	4013      	ands	r3, r2
10005ef2:	d102      	bne.n	10005efa <E_EEPROM_XMC1_lUpdateCache+0x82>
    {
      /* Evaluate the Block status since no error found */
      E_EEPROM_XMC1_lEvalBlockStatus();
10005ef4:	f000 f89a 	bl	1000602c <E_EEPROM_XMC1_lEvalBlockStatus>
10005ef8:	e01b      	b.n	10005f32 <E_EEPROM_XMC1_lUpdateCache+0xba>
    }
    else
    {
      /* If previous read block of the block had correct block number then mark the block as inconsistent */
      if ( data_ptr->updated_cache_index != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND )
10005efa:	687a      	ldr	r2, [r7, #4]
10005efc:	23c2      	movs	r3, #194	; 0xc2
10005efe:	005b      	lsls	r3, r3, #1
10005f00:	58d3      	ldr	r3, [r2, r3]
10005f02:	2bff      	cmp	r3, #255	; 0xff
10005f04:	d00d      	beq.n	10005f22 <E_EEPROM_XMC1_lUpdateCache+0xaa>
      {
        /* Goto the cache table entry for the given block */
        cache_ptr = data_ptr->block_info;
10005f06:	687b      	ldr	r3, [r7, #4]
10005f08:	603b      	str	r3, [r7, #0]
        cache_ptr = cache_ptr + data_ptr->updated_cache_index;
10005f0a:	687a      	ldr	r2, [r7, #4]
10005f0c:	23c2      	movs	r3, #194	; 0xc2
10005f0e:	005b      	lsls	r3, r3, #1
10005f10:	58d3      	ldr	r3, [r2, r3]
10005f12:	00db      	lsls	r3, r3, #3
10005f14:	683a      	ldr	r2, [r7, #0]
10005f16:	18d3      	adds	r3, r2, r3
10005f18:	603b      	str	r3, [r7, #0]
        /* Since CacheUpdateIndex contains valid block the  previous read block must belong to this block */
        cache_ptr->address = E_EEPROM_XMC1_ALL_ONES;
10005f1a:	683b      	ldr	r3, [r7, #0]
10005f1c:	2201      	movs	r2, #1
10005f1e:	4252      	negs	r2, r2
10005f20:	601a      	str	r2, [r3, #0]
      }
      /* Prepare for the next block */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005f22:	687a      	ldr	r2, [r7, #4]
10005f24:	23c2      	movs	r3, #194	; 0xc2
10005f26:	005b      	lsls	r3, r3, #1
10005f28:	21ff      	movs	r1, #255	; 0xff
10005f2a:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10005f2c:	687b      	ldr	r3, [r7, #4]
10005f2e:	2200      	movs	r2, #0
10005f30:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Check if all blocks have been read */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005f32:	687b      	ldr	r3, [r7, #4]
10005f34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f36:	68fb      	ldr	r3, [r7, #12]
10005f38:	429a      	cmp	r2, r3
10005f3a:	d105      	bne.n	10005f48 <E_EEPROM_XMC1_lUpdateCache+0xd0>
    {
      /* Goto the next state */
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005f3c:	687a      	ldr	r2, [r7, #4]
10005f3e:	23c0      	movs	r3, #192	; 0xc0
10005f40:	005b      	lsls	r3, r3, #1
10005f42:	2104      	movs	r1, #4
10005f44:	50d1      	str	r1, [r2, r3]
10005f46:	e003      	b.n	10005f50 <E_EEPROM_XMC1_lUpdateCache+0xd8>
    }
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
10005f48:	f000 f90c 	bl	10006164 <E_EEPROM_XMC1_lUpdateCacheBlockRead>
10005f4c:	1c03      	adds	r3, r0, #0
10005f4e:	60bb      	str	r3, [r7, #8]
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005f50:	687a      	ldr	r2, [r7, #4]
10005f52:	23c0      	movs	r3, #192	; 0xc0
10005f54:	005b      	lsls	r3, r3, #1
10005f56:	58d3      	ldr	r3, [r2, r3]
10005f58:	2b04      	cmp	r3, #4
10005f5a:	d1c7      	bne.n	10005eec <E_EEPROM_XMC1_lUpdateCache+0x74>
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
    }
  }
}
10005f5c:	46bd      	mov	sp, r7
10005f5e:	b004      	add	sp, #16
10005f60:	bd80      	pop	{r7, pc}
10005f62:	46c0      	nop			; (mov r8, r8)
10005f64:	20000718 	.word	0x20000718
10005f68:	10010b00 	.word	0x10010b00
10005f6c:	10010e00 	.word	0x10010e00

10005f70 <E_EEPROM_XMC1_lCacheEmptyBlkEval>:
 *
 * Description     : This utility function  will search through the FLASH from the bottom of the bank until a
 *                   readable data block is found.
 */
static uint32_t E_EEPROM_XMC1_lCacheEmptyBlkEval(uint32_t end_addr)
{
10005f70:	b580      	push	{r7, lr}
10005f72:	b086      	sub	sp, #24
10005f74:	af00      	add	r7, sp, #0
10005f76:	6078      	str	r0, [r7, #4]
  uint32_t status;
  uint32_t *read_word_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005f78:	4b2b      	ldr	r3, [pc, #172]	; (10006028 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xb8>)
10005f7a:	685b      	ldr	r3, [r3, #4]
10005f7c:	617b      	str	r3, [r7, #20]
  
  XMC_FLASH_ClearStatus();
10005f7e:	f7fc fb81 	bl	10002684 <XMC_FLASH_ClearStatus>
  
  /* Read the complete block */
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10005f82:	697b      	ldr	r3, [r7, #20]
10005f84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f86:	697b      	ldr	r3, [r7, #20]
10005f88:	335c      	adds	r3, #92	; 0x5c
10005f8a:	1c10      	adds	r0, r2, #0
10005f8c:	1c19      	adds	r1, r3, #0
10005f8e:	f000 fdf7 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
10005f92:	f000 fe1f 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10005f96:	1c03      	adds	r3, r0, #0
10005f98:	613b      	str	r3, [r7, #16]
  
  /* If ECC error exists because of any previous interruptions or power failures during Flash operation in progress*/
  if (status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR)
10005f9a:	693b      	ldr	r3, [r7, #16]
10005f9c:	2220      	movs	r2, #32
10005f9e:	4013      	ands	r3, r2
10005fa0:	d01b      	beq.n	10005fda <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x6a>
  {
    /* Update the free block location of the valid bank once and for ever until new write happens*/
    if (data_ptr->next_free_block_addr == 0U)
10005fa2:	697b      	ldr	r3, [r7, #20]
10005fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005fa6:	2b00      	cmp	r3, #0
10005fa8:	d105      	bne.n	10005fb6 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x46>
    {
      data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
10005faa:	697b      	ldr	r3, [r7, #20]
10005fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005fae:	3310      	adds	r3, #16
10005fb0:	1c1a      	adds	r2, r3, #0
10005fb2:	697b      	ldr	r3, [r7, #20]
10005fb4:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* Check if all blocks have been read? If yes go to cache update complete state else move to the next block */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005fb6:	697b      	ldr	r3, [r7, #20]
10005fb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005fba:	687b      	ldr	r3, [r7, #4]
10005fbc:	429a      	cmp	r2, r3
10005fbe:	d105      	bne.n	10005fcc <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x5c>
    {
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005fc0:	697a      	ldr	r2, [r7, #20]
10005fc2:	23c0      	movs	r3, #192	; 0xc0
10005fc4:	005b      	lsls	r3, r3, #1
10005fc6:	2104      	movs	r1, #4
10005fc8:	50d1      	str	r1, [r2, r3]
10005fca:	e028      	b.n	1000601e <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005fcc:	697b      	ldr	r3, [r7, #20]
10005fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005fd0:	3b10      	subs	r3, #16
10005fd2:	1c1a      	adds	r2, r3, #0
10005fd4:	697b      	ldr	r3, [r7, #20]
10005fd6:	651a      	str	r2, [r3, #80]	; 0x50
10005fd8:	e021      	b.n	1000601e <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
  }
  /* No ECC Error */
  else
  {
    read_word_ptr = ((uint32_t*)(void*)data_ptr->read_write_buffer);
10005fda:	697b      	ldr	r3, [r7, #20]
10005fdc:	335c      	adds	r3, #92	; 0x5c
10005fde:	60fb      	str	r3, [r7, #12]
    /* Check if the first word of the block is having some data written on it */
    if (*read_word_ptr != E_EEPROM_XMC1_ALL_ONES)
10005fe0:	68fb      	ldr	r3, [r7, #12]
10005fe2:	681b      	ldr	r3, [r3, #0]
10005fe4:	3301      	adds	r3, #1
10005fe6:	d00a      	beq.n	10005ffe <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x8e>
    {
      /* Increment the data block count and go to the next block read state */
      data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10005fe8:	697b      	ldr	r3, [r7, #20]
10005fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10005fec:	1c5a      	adds	r2, r3, #1
10005fee:	697b      	ldr	r3, [r7, #20]
10005ff0:	659a      	str	r2, [r3, #88]	; 0x58
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_NEXT_BLK;
10005ff2:	697a      	ldr	r2, [r7, #20]
10005ff4:	23c0      	movs	r3, #192	; 0xc0
10005ff6:	005b      	lsls	r3, r3, #1
10005ff8:	2102      	movs	r1, #2
10005ffa:	50d1      	str	r1, [r2, r3]
10005ffc:	e00f      	b.n	1000601e <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      /* Check if all blocks have been read? If yes go to cache update complete state else move to next block */
      if ( data_ptr->curr_bank_src_addr == end_addr )
10005ffe:	697b      	ldr	r3, [r7, #20]
10006000:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10006002:	687b      	ldr	r3, [r7, #4]
10006004:	429a      	cmp	r2, r3
10006006:	d104      	bne.n	10006012 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xa2>
      {
        data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10006008:	697a      	ldr	r2, [r7, #20]
1000600a:	23c0      	movs	r3, #192	; 0xc0
1000600c:	005b      	lsls	r3, r3, #1
1000600e:	2104      	movs	r1, #4
10006010:	50d1      	str	r1, [r2, r3]
      }
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10006012:	697b      	ldr	r3, [r7, #20]
10006014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10006016:	3b10      	subs	r3, #16
10006018:	1c1a      	adds	r2, r3, #0
1000601a:	697b      	ldr	r3, [r7, #20]
1000601c:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  return (status);
1000601e:	693b      	ldr	r3, [r7, #16]
}
10006020:	1c18      	adds	r0, r3, #0
10006022:	46bd      	mov	sp, r7
10006024:	b006      	add	sp, #24
10006026:	bd80      	pop	{r7, pc}
10006028:	20000718 	.word	0x20000718

1000602c <E_EEPROM_XMC1_lEvalBlockStatus>:
 *                    2) cache updated: inconsistent           
 *                    3) cache already updated (no actions done)   
 *                    4) cannot evaluate - requires more blocks to be read          
 */
static void E_EEPROM_XMC1_lEvalBlockStatus(void)
{
1000602c:	b580      	push	{r7, lr}
1000602e:	b088      	sub	sp, #32
10006030:	af00      	add	r7, sp, #0
  uint32_t physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;
  E_EEPROM_XMC1_BLOCK_HEADER_t *Ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006032:	4b4b      	ldr	r3, [pc, #300]	; (10006160 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
10006034:	685b      	ldr	r3, [r3, #4]
10006036:	61fb      	str	r3, [r7, #28]
  Ptr = (E_EEPROM_XMC1_BLOCK_HEADER_t *)(void *)data_ptr->read_write_buffer;
10006038:	69fb      	ldr	r3, [r7, #28]
1000603a:	335c      	adds	r3, #92	; 0x5c
1000603c:	61bb      	str	r3, [r7, #24]
  block_number = Ptr->block_number;
1000603e:	2317      	movs	r3, #23
10006040:	18fb      	adds	r3, r7, r3
10006042:	69ba      	ldr	r2, [r7, #24]
10006044:	7812      	ldrb	r2, [r2, #0]
10006046:	701a      	strb	r2, [r3, #0]
  status_byte = Ptr->status;
10006048:	69bb      	ldr	r3, [r7, #24]
1000604a:	785b      	ldrb	r3, [r3, #1]
1000604c:	613b      	str	r3, [r7, #16]
  
  cache_ptr = data_ptr->block_info;
1000604e:	69fb      	ldr	r3, [r7, #28]
10006050:	60fb      	str	r3, [r7, #12]
  
  /* Get the Index of the read block from the user configuration */
  indx = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
10006052:	2317      	movs	r3, #23
10006054:	18fb      	adds	r3, r7, r3
10006056:	781b      	ldrb	r3, [r3, #0]
10006058:	1c18      	adds	r0, r3, #0
1000605a:	f000 f8a7 	bl	100061ac <E_EEPROM_XMC1_lGetUsrBlockIndex>
1000605e:	1c03      	adds	r3, r0, #0
10006060:	60bb      	str	r3, [r7, #8]
  
  /* If the block is found */
  if ( (indx != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND) )
10006062:	68bb      	ldr	r3, [r7, #8]
10006064:	2bff      	cmp	r3, #255	; 0xff
10006066:	d100      	bne.n	1000606a <E_EEPROM_XMC1_lEvalBlockStatus+0x3e>
10006068:	e06f      	b.n	1000614a <E_EEPROM_XMC1_lEvalBlockStatus+0x11e>
  {
    /* Point to the cache table entry for the block to be evaluated */
    cache_ptr = cache_ptr + indx;
1000606a:	68bb      	ldr	r3, [r7, #8]
1000606c:	00db      	lsls	r3, r3, #3
1000606e:	68fa      	ldr	r2, [r7, #12]
10006070:	18d3      	adds	r3, r2, r3
10006072:	60fb      	str	r3, [r7, #12]
    
    /* Store Index of current block */
    data_ptr->updated_cache_index = indx;
10006074:	69fa      	ldr	r2, [r7, #28]
10006076:	23c2      	movs	r3, #194	; 0xc2
10006078:	005b      	lsls	r3, r3, #1
1000607a:	68b9      	ldr	r1, [r7, #8]
1000607c:	50d1      	str	r1, [r2, r3]
    
    /* Check if cache table is updated for the given block : address = 0U => cache table not yet updated */
    if (cache_ptr->address == 0U)
1000607e:	68fb      	ldr	r3, [r7, #12]
10006080:	681b      	ldr	r3, [r3, #0]
10006082:	2b00      	cmp	r3, #0
10006084:	d158      	bne.n	10006138 <E_EEPROM_XMC1_lEvalBlockStatus+0x10c>
    {
      /* If the starting block of the block found */
      if ((status_byte & E_EEPROM_XMC1_START_BIT ) != 0U)
10006086:	693b      	ldr	r3, [r7, #16]
10006088:	2280      	movs	r2, #128	; 0x80
1000608a:	4013      	ands	r3, r2
1000608c:	d065      	beq.n	1000615a <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
      {
        /* Update the cache with block address */
        cache_ptr->address = data_ptr->curr_bank_src_addr;
1000608e:	69fb      	ldr	r3, [r7, #28]
10006090:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10006092:	68fb      	ldr	r3, [r7, #12]
10006094:	601a      	str	r2, [r3, #0]
        
        /* if the Valid bit for the logical block is set */
        if ((status_byte & (E_EEPROM_XMC1_VALID_BIT) ) != 0U)
10006096:	693b      	ldr	r3, [r7, #16]
10006098:	2240      	movs	r2, #64	; 0x40
1000609a:	4013      	ands	r3, r2
1000609c:	d014      	beq.n	100060c8 <E_EEPROM_XMC1_lEvalBlockStatus+0x9c>
        {
          cache_ptr->status.valid = 1U;
1000609e:	68fb      	ldr	r3, [r7, #12]
100060a0:	791a      	ldrb	r2, [r3, #4]
100060a2:	2101      	movs	r1, #1
100060a4:	430a      	orrs	r2, r1
100060a6:	711a      	strb	r2, [r3, #4]
          
          /* if the CRC bit for the logical block is set */
          if ((status_byte & (E_EEPROM_XMC1_CRC_BIT) ) != 0U)
100060a8:	693b      	ldr	r3, [r7, #16]
100060aa:	2210      	movs	r2, #16
100060ac:	4013      	ands	r3, r2
100060ae:	d005      	beq.n	100060bc <E_EEPROM_XMC1_lEvalBlockStatus+0x90>
          {
            cache_ptr->status.crc = 1U;
100060b0:	68fb      	ldr	r3, [r7, #12]
100060b2:	791a      	ldrb	r2, [r3, #4]
100060b4:	2108      	movs	r1, #8
100060b6:	430a      	orrs	r2, r1
100060b8:	711a      	strb	r2, [r3, #4]
100060ba:	e00a      	b.n	100060d2 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
          else
          {
            cache_ptr->status.crc = 0U;
100060bc:	68fb      	ldr	r3, [r7, #12]
100060be:	791a      	ldrb	r2, [r3, #4]
100060c0:	2108      	movs	r1, #8
100060c2:	438a      	bics	r2, r1
100060c4:	711a      	strb	r2, [r3, #4]
100060c6:	e004      	b.n	100060d2 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
        }
        else
        {
          cache_ptr->status.valid = 0U;
100060c8:	68fb      	ldr	r3, [r7, #12]
100060ca:	791a      	ldrb	r2, [r3, #4]
100060cc:	2101      	movs	r1, #1
100060ce:	438a      	bics	r2, r1
100060d0:	711a      	strb	r2, [r3, #4]
        }
        
        /* Check If number of Flash blocks used for this data block is same in size */
        size = (uint32_t)(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx].size);
100060d2:	4b23      	ldr	r3, [pc, #140]	; (10006160 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
100060d4:	681a      	ldr	r2, [r3, #0]
100060d6:	68bb      	ldr	r3, [r7, #8]
100060d8:	00db      	lsls	r3, r3, #3
100060da:	18d3      	adds	r3, r2, r3
100060dc:	685b      	ldr	r3, [r3, #4]
100060de:	607b      	str	r3, [r7, #4]
        physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
100060e0:	687b      	ldr	r3, [r7, #4]
100060e2:	1c18      	adds	r0, r3, #0
100060e4:	f000 f892 	bl	1000620c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
100060e8:	1c03      	adds	r3, r0, #0
100060ea:	603b      	str	r3, [r7, #0]
        
        if ( data_ptr->written_block_counter == physical_blocks)
100060ec:	69fb      	ldr	r3, [r7, #28]
100060ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
100060f0:	683b      	ldr	r3, [r7, #0]
100060f2:	429a      	cmp	r2, r3
100060f4:	d105      	bne.n	10006102 <E_EEPROM_XMC1_lEvalBlockStatus+0xd6>
        {
          cache_ptr->status.consistent = 1U;  /* EVALUATION RESULT : BLOCK CONSISTENT*/
100060f6:	68fb      	ldr	r3, [r7, #12]
100060f8:	791a      	ldrb	r2, [r3, #4]
100060fa:	2102      	movs	r1, #2
100060fc:	430a      	orrs	r2, r1
100060fe:	711a      	strb	r2, [r3, #4]
10006100:	e011      	b.n	10006126 <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
        }
        else
        {
          if (cache_ptr->status.valid == 1U)
10006102:	68fb      	ldr	r3, [r7, #12]
10006104:	791b      	ldrb	r3, [r3, #4]
10006106:	2201      	movs	r2, #1
10006108:	4013      	ands	r3, r2
1000610a:	b2db      	uxtb	r3, r3
1000610c:	2b00      	cmp	r3, #0
1000610e:	d005      	beq.n	1000611c <E_EEPROM_XMC1_lEvalBlockStatus+0xf0>
          {
            cache_ptr->status.consistent = 0U;  /* EVALUATION RESULT : BLOCK INCONSISTENT */
10006110:	68fb      	ldr	r3, [r7, #12]
10006112:	791a      	ldrb	r2, [r3, #4]
10006114:	2102      	movs	r1, #2
10006116:	438a      	bics	r2, r1
10006118:	711a      	strb	r2, [r3, #4]
1000611a:	e004      	b.n	10006126 <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
          }
          else
          {
            cache_ptr->status.consistent = 1U; /* If the block is invalid, then mark : BLOCK INCONSISTENT */
1000611c:	68fb      	ldr	r3, [r7, #12]
1000611e:	791a      	ldrb	r2, [r3, #4]
10006120:	2102      	movs	r1, #2
10006122:	430a      	orrs	r2, r1
10006124:	711a      	strb	r2, [r3, #4]
          }
        }
        /* Initialize the Index, block block count for the next read */
        data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10006126:	69fa      	ldr	r2, [r7, #28]
10006128:	23c2      	movs	r3, #194	; 0xc2
1000612a:	005b      	lsls	r3, r3, #1
1000612c:	21ff      	movs	r1, #255	; 0xff
1000612e:	50d1      	str	r1, [r2, r3]
        data_ptr->written_block_counter = 0U;
10006130:	69fb      	ldr	r3, [r7, #28]
10006132:	2200      	movs	r2, #0
10006134:	659a      	str	r2, [r3, #88]	; 0x58
10006136:	e010      	b.n	1000615a <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    {
      /*
       * EVALUATION RESULT : CACHE ALREADY UPDATED
       * If cache table is already updated for the block, no need to evaluate the block
       */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10006138:	69fa      	ldr	r2, [r7, #28]
1000613a:	23c2      	movs	r3, #194	; 0xc2
1000613c:	005b      	lsls	r3, r3, #1
1000613e:	21ff      	movs	r1, #255	; 0xff
10006140:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10006142:	69fb      	ldr	r3, [r7, #28]
10006144:	2200      	movs	r2, #0
10006146:	659a      	str	r2, [r3, #88]	; 0x58
10006148:	e007      	b.n	1000615a <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    }
  }
  else
  {    
    data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000614a:	69fa      	ldr	r2, [r7, #28]
1000614c:	23c2      	movs	r3, #194	; 0xc2
1000614e:	005b      	lsls	r3, r3, #1
10006150:	21ff      	movs	r1, #255	; 0xff
10006152:	50d1      	str	r1, [r2, r3]
    data_ptr->written_block_counter = 0U;
10006154:	69fb      	ldr	r3, [r7, #28]
10006156:	2200      	movs	r2, #0
10006158:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
1000615a:	46bd      	mov	sp, r7
1000615c:	b008      	add	sp, #32
1000615e:	bd80      	pop	{r7, pc}
10006160:	20000718 	.word	0x20000718

10006164 <E_EEPROM_XMC1_lUpdateCacheBlockRead>:
 * Return value   : uint32_t
 *
 * Description    : Utility function to read data block from flash for cache update function.
 */
static uint32_t E_EEPROM_XMC1_lUpdateCacheBlockRead(void)
{
10006164:	b580      	push	{r7, lr}
10006166:	b082      	sub	sp, #8
10006168:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000616a:	4b0f      	ldr	r3, [pc, #60]	; (100061a8 <E_EEPROM_XMC1_lUpdateCacheBlockRead+0x44>)
1000616c:	685b      	ldr	r3, [r3, #4]
1000616e:	607b      	str	r3, [r7, #4]
  
  /* Set the Write Source pointer to the next block */
  data_ptr->curr_bank_src_addr = data_ptr->curr_bank_src_addr -  E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10006170:	687b      	ldr	r3, [r7, #4]
10006172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10006174:	3b10      	subs	r3, #16
10006176:	1c1a      	adds	r2, r3, #0
10006178:	687b      	ldr	r3, [r7, #4]
1000617a:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
1000617c:	f7fc fa82 	bl	10002684 <XMC_FLASH_ClearStatus>
  
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr,  (uint32_t*)(void*)data_ptr->read_write_buffer);
10006180:	687b      	ldr	r3, [r7, #4]
10006182:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10006184:	687b      	ldr	r3, [r7, #4]
10006186:	335c      	adds	r3, #92	; 0x5c
10006188:	1c10      	adds	r0, r2, #0
1000618a:	1c19      	adds	r1, r3, #0
1000618c:	f000 fcf8 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Increment number of read block counter  */
  data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10006190:	687b      	ldr	r3, [r7, #4]
10006192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006194:	1c5a      	adds	r2, r3, #1
10006196:	687b      	ldr	r3, [r7, #4]
10006198:	659a      	str	r2, [r3, #88]	; 0x58
  
  return (E_EEPROM_XMC1_lGetFlashStatus());
1000619a:	f000 fd1b 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
1000619e:	1c03      	adds	r3, r0, #0
}
100061a0:	1c18      	adds	r0, r3, #0
100061a2:	46bd      	mov	sp, r7
100061a4:	b002      	add	sp, #8
100061a6:	bd80      	pop	{r7, pc}
100061a8:	20000718 	.word	0x20000718

100061ac <E_EEPROM_XMC1_lGetUsrBlockIndex>:
 * Return value   : uint32_t : returns array index pointer of block configuration
 *
 * Description    : This utility function will return the Index (location) of the block in the user configuration.
 */
static uint32_t E_EEPROM_XMC1_lGetUsrBlockIndex(uint8_t block_number)
{
100061ac:	b580      	push	{r7, lr}
100061ae:	b084      	sub	sp, #16
100061b0:	af00      	add	r7, sp, #0
100061b2:	1c02      	adds	r2, r0, #0
100061b4:	1dfb      	adds	r3, r7, #7
100061b6:	701a      	strb	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_BLOCK_t  *block_ptr;
  
  indx = 0U;
100061b8:	2300      	movs	r3, #0
100061ba:	60fb      	str	r3, [r7, #12]
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
100061bc:	4b12      	ldr	r3, [pc, #72]	; (10006208 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061be:	681a      	ldr	r2, [r3, #0]
100061c0:	68fb      	ldr	r3, [r7, #12]
100061c2:	00db      	lsls	r3, r3, #3
100061c4:	18d3      	adds	r3, r2, r3
100061c6:	60bb      	str	r3, [r7, #8]
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
100061c8:	e005      	b.n	100061d6 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x2a>
  {
    indx++;
100061ca:	68fb      	ldr	r3, [r7, #12]
100061cc:	3301      	adds	r3, #1
100061ce:	60fb      	str	r3, [r7, #12]
    block_ptr++;
100061d0:	68bb      	ldr	r3, [r7, #8]
100061d2:	3308      	adds	r3, #8
100061d4:	60bb      	str	r3, [r7, #8]
  
  indx = 0U;
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
100061d6:	4b0c      	ldr	r3, [pc, #48]	; (10006208 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061d8:	7a5b      	ldrb	r3, [r3, #9]
100061da:	1e1a      	subs	r2, r3, #0
100061dc:	68fb      	ldr	r3, [r7, #12]
100061de:	429a      	cmp	r2, r3
100061e0:	d905      	bls.n	100061ee <E_EEPROM_XMC1_lGetUsrBlockIndex+0x42>
100061e2:	68bb      	ldr	r3, [r7, #8]
100061e4:	781b      	ldrb	r3, [r3, #0]
100061e6:	1dfa      	adds	r2, r7, #7
100061e8:	7812      	ldrb	r2, [r2, #0]
100061ea:	429a      	cmp	r2, r3
100061ec:	d1ed      	bne.n	100061ca <E_EEPROM_XMC1_lGetUsrBlockIndex+0x1e>
  {
    indx++;
    block_ptr++;
  }
  
  if ( indx == E_EEPROM_XMC1_HANDLE_PTR->block_count )
100061ee:	4b06      	ldr	r3, [pc, #24]	; (10006208 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061f0:	7a5b      	ldrb	r3, [r3, #9]
100061f2:	1e1a      	subs	r2, r3, #0
100061f4:	68fb      	ldr	r3, [r7, #12]
100061f6:	429a      	cmp	r2, r3
100061f8:	d101      	bne.n	100061fe <E_EEPROM_XMC1_lGetUsrBlockIndex+0x52>
  {
    indx = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
100061fa:	23ff      	movs	r3, #255	; 0xff
100061fc:	60fb      	str	r3, [r7, #12]
  }
  return (indx);
100061fe:	68fb      	ldr	r3, [r7, #12]
}
10006200:	1c18      	adds	r0, r3, #0
10006202:	46bd      	mov	sp, r7
10006204:	b004      	add	sp, #16
10006206:	bd80      	pop	{r7, pc}
10006208:	20000718 	.word	0x20000718

1000620c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>:
 * Return value   : uint32_t - returns maximum physical flash blocks required to store the data.
 *
 * Description    : Calculates and return the number of FLASH blocks required for a user data block size.
 */
static uint32_t E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(uint32_t size)
{
1000620c:	b580      	push	{r7, lr}
1000620e:	b084      	sub	sp, #16
10006210:	af00      	add	r7, sp, #0
10006212:	6078      	str	r0, [r7, #4]
  uint32_t physical_blocks;

  physical_blocks = 1U;
10006214:	2301      	movs	r3, #1
10006216:	60fb      	str	r3, [r7, #12]
  /* If size is greater than the  */
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
10006218:	687b      	ldr	r3, [r7, #4]
1000621a:	2b0c      	cmp	r3, #12
1000621c:	d90f      	bls.n	1000623e <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x32>
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
1000621e:	687b      	ldr	r3, [r7, #4]
10006220:	3b0c      	subs	r3, #12
10006222:	607b      	str	r3, [r7, #4]
    physical_blocks++;
10006224:	68fb      	ldr	r3, [r7, #12]
10006226:	3301      	adds	r3, #1
10006228:	60fb      	str	r3, [r7, #12]
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
1000622a:	e005      	b.n	10006238 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x2c>
    {
      physical_blocks++;
1000622c:	68fb      	ldr	r3, [r7, #12]
1000622e:	3301      	adds	r3, #1
10006230:	60fb      	str	r3, [r7, #12]
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006232:	687b      	ldr	r3, [r7, #4]
10006234:	3b0e      	subs	r3, #14
10006236:	607b      	str	r3, [r7, #4]
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
    physical_blocks++;
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006238:	687b      	ldr	r3, [r7, #4]
1000623a:	2b0e      	cmp	r3, #14
1000623c:	d8f6      	bhi.n	1000622c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x20>
    {
      physical_blocks++;
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
    }
  }
  return(physical_blocks);
1000623e:	68fb      	ldr	r3, [r7, #12]
}
10006240:	1c18      	adds	r0, r3, #0
10006242:	46bd      	mov	sp, r7
10006244:	b004      	add	sp, #16
10006246:	bd80      	pop	{r7, pc}

10006248 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>:
 * Return value    : uint32_t : Number of physical blocks left in the bank for writing data.
 *
 * Description     : This routine will calculate the number of empty DFLASH blocks remaining in the bank.
 */
static uint32_t E_EEPROM_XMC1_lGetFreeDFLASHBlocks(void)
{
10006248:	b580      	push	{r7, lr}
1000624a:	b084      	sub	sp, #16
1000624c:	af00      	add	r7, sp, #0
  uint32_t base_addr;
  uint32_t free_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000624e:	4b0d      	ldr	r3, [pc, #52]	; (10006284 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x3c>)
10006250:	685b      	ldr	r3, [r3, #4]
10006252:	60bb      	str	r3, [r7, #8]
  
  if (data_ptr->current_bank == 0U)
10006254:	68bb      	ldr	r3, [r7, #8]
10006256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10006258:	2b00      	cmp	r3, #0
1000625a:	d102      	bne.n	10006262 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1a>
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
1000625c:	4b0a      	ldr	r3, [pc, #40]	; (10006288 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x40>)
1000625e:	60fb      	str	r3, [r7, #12]
10006260:	e001      	b.n	10006266 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1e>
  }
  else
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
10006262:	4b0a      	ldr	r3, [pc, #40]	; (1000628c <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x44>)
10006264:	60fb      	str	r3, [r7, #12]
  }
  free_blocks = (uint32_t)( ( (base_addr + E_EEPROM_XMC1_FLASH_BANK_SIZE) - (data_ptr->next_free_block_addr)  )
10006266:	68bb      	ldr	r3, [r7, #8]
10006268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
1000626a:	68fa      	ldr	r2, [r7, #12]
1000626c:	1ad3      	subs	r3, r2, r3
1000626e:	22c0      	movs	r2, #192	; 0xc0
10006270:	0092      	lsls	r2, r2, #2
10006272:	4694      	mov	ip, r2
10006274:	4463      	add	r3, ip
10006276:	091b      	lsrs	r3, r3, #4
10006278:	607b      	str	r3, [r7, #4]
                /  E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
  return (free_blocks);
1000627a:	687b      	ldr	r3, [r7, #4]
}
1000627c:	1c18      	adds	r0, r3, #0
1000627e:	46bd      	mov	sp, r7
10006280:	b004      	add	sp, #16
10006282:	bd80      	pop	{r7, pc}
10006284:	20000718 	.word	0x20000718
10006288:	10010a00 	.word	0x10010a00
1000628c:	10010d00 	.word	0x10010d00

10006290 <E_EEPROM_XMC1_lUpdateCurrBankInfo>:
 * Return value    : void
 *
 * Description     : Updates global addresses to keep track of writing and reading operations respectively.
 */
static void E_EEPROM_XMC1_lUpdateCurrBankInfo(void)
{
10006290:	b580      	push	{r7, lr}
10006292:	b082      	sub	sp, #8
10006294:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006296:	4b14      	ldr	r3, [pc, #80]	; (100062e8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x58>)
10006298:	685b      	ldr	r3, [r3, #4]
1000629a:	607b      	str	r3, [r7, #4]
  
  if (data_ptr->current_bank == 0U)
1000629c:	687b      	ldr	r3, [r7, #4]
1000629e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100062a0:	2b00      	cmp	r3, #0
100062a2:	d10f      	bne.n	100062c4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x34>
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062a4:	687b      	ldr	r3, [r7, #4]
100062a6:	4a11      	ldr	r2, [pc, #68]	; (100062ec <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062a8:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062aa:	687b      	ldr	r3, [r7, #4]
100062ac:	4a0f      	ldr	r2, [pc, #60]	; (100062ec <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062ae:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062b0:	687b      	ldr	r3, [r7, #4]
100062b2:	4a0f      	ldr	r2, [pc, #60]	; (100062f0 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062b4:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
100062b6:	687b      	ldr	r3, [r7, #4]
100062b8:	4a0e      	ldr	r2, [pc, #56]	; (100062f4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
100062ba:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
100062bc:	687b      	ldr	r3, [r7, #4]
100062be:	4a0e      	ldr	r2, [pc, #56]	; (100062f8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
100062c0:	649a      	str	r2, [r3, #72]	; 0x48
100062c2:	e00e      	b.n	100062e2 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x52>
  }
  else
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062c4:	687b      	ldr	r3, [r7, #4]
100062c6:	4a0a      	ldr	r2, [pc, #40]	; (100062f0 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062c8:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062ca:	687b      	ldr	r3, [r7, #4]
100062cc:	4a08      	ldr	r2, [pc, #32]	; (100062f0 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062ce:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062d0:	687b      	ldr	r3, [r7, #4]
100062d2:	4a06      	ldr	r2, [pc, #24]	; (100062ec <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062d4:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
100062d6:	687b      	ldr	r3, [r7, #4]
100062d8:	4a07      	ldr	r2, [pc, #28]	; (100062f8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
100062da:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
100062dc:	687b      	ldr	r3, [r7, #4]
100062de:	4a05      	ldr	r2, [pc, #20]	; (100062f4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
100062e0:	649a      	str	r2, [r3, #72]	; 0x48
  }
}
100062e2:	46bd      	mov	sp, r7
100062e4:	b002      	add	sp, #8
100062e6:	bd80      	pop	{r7, pc}
100062e8:	20000718 	.word	0x20000718
100062ec:	10010a00 	.word	0x10010a00
100062f0:	10010d00 	.word	0x10010d00
100062f4:	10010cff 	.word	0x10010cff
100062f8:	10010fff 	.word	0x10010fff

100062fc <E_EEPROM_XMC1_lReadMarkerBlocks>:
 * Return value    : uint32_t : marker_dirty_state
 *
 * Description     : This function will read the Block marker contents
 */
static uint32_t E_EEPROM_XMC1_lReadMarkerBlocks(void)
{
100062fc:	b580      	push	{r7, lr}
100062fe:	b088      	sub	sp, #32
10006300:	af00      	add	r7, sp, #0
  uint32_t state_marker_cnt;
  uint32_t temp_state_marker;
  uint32_t marker_dirty_state;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006302:	4b20      	ldr	r3, [pc, #128]	; (10006384 <E_EEPROM_XMC1_lReadMarkerBlocks+0x88>)
10006304:	685b      	ldr	r3, [r3, #4]
10006306:	613b      	str	r3, [r7, #16]
  
  /* Initialize Local variables */
  temp_bank_state = 0U;
10006308:	2300      	movs	r3, #0
1000630a:	61fb      	str	r3, [r7, #28]
  marker_dirty_state = 0U;
1000630c:	2300      	movs	r3, #0
1000630e:	617b      	str	r3, [r7, #20]
  state_marker_cnt = 0U;
10006310:	2300      	movs	r3, #0
10006312:	61bb      	str	r3, [r7, #24]
  do
  {
    /* Prepare the variables for state block update */
    temp_bank_state = (uint32_t)((uint32_t)temp_bank_state << (uint32_t)1U);
10006314:	69fb      	ldr	r3, [r7, #28]
10006316:	005b      	lsls	r3, r3, #1
10006318:	61fb      	str	r3, [r7, #28]
    
    bank  = (uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS;
1000631a:	69bb      	ldr	r3, [r7, #24]
1000631c:	089b      	lsrs	r3, r3, #2
1000631e:	60fb      	str	r3, [r7, #12]
    block = (uint32_t)state_marker_cnt - ((uint32_t)bank << E_EEPROM_XMC1_TWO_BIT_POS);
10006320:	68fb      	ldr	r3, [r7, #12]
10006322:	009b      	lsls	r3, r3, #2
10006324:	69ba      	ldr	r2, [r7, #24]
10006326:	1ad3      	subs	r3, r2, r3
10006328:	60bb      	str	r3, [r7, #8]
    
    /* Read the state block of bank*/
    temp_state_marker = E_EEPROM_XMC1_lReadVerifyMarker(bank , block);
1000632a:	68fa      	ldr	r2, [r7, #12]
1000632c:	68bb      	ldr	r3, [r7, #8]
1000632e:	1c10      	adds	r0, r2, #0
10006330:	1c19      	adds	r1, r3, #0
10006332:	f000 f829 	bl	10006388 <E_EEPROM_XMC1_lReadVerifyMarker>
10006336:	1c03      	adds	r3, r0, #0
10006338:	607b      	str	r3, [r7, #4]
    
    if (temp_state_marker == E_EEPROM_XMC1_ALL_ONES)
1000633a:	687b      	ldr	r3, [r7, #4]
1000633c:	3301      	adds	r3, #1
1000633e:	d104      	bne.n	1000634a <E_EEPROM_XMC1_lReadMarkerBlocks+0x4e>
    {
     temp_bank_state |= 1U;
10006340:	69fb      	ldr	r3, [r7, #28]
10006342:	2201      	movs	r2, #1
10006344:	4313      	orrs	r3, r2
10006346:	61fb      	str	r3, [r7, #28]
10006348:	e00c      	b.n	10006364 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    }
    else if (temp_state_marker == E_EEPROM_XMC1_ALL_ZEROS)
1000634a:	687b      	ldr	r3, [r7, #4]
1000634c:	2b00      	cmp	r3, #0
1000634e:	d009      	beq.n	10006364 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    {
     temp_bank_state |= 0U;
    }
    else
    {
     indx = (uint32_t)((uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS);
10006350:	69bb      	ldr	r3, [r7, #24]
10006352:	089b      	lsrs	r3, r3, #2
10006354:	603b      	str	r3, [r7, #0]
     marker_dirty_state |= (uint32_t)((uint32_t)1U << (uint32_t)indx);
10006356:	683b      	ldr	r3, [r7, #0]
10006358:	2201      	movs	r2, #1
1000635a:	409a      	lsls	r2, r3
1000635c:	1c13      	adds	r3, r2, #0
1000635e:	697a      	ldr	r2, [r7, #20]
10006360:	4313      	orrs	r3, r2
10006362:	617b      	str	r3, [r7, #20]
    }
    /* Update the counter "StateBlockCnt" */
    state_marker_cnt++;
10006364:	69bb      	ldr	r3, [r7, #24]
10006366:	3301      	adds	r3, #1
10006368:	61bb      	str	r3, [r7, #24]
  } while (state_marker_cnt < E_EEPROM_XMC1_EIGHT_BYTES);
1000636a:	69bb      	ldr	r3, [r7, #24]
1000636c:	2b07      	cmp	r3, #7
1000636e:	d9d1      	bls.n	10006314 <E_EEPROM_XMC1_lReadMarkerBlocks+0x18>
  
  /* Update Global variables */
  data_ptr->init_gc_state = temp_bank_state;
10006370:	693a      	ldr	r2, [r7, #16]
10006372:	23bc      	movs	r3, #188	; 0xbc
10006374:	005b      	lsls	r3, r3, #1
10006376:	69f9      	ldr	r1, [r7, #28]
10006378:	50d1      	str	r1, [r2, r3]
  
  return (marker_dirty_state);
1000637a:	697b      	ldr	r3, [r7, #20]
}
1000637c:	1c18      	adds	r0, r3, #0
1000637e:	46bd      	mov	sp, r7
10006380:	b008      	add	sp, #32
10006382:	bd80      	pop	{r7, pc}
10006384:	20000718 	.word	0x20000718

10006388 <E_EEPROM_XMC1_lReadVerifyMarker>:
 *                    E_EEPROM_XMC1_MB_DIRTY
 *
 * Description    : This function will verify the marker contents read out from state page.
 */
static uint32_t E_EEPROM_XMC1_lReadVerifyMarker(uint32_t bank, uint32_t block)
{
10006388:	b580      	push	{r7, lr}
1000638a:	b08a      	sub	sp, #40	; 0x28
1000638c:	af00      	add	r7, sp, #0
1000638e:	6078      	str	r0, [r7, #4]
10006390:	6039      	str	r1, [r7, #0]
  uint32_t zeros_counter;
  uint32_t marker_block_addr;
  uint32_t *marker_array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006392:	4b2b      	ldr	r3, [pc, #172]	; (10006440 <E_EEPROM_XMC1_lReadVerifyMarker+0xb8>)
10006394:	685b      	ldr	r3, [r3, #4]
10006396:	617b      	str	r3, [r7, #20]
  
  ones_counter = 0U;
10006398:	2300      	movs	r3, #0
1000639a:	61fb      	str	r3, [r7, #28]
  zeros_counter = 0U;
1000639c:	2300      	movs	r3, #0
1000639e:	61bb      	str	r3, [r7, #24]
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
100063a0:	697b      	ldr	r3, [r7, #20]
100063a2:	335c      	adds	r3, #92	; 0x5c
100063a4:	613b      	str	r3, [r7, #16]
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
100063a6:	687a      	ldr	r2, [r7, #4]
100063a8:	1c13      	adds	r3, r2, #0
100063aa:	005b      	lsls	r3, r3, #1
100063ac:	189b      	adds	r3, r3, r2
100063ae:	011b      	lsls	r3, r3, #4
100063b0:	1c1a      	adds	r2, r3, #0
100063b2:	683b      	ldr	r3, [r7, #0]
100063b4:	18d3      	adds	r3, r2, r3
100063b6:	4a23      	ldr	r2, [pc, #140]	; (10006444 <E_EEPROM_XMC1_lReadVerifyMarker+0xbc>)
100063b8:	4694      	mov	ip, r2
100063ba:	4463      	add	r3, ip
  ones_counter = 0U;
  zeros_counter = 0U;
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
100063bc:	011b      	lsls	r3, r3, #4
100063be:	60fb      	str	r3, [r7, #12]
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
                      ((uint32_t)block * (uint32_t)E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100063c0:	f7fc f960 	bl	10002684 <XMC_FLASH_ClearStatus>
  
  /* Read one complete block of data (4 Words = 128 bit) from the targeted Marker Block */
  E_EEPROM_XMC1_lReadSingleBlock(marker_block_addr, (uint32_t*)(void*)marker_array_ptr);
100063c4:	68fa      	ldr	r2, [r7, #12]
100063c6:	693b      	ldr	r3, [r7, #16]
100063c8:	1c10      	adds	r0, r2, #0
100063ca:	1c19      	adds	r1, r3, #0
100063cc:	f000 fbd8 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Check for any flash hardware errors*/
  if (E_EEPROM_XMC1_lGetFlashStatus())
100063d0:	f000 fc00 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
100063d4:	1e03      	subs	r3, r0, #0
100063d6:	d002      	beq.n	100063de <E_EEPROM_XMC1_lReadVerifyMarker+0x56>
  {
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
100063d8:	23dd      	movs	r3, #221	; 0xdd
100063da:	623b      	str	r3, [r7, #32]
100063dc:	e02b      	b.n	10006436 <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
100063de:	2300      	movs	r3, #0
100063e0:	627b      	str	r3, [r7, #36]	; 0x24
100063e2:	e016      	b.n	10006412 <E_EEPROM_XMC1_lReadVerifyMarker+0x8a>
    {
      /* Check for the Marker field and verify Marker either 0 or 1*/
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ZEROS)
100063e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100063e6:	009b      	lsls	r3, r3, #2
100063e8:	693a      	ldr	r2, [r7, #16]
100063ea:	18d3      	adds	r3, r2, r3
100063ec:	681b      	ldr	r3, [r3, #0]
100063ee:	2b00      	cmp	r3, #0
100063f0:	d102      	bne.n	100063f8 <E_EEPROM_XMC1_lReadVerifyMarker+0x70>
      {
        zeros_counter++;
100063f2:	69bb      	ldr	r3, [r7, #24]
100063f4:	3301      	adds	r3, #1
100063f6:	61bb      	str	r3, [r7, #24]
      }
      
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
100063f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100063fa:	009b      	lsls	r3, r3, #2
100063fc:	693a      	ldr	r2, [r7, #16]
100063fe:	18d3      	adds	r3, r2, r3
10006400:	681b      	ldr	r3, [r3, #0]
10006402:	3301      	adds	r3, #1
10006404:	d102      	bne.n	1000640c <E_EEPROM_XMC1_lReadVerifyMarker+0x84>
      {
        ones_counter++;
10006406:	69fb      	ldr	r3, [r7, #28]
10006408:	3301      	adds	r3, #1
1000640a:	61fb      	str	r3, [r7, #28]
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
1000640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000640e:	3301      	adds	r3, #1
10006410:	627b      	str	r3, [r7, #36]	; 0x24
10006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006414:	2b03      	cmp	r3, #3
10006416:	d9e5      	bls.n	100063e4 <E_EEPROM_XMC1_lReadVerifyMarker+0x5c>
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
      {
        ones_counter++;
      }
    }
    if (ones_counter == E_EEPROM_XMC1_FOUR_BYTES)
10006418:	69fb      	ldr	r3, [r7, #28]
1000641a:	2b04      	cmp	r3, #4
1000641c:	d103      	bne.n	10006426 <E_EEPROM_XMC1_lReadVerifyMarker+0x9e>
    {
      return_val = E_EEPROM_XMC1_ALL_ONES;
1000641e:	2301      	movs	r3, #1
10006420:	425b      	negs	r3, r3
10006422:	623b      	str	r3, [r7, #32]
10006424:	e007      	b.n	10006436 <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else if (zeros_counter == E_EEPROM_XMC1_FOUR_BYTES)
10006426:	69bb      	ldr	r3, [r7, #24]
10006428:	2b04      	cmp	r3, #4
1000642a:	d102      	bne.n	10006432 <E_EEPROM_XMC1_lReadVerifyMarker+0xaa>
    {
      return_val = E_EEPROM_XMC1_ALL_ZEROS;
1000642c:	2300      	movs	r3, #0
1000642e:	623b      	str	r3, [r7, #32]
10006430:	e001      	b.n	10006436 <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else
    {
      return_val = E_EEPROM_XMC1_MB_DIRTY;
10006432:	23dd      	movs	r3, #221	; 0xdd
10006434:	623b      	str	r3, [r7, #32]
    }
  }
  return (return_val);
10006436:	6a3b      	ldr	r3, [r7, #32]
}
10006438:	1c18      	adds	r0, r3, #0
1000643a:	46bd      	mov	sp, r7
1000643c:	b00a      	add	sp, #40	; 0x28
1000643e:	bd80      	pop	{r7, pc}
10006440:	20000718 	.word	0x20000718
10006444:	010010a0 	.word	0x010010a0

10006448 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>:
 * Return value    : void
 *
 * Description     : This function will update the write buffer for a particular bank marker state
 */
static void E_EEPROM_XMC1_lSetMarkerBlockBuffer(void)
{
10006448:	b580      	push	{r7, lr}
1000644a:	b084      	sub	sp, #16
1000644c:	af00      	add	r7, sp, #0
  uint32_t *array_ptr;
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000644e:	4b0c      	ldr	r3, [pc, #48]	; (10006480 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x38>)
10006450:	685b      	ldr	r3, [r3, #4]
10006452:	60bb      	str	r3, [r7, #8]
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
10006454:	68bb      	ldr	r3, [r7, #8]
10006456:	335c      	adds	r3, #92	; 0x5c
10006458:	607b      	str	r3, [r7, #4]
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
1000645a:	2300      	movs	r3, #0
1000645c:	60fb      	str	r3, [r7, #12]
1000645e:	e008      	b.n	10006472 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x2a>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
10006460:	68fb      	ldr	r3, [r7, #12]
10006462:	009b      	lsls	r3, r3, #2
10006464:	687a      	ldr	r2, [r7, #4]
10006466:	18d3      	adds	r3, r2, r3
10006468:	2200      	movs	r2, #0
1000646a:	601a      	str	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
1000646c:	68fb      	ldr	r3, [r7, #12]
1000646e:	3301      	adds	r3, #1
10006470:	60fb      	str	r3, [r7, #12]
10006472:	68fb      	ldr	r3, [r7, #12]
10006474:	2b03      	cmp	r3, #3
10006476:	d9f3      	bls.n	10006460 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x18>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
  }

}
10006478:	46bd      	mov	sp, r7
1000647a:	b004      	add	sp, #16
1000647c:	bd80      	pop	{r7, pc}
1000647e:	46c0      	nop			; (mov r8, r8)
10006480:	20000718 	.word	0x20000718

10006484 <E_EEPROM_XMC1_lSetMarkerPageBuffer>:
 *                     ----------------------------------------------------------------------
 *                     ----------------------------------------------------------------------
 *                     BLOCK16-  (0xFFFFFFFF)  (0xFFFFFFFF)   (0xFFFFFFFF)   (0xFFFFFFFF)
 */
static void E_EEPROM_XMC1_lSetMarkerPageBuffer(uint32_t state)
{
10006484:	b580      	push	{r7, lr}
10006486:	b088      	sub	sp, #32
10006488:	af00      	add	r7, sp, #0
1000648a:	6078      	str	r0, [r7, #4]
  uint32_t bit_mask;
  uint32_t word_data;
  uint32_t *array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000648c:	4b1e      	ldr	r3, [pc, #120]	; (10006508 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x84>)
1000648e:	685b      	ldr	r3, [r3, #4]
10006490:	60fb      	str	r3, [r7, #12]
  
  array_ptr = (uint32_t*)(void*)data_ptr->page_write_buffer;
10006492:	68fb      	ldr	r3, [r7, #12]
10006494:	3370      	adds	r3, #112	; 0x70
10006496:	613b      	str	r3, [r7, #16]
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
10006498:	2300      	movs	r3, #0
1000649a:	61bb      	str	r3, [r7, #24]
1000649c:	e01e      	b.n	100064dc <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x58>
  {
    if ( (state & (E_EEPROM_XMC1_MARKER_POSITION >> bit_mask )) == 0U )
1000649e:	69bb      	ldr	r3, [r7, #24]
100064a0:	2280      	movs	r2, #128	; 0x80
100064a2:	40da      	lsrs	r2, r3
100064a4:	1c13      	adds	r3, r2, #0
100064a6:	687a      	ldr	r2, [r7, #4]
100064a8:	4013      	ands	r3, r2
100064aa:	d102      	bne.n	100064b2 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x2e>
    {
       word_data = E_EEPROM_XMC1_ALL_ZEROS;
100064ac:	2300      	movs	r3, #0
100064ae:	617b      	str	r3, [r7, #20]
100064b0:	e002      	b.n	100064b8 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x34>
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
100064b2:	2301      	movs	r3, #1
100064b4:	425b      	negs	r3, r3
100064b6:	617b      	str	r3, [r7, #20]
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
100064b8:	2300      	movs	r3, #0
100064ba:	61fb      	str	r3, [r7, #28]
100064bc:	e008      	b.n	100064d0 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x4c>
    {
       *array_ptr = word_data;
100064be:	693b      	ldr	r3, [r7, #16]
100064c0:	697a      	ldr	r2, [r7, #20]
100064c2:	601a      	str	r2, [r3, #0]
       array_ptr++;
100064c4:	693b      	ldr	r3, [r7, #16]
100064c6:	3304      	adds	r3, #4
100064c8:	613b      	str	r3, [r7, #16]
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
100064ca:	69fb      	ldr	r3, [r7, #28]
100064cc:	3301      	adds	r3, #1
100064ce:	61fb      	str	r3, [r7, #28]
100064d0:	69fb      	ldr	r3, [r7, #28]
100064d2:	2b03      	cmp	r3, #3
100064d4:	d9f3      	bls.n	100064be <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x3a>
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
100064d6:	69bb      	ldr	r3, [r7, #24]
100064d8:	3301      	adds	r3, #1
100064da:	61bb      	str	r3, [r7, #24]
100064dc:	69bb      	ldr	r3, [r7, #24]
100064de:	2b03      	cmp	r3, #3
100064e0:	d9dd      	bls.n	1000649e <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x1a>
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
100064e2:	2300      	movs	r3, #0
100064e4:	61fb      	str	r3, [r7, #28]
100064e6:	e009      	b.n	100064fc <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x78>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
100064e8:	693b      	ldr	r3, [r7, #16]
100064ea:	2201      	movs	r2, #1
100064ec:	4252      	negs	r2, r2
100064ee:	601a      	str	r2, [r3, #0]
    array_ptr++;
100064f0:	693b      	ldr	r3, [r7, #16]
100064f2:	3304      	adds	r3, #4
100064f4:	613b      	str	r3, [r7, #16]
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
100064f6:	69fb      	ldr	r3, [r7, #28]
100064f8:	3301      	adds	r3, #1
100064fa:	61fb      	str	r3, [r7, #28]
100064fc:	69fb      	ldr	r3, [r7, #28]
100064fe:	2b2f      	cmp	r3, #47	; 0x2f
10006500:	d9f2      	bls.n	100064e8 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x64>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
    array_ptr++;
  }

}
10006502:	46bd      	mov	sp, r7
10006504:	b008      	add	sp, #32
10006506:	bd80      	pop	{r7, pc}
10006508:	20000718 	.word	0x20000718

1000650c <E_EEPROM_XMC1_lEraseBank>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Erases the particular bank
 */
static uint32_t E_EEPROM_XMC1_lEraseBank(uint32_t page_address)
{
1000650c:	b580      	push	{r7, lr}
1000650e:	b084      	sub	sp, #16
10006510:	af00      	add	r7, sp, #0
10006512:	6078      	str	r0, [r7, #4]
  uint32_t indx;
  uint32_t status;
  /* Clear all error status flags before flash operation*/
  page_address = ((page_address) - E_EEPROM_XMC1_FLASH_PAGE_SIZE );
10006514:	687b      	ldr	r3, [r7, #4]
10006516:	3b01      	subs	r3, #1
10006518:	3bff      	subs	r3, #255	; 0xff
1000651a:	607b      	str	r3, [r7, #4]
  page_address += 1U;
1000651c:	687b      	ldr	r3, [r7, #4]
1000651e:	3301      	adds	r3, #1
10006520:	607b      	str	r3, [r7, #4]
  indx = 0U;
10006522:	2300      	movs	r3, #0
10006524:	60fb      	str	r3, [r7, #12]
  
  do
  {
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
10006526:	f7fc f8ad 	bl	10002684 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lEraseSinglePage(page_address);
1000652a:	687b      	ldr	r3, [r7, #4]
1000652c:	1c18      	adds	r0, r3, #0
1000652e:	f000 fb45 	bl	10006bbc <E_EEPROM_XMC1_lEraseSinglePage>
    
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006532:	f000 fb4f 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10006536:	1c03      	adds	r3, r0, #0
10006538:	60bb      	str	r3, [r7, #8]
    
    page_address = page_address - (E_EEPROM_XMC1_FLASH_PAGE_SIZE );
1000653a:	687b      	ldr	r3, [r7, #4]
1000653c:	3b01      	subs	r3, #1
1000653e:	3bff      	subs	r3, #255	; 0xff
10006540:	607b      	str	r3, [r7, #4]
    indx++;
10006542:	68fb      	ldr	r3, [r7, #12]
10006544:	3301      	adds	r3, #1
10006546:	60fb      	str	r3, [r7, #12]
  } while ((indx <E_EEPROM_XMC1_BANK_PAGES) && (status == 0U));
10006548:	68fb      	ldr	r3, [r7, #12]
1000654a:	2b02      	cmp	r3, #2
1000654c:	d802      	bhi.n	10006554 <E_EEPROM_XMC1_lEraseBank+0x48>
1000654e:	68bb      	ldr	r3, [r7, #8]
10006550:	2b00      	cmp	r3, #0
10006552:	d0e8      	beq.n	10006526 <E_EEPROM_XMC1_lEraseBank+0x1a>
  
  return (status);
10006554:	68bb      	ldr	r3, [r7, #8]
}
10006556:	1c18      	adds	r0, r3, #0
10006558:	46bd      	mov	sp, r7
1000655a:	b004      	add	sp, #16
1000655c:	bd80      	pop	{r7, pc}
1000655e:	46c0      	nop			; (mov r8, r8)

10006560 <E_EEPROM_XMC1_lGCWrite>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Local function to write data into specified location during GC operation
 */
static uint32_t E_EEPROM_XMC1_lGCWrite(uint32_t block_address)
{
10006560:	b580      	push	{r7, lr}
10006562:	b084      	sub	sp, #16
10006564:	af00      	add	r7, sp, #0
10006566:	6078      	str	r0, [r7, #4]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006568:	4b0a      	ldr	r3, [pc, #40]	; (10006594 <E_EEPROM_XMC1_lGCWrite+0x34>)
1000656a:	685b      	ldr	r3, [r3, #4]
1000656c:	60fb      	str	r3, [r7, #12]
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
1000656e:	f7fc f889 	bl	10002684 <XMC_FLASH_ClearStatus>
  
  /* Write a single block into flash*/
  E_EEPROM_XMC1_lWriteSingleBlock(block_address, (uint32_t*)(void*)data_ptr->read_write_buffer);
10006572:	68fb      	ldr	r3, [r7, #12]
10006574:	335c      	adds	r3, #92	; 0x5c
10006576:	687a      	ldr	r2, [r7, #4]
10006578:	1c10      	adds	r0, r2, #0
1000657a:	1c19      	adds	r1, r3, #0
1000657c:	f000 faf0 	bl	10006b60 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
10006580:	f000 fb28 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10006584:	1c03      	adds	r3, r0, #0
10006586:	60bb      	str	r3, [r7, #8]
  return (status);
10006588:	68bb      	ldr	r3, [r7, #8]
}
1000658a:	1c18      	adds	r0, r3, #0
1000658c:	46bd      	mov	sp, r7
1000658e:	b004      	add	sp, #16
10006590:	bd80      	pop	{r7, pc}
10006592:	46c0      	nop			; (mov r8, r8)
10006594:	20000718 	.word	0x20000718

10006598 <E_EEPROM_XMC1_lLocalWrite>:
 * Description     : Common local write function to do write block function or invalidate block.
 */
static uint32_t E_EEPROM_XMC1_lLocalWrite( uint8_t block_number,
                                           uint8_t* data_buffer_ptr,
                                           uint32_t invalidate)
{
10006598:	b580      	push	{r7, lr}
1000659a:	b08c      	sub	sp, #48	; 0x30
1000659c:	af00      	add	r7, sp, #0
1000659e:	60b9      	str	r1, [r7, #8]
100065a0:	607a      	str	r2, [r7, #4]
100065a2:	230f      	movs	r3, #15
100065a4:	18fb      	adds	r3, r7, r3
100065a6:	1c02      	adds	r2, r0, #0
100065a8:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t remaining_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100065aa:	4b3b      	ldr	r3, [pc, #236]	; (10006698 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065ac:	685b      	ldr	r3, [r3, #4]
100065ae:	627b      	str	r3, [r7, #36]	; 0x24

  status = 0U;
100065b0:	2300      	movs	r3, #0
100065b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  perform_write = 0U;
100065b4:	2300      	movs	r3, #0
100065b6:	62bb      	str	r3, [r7, #40]	; 0x28
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100065b8:	230f      	movs	r3, #15
100065ba:	18fb      	adds	r3, r7, r3
100065bc:	781b      	ldrb	r3, [r3, #0]
100065be:	1c18      	adds	r0, r3, #0
100065c0:	f7ff fdf4 	bl	100061ac <E_EEPROM_XMC1_lGetUsrBlockIndex>
100065c4:	1c03      	adds	r3, r0, #0
100065c6:	623b      	str	r3, [r7, #32]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
100065c8:	4b33      	ldr	r3, [pc, #204]	; (10006698 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065ca:	681a      	ldr	r2, [r3, #0]
100065cc:	6a3b      	ldr	r3, [r7, #32]
100065ce:	00db      	lsls	r3, r3, #3
100065d0:	18d3      	adds	r3, r2, r3
100065d2:	61fb      	str	r3, [r7, #28]
  
  flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
100065d4:	69fb      	ldr	r3, [r7, #28]
100065d6:	685b      	ldr	r3, [r3, #4]
100065d8:	1c18      	adds	r0, r3, #0
100065da:	f7ff fe17 	bl	1000620c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
100065de:	1c03      	adds	r3, r0, #0
100065e0:	61bb      	str	r3, [r7, #24]
  remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
100065e2:	f7ff fe31 	bl	10006248 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
100065e6:	1c03      	adds	r3, r0, #0
100065e8:	617b      	str	r3, [r7, #20]
  
  if (remaining_blocks < flash_blocks)
100065ea:	697a      	ldr	r2, [r7, #20]
100065ec:	69bb      	ldr	r3, [r7, #24]
100065ee:	429a      	cmp	r2, r3
100065f0:	d228      	bcs.n	10006644 <E_EEPROM_XMC1_lLocalWrite+0xac>
  {
    /* Doesn't do Garbage collection if, GUI option garbage collection is disabled*/
    if (E_EEPROM_XMC1_HANDLE_PTR->garbage_collection == 1U)
100065f2:	4b29      	ldr	r3, [pc, #164]	; (10006698 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065f4:	7b1b      	ldrb	r3, [r3, #12]
100065f6:	2b01      	cmp	r3, #1
100065f8:	d121      	bne.n	1000663e <E_EEPROM_XMC1_lLocalWrite+0xa6>
    {
      /* Request for Garbage Collection and continue */
      data_ptr->gc_state = E_EEPROM_XMC1_GC_REQUESTED;
100065fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100065fc:	23ba      	movs	r3, #186	; 0xba
100065fe:	005b      	lsls	r3, r3, #1
10006600:	2104      	movs	r1, #4
10006602:	50d1      	str	r1, [r2, r3]
      E_EEPROM_XMC1_lGarbageCollection();
10006604:	f7ff f9da 	bl	100059bc <E_EEPROM_XMC1_lGarbageCollection>
      
      /*Check the size of the GC requested block to check if space is available in the new bank or not.*/
      flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
10006608:	69fb      	ldr	r3, [r7, #28]
1000660a:	685b      	ldr	r3, [r3, #4]
1000660c:	1c18      	adds	r0, r3, #0
1000660e:	f7ff fdfd 	bl	1000620c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10006612:	1c03      	adds	r3, r0, #0
10006614:	61bb      	str	r3, [r7, #24]
      remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
10006616:	f7ff fe17 	bl	10006248 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
1000661a:	1c03      	adds	r3, r0, #0
1000661c:	617b      	str	r3, [r7, #20]
      
      /* Check for GC overflows the complete space in the new bank, hence cant write the GC triggered block*/
      if ((remaining_blocks >= flash_blocks)&&(data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE))
1000661e:	697a      	ldr	r2, [r7, #20]
10006620:	69bb      	ldr	r3, [r7, #24]
10006622:	429a      	cmp	r2, r3
10006624:	d308      	bcc.n	10006638 <E_EEPROM_XMC1_lLocalWrite+0xa0>
10006626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10006628:	23ba      	movs	r3, #186	; 0xba
1000662a:	005b      	lsls	r3, r3, #1
1000662c:	58d3      	ldr	r3, [r2, r3]
1000662e:	2b0a      	cmp	r3, #10
10006630:	d102      	bne.n	10006638 <E_EEPROM_XMC1_lLocalWrite+0xa0>
      {
        perform_write = 1U;
10006632:	2301      	movs	r3, #1
10006634:	62bb      	str	r3, [r7, #40]	; 0x28
10006636:	e007      	b.n	10006648 <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
      else
      {
        status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10006638:	2305      	movs	r3, #5
1000663a:	62fb      	str	r3, [r7, #44]	; 0x2c
1000663c:	e004      	b.n	10006648 <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
    }
    else
    {
      status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_MEMORY_BANK_FULL;
1000663e:	2306      	movs	r3, #6
10006640:	62fb      	str	r3, [r7, #44]	; 0x2c
10006642:	e001      	b.n	10006648 <E_EEPROM_XMC1_lLocalWrite+0xb0>
    }
  }
  else
  {
    perform_write = 1U;
10006644:	2301      	movs	r3, #1
10006646:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  /* Write operation Starts */
  if (perform_write == 1U)
10006648:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000664a:	2b01      	cmp	r3, #1
1000664c:	d11f      	bne.n	1000668e <E_EEPROM_XMC1_lLocalWrite+0xf6>
  {
    data_ptr->written_block_counter = 0U;
1000664e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006650:	2200      	movs	r2, #0
10006652:	659a      	str	r2, [r3, #88]	; 0x58
    if (invalidate == 1U)
10006654:	687b      	ldr	r3, [r7, #4]
10006656:	2b01      	cmp	r3, #1
10006658:	d10a      	bne.n	10006670 <E_EEPROM_XMC1_lLocalWrite+0xd8>
    {
      status = E_EEPROM_XMC1_lHandleInvalidReq(block_number, user_block_index);
1000665a:	230f      	movs	r3, #15
1000665c:	18fb      	adds	r3, r7, r3
1000665e:	781a      	ldrb	r2, [r3, #0]
10006660:	6a3b      	ldr	r3, [r7, #32]
10006662:	1c10      	adds	r0, r2, #0
10006664:	1c19      	adds	r1, r3, #0
10006666:	f000 f8c9 	bl	100067fc <E_EEPROM_XMC1_lHandleInvalidReq>
1000666a:	1c03      	adds	r3, r0, #0
1000666c:	62fb      	str	r3, [r7, #44]	; 0x2c
1000666e:	e009      	b.n	10006684 <E_EEPROM_XMC1_lLocalWrite+0xec>
    }
    else
    {
      status = E_EEPROM_XMC1_lHandleWriteReq(block_number, data_buffer_ptr);
10006670:	230f      	movs	r3, #15
10006672:	18fb      	adds	r3, r7, r3
10006674:	781a      	ldrb	r2, [r3, #0]
10006676:	68bb      	ldr	r3, [r7, #8]
10006678:	1c10      	adds	r0, r2, #0
1000667a:	1c19      	adds	r1, r3, #0
1000667c:	f000 f80e 	bl	1000669c <E_EEPROM_XMC1_lHandleWriteReq>
10006680:	1c03      	adds	r3, r0, #0
10006682:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    if (status != 0U)
10006684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006686:	2b00      	cmp	r3, #0
10006688:	d001      	beq.n	1000668e <E_EEPROM_XMC1_lLocalWrite+0xf6>
    {
       status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
1000668a:	2301      	movs	r3, #1
1000668c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  return (status);
1000668e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
10006690:	1c18      	adds	r0, r3, #0
10006692:	46bd      	mov	sp, r7
10006694:	b00c      	add	sp, #48	; 0x30
10006696:	bd80      	pop	{r7, pc}
10006698:	20000718 	.word	0x20000718

1000669c <E_EEPROM_XMC1_lHandleWriteReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Handle function to write one complete data block into flash.
 */
static uint32_t E_EEPROM_XMC1_lHandleWriteReq(uint8_t block_number, uint8_t* data_buffer_ptr)
{
1000669c:	b580      	push	{r7, lr}
1000669e:	b088      	sub	sp, #32
100066a0:	af00      	add	r7, sp, #0
100066a2:	1c02      	adds	r2, r0, #0
100066a4:	6039      	str	r1, [r7, #0]
100066a6:	1dfb      	adds	r3, r7, #7
100066a8:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100066aa:	4b53      	ldr	r3, [pc, #332]	; (100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100066ac:	685b      	ldr	r3, [r3, #4]
100066ae:	61bb      	str	r3, [r7, #24]
  

  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100066b0:	1dfb      	adds	r3, r7, #7
100066b2:	781b      	ldrb	r3, [r3, #0]
100066b4:	1c18      	adds	r0, r3, #0
100066b6:	f7ff fd79 	bl	100061ac <E_EEPROM_XMC1_lGetUsrBlockIndex>
100066ba:	1c03      	adds	r3, r0, #0
100066bc:	617b      	str	r3, [r7, #20]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
100066be:	4b4e      	ldr	r3, [pc, #312]	; (100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100066c0:	681a      	ldr	r2, [r3, #0]
100066c2:	697b      	ldr	r3, [r7, #20]
100066c4:	00db      	lsls	r3, r3, #3
100066c6:	18d3      	adds	r3, r2, r3
100066c8:	613b      	str	r3, [r7, #16]
  block_size = block_ptr->size;
100066ca:	693b      	ldr	r3, [r7, #16]
100066cc:	685b      	ldr	r3, [r3, #4]
100066ce:	60fb      	str	r3, [r7, #12]
  data_ptr->user_write_bytes_count = 0U;
100066d0:	69ba      	ldr	r2, [r7, #24]
100066d2:	23b8      	movs	r3, #184	; 0xb8
100066d4:	005b      	lsls	r3, r3, #1
100066d6:	2100      	movs	r1, #0
100066d8:	50d1      	str	r1, [r2, r3]
  data_ptr->user_write_state = E_EEPROM_XMC1_FIRST_BLOCK_WRITE;
100066da:	69ba      	ldr	r2, [r7, #24]
100066dc:	23c4      	movs	r3, #196	; 0xc4
100066de:	005b      	lsls	r3, r3, #1
100066e0:	2101      	movs	r1, #1
100066e2:	50d1      	str	r1, [r2, r3]
  status = 0U;
100066e4:	2300      	movs	r3, #0
100066e6:	61fb      	str	r3, [r7, #28]
  do
  {
    switch (data_ptr->user_write_state)
100066e8:	69ba      	ldr	r2, [r7, #24]
100066ea:	23c4      	movs	r3, #196	; 0xc4
100066ec:	005b      	lsls	r3, r3, #1
100066ee:	58d3      	ldr	r3, [r2, r3]
100066f0:	2b02      	cmp	r3, #2
100066f2:	d002      	beq.n	100066fa <E_EEPROM_XMC1_lHandleWriteReq+0x5e>
100066f4:	2b03      	cmp	r3, #3
100066f6:	d012      	beq.n	1000671e <E_EEPROM_XMC1_lHandleWriteReq+0x82>
100066f8:	e04a      	b.n	10006790 <E_EEPROM_XMC1_lHandleWriteReq+0xf4>
    {
      case E_EEPROM_XMC1_NEXT_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
100066fa:	f000 f98f 	bl	10006a1c <E_EEPROM_XMC1_lWriteDataBlock>
100066fe:	1c03      	adds	r3, r0, #0
10006700:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
10006702:	69fb      	ldr	r3, [r7, #28]
10006704:	2b00      	cmp	r3, #0
10006706:	d109      	bne.n	1000671c <E_EEPROM_XMC1_lHandleWriteReq+0x80>
      {
        E_EEPROM_XMC1_lPopulateNextBlock(block_number,data_buffer_ptr,block_size);
10006708:	1dfb      	adds	r3, r7, #7
1000670a:	7819      	ldrb	r1, [r3, #0]
1000670c:	683a      	ldr	r2, [r7, #0]
1000670e:	68fb      	ldr	r3, [r7, #12]
10006710:	1c08      	adds	r0, r1, #0
10006712:	1c11      	adds	r1, r2, #0
10006714:	1c1a      	adds	r2, r3, #0
10006716:	f000 f929 	bl	1000696c <E_EEPROM_XMC1_lPopulateNextBlock>
      }
      break;
1000671a:	e043      	b.n	100067a4 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
1000671c:	e042      	b.n	100067a4 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      case E_EEPROM_XMC1_LAST_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
1000671e:	f000 f97d 	bl	10006a1c <E_EEPROM_XMC1_lWriteDataBlock>
10006722:	1c03      	adds	r3, r0, #0
10006724:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
10006726:	69fb      	ldr	r3, [r7, #28]
10006728:	2b00      	cmp	r3, #0
1000672a:	d130      	bne.n	1000678e <E_EEPROM_XMC1_lHandleWriteReq+0xf2>
      {
        /* Mark the block as inconsistent */
        data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
1000672c:	69bb      	ldr	r3, [r7, #24]
1000672e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
10006730:	69bb      	ldr	r3, [r7, #24]
10006732:	697a      	ldr	r2, [r7, #20]
10006734:	00d2      	lsls	r2, r2, #3
10006736:	50d1      	str	r1, [r2, r3]
        data_ptr->block_info[user_block_index].status.valid = 1U;
10006738:	69ba      	ldr	r2, [r7, #24]
1000673a:	697b      	ldr	r3, [r7, #20]
1000673c:	00db      	lsls	r3, r3, #3
1000673e:	18d3      	adds	r3, r2, r3
10006740:	791a      	ldrb	r2, [r3, #4]
10006742:	2101      	movs	r1, #1
10006744:	430a      	orrs	r2, r1
10006746:	711a      	strb	r2, [r3, #4]
        data_ptr->block_info[user_block_index].status.consistent = 1U;
10006748:	69ba      	ldr	r2, [r7, #24]
1000674a:	697b      	ldr	r3, [r7, #20]
1000674c:	00db      	lsls	r3, r3, #3
1000674e:	18d3      	adds	r3, r2, r3
10006750:	791a      	ldrb	r2, [r3, #4]
10006752:	2102      	movs	r1, #2
10006754:	430a      	orrs	r2, r1
10006756:	711a      	strb	r2, [r3, #4]
        if (E_EEPROM_XMC1_HANDLE_PTR->data_block_crc ==1U)
10006758:	4b27      	ldr	r3, [pc, #156]	; (100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
1000675a:	7adb      	ldrb	r3, [r3, #11]
1000675c:	2b01      	cmp	r3, #1
1000675e:	d108      	bne.n	10006772 <E_EEPROM_XMC1_lHandleWriteReq+0xd6>
        {
          /* Updated Cache table Block Header status as CRC enabled block*/
          data_ptr->block_info[user_block_index].status.crc = 1U;
10006760:	69ba      	ldr	r2, [r7, #24]
10006762:	697b      	ldr	r3, [r7, #20]
10006764:	00db      	lsls	r3, r3, #3
10006766:	18d3      	adds	r3, r2, r3
10006768:	791a      	ldrb	r2, [r3, #4]
1000676a:	2108      	movs	r1, #8
1000676c:	430a      	orrs	r2, r1
1000676e:	711a      	strb	r2, [r3, #4]
10006770:	e007      	b.n	10006782 <E_EEPROM_XMC1_lHandleWriteReq+0xe6>
        }
        else
        {
          /* Updated Cache table Block Header status as CRC disabled block*/
          data_ptr->block_info[user_block_index].status.crc = 0U;
10006772:	69ba      	ldr	r2, [r7, #24]
10006774:	697b      	ldr	r3, [r7, #20]
10006776:	00db      	lsls	r3, r3, #3
10006778:	18d3      	adds	r3, r2, r3
1000677a:	791a      	ldrb	r2, [r3, #4]
1000677c:	2108      	movs	r1, #8
1000677e:	438a      	bics	r2, r1
10006780:	711a      	strb	r2, [r3, #4]
        }
        
        data_ptr->user_write_state = E_EEPROM_XMC1_BLOCK_WRITE_IDLE;
10006782:	69ba      	ldr	r2, [r7, #24]
10006784:	23c4      	movs	r3, #196	; 0xc4
10006786:	005b      	lsls	r3, r3, #1
10006788:	2100      	movs	r1, #0
1000678a:	50d1      	str	r1, [r2, r3]
      }
      break;
1000678c:	e00a      	b.n	100067a4 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
1000678e:	e009      	b.n	100067a4 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      default:
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
10006790:	1dfb      	adds	r3, r7, #7
10006792:	7819      	ldrb	r1, [r3, #0]
10006794:	683a      	ldr	r2, [r7, #0]
10006796:	68fb      	ldr	r3, [r7, #12]
10006798:	1c08      	adds	r0, r1, #0
1000679a:	1c11      	adds	r1, r2, #0
1000679c:	1c1a      	adds	r2, r3, #0
1000679e:	f000 f883 	bl	100068a8 <E_EEPROM_XMC1_lPopulateFirstBlock>
      break;
100067a2:	46c0      	nop			; (mov r8, r8)
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
100067a4:	69fb      	ldr	r3, [r7, #28]
100067a6:	2b00      	cmp	r3, #0
100067a8:	d105      	bne.n	100067b6 <E_EEPROM_XMC1_lHandleWriteReq+0x11a>
100067aa:	69ba      	ldr	r2, [r7, #24]
100067ac:	23c4      	movs	r3, #196	; 0xc4
100067ae:	005b      	lsls	r3, r3, #1
100067b0:	58d3      	ldr	r3, [r2, r3]
100067b2:	2b00      	cmp	r3, #0
100067b4:	d198      	bne.n	100066e8 <E_EEPROM_XMC1_lHandleWriteReq+0x4c>
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
100067b6:	69bb      	ldr	r3, [r7, #24]
100067b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
100067ba:	69bb      	ldr	r3, [r7, #24]
100067bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100067be:	011b      	lsls	r3, r3, #4
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
      break;
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
100067c0:	18d2      	adds	r2, r2, r3
100067c2:	69bb      	ldr	r3, [r7, #24]
100067c4:	64da      	str	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  if (status != 0U)
100067c6:	69fb      	ldr	r3, [r7, #28]
100067c8:	2b00      	cmp	r3, #0
100067ca:	d00f      	beq.n	100067ec <E_EEPROM_XMC1_lHandleWriteReq+0x150>
  {
    data_ptr->block_info[user_block_index].status.valid = 1U;
100067cc:	69ba      	ldr	r2, [r7, #24]
100067ce:	697b      	ldr	r3, [r7, #20]
100067d0:	00db      	lsls	r3, r3, #3
100067d2:	18d3      	adds	r3, r2, r3
100067d4:	791a      	ldrb	r2, [r3, #4]
100067d6:	2101      	movs	r1, #1
100067d8:	430a      	orrs	r2, r1
100067da:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].status.consistent = 0U;
100067dc:	69ba      	ldr	r2, [r7, #24]
100067de:	697b      	ldr	r3, [r7, #20]
100067e0:	00db      	lsls	r3, r3, #3
100067e2:	18d3      	adds	r3, r2, r3
100067e4:	791a      	ldrb	r2, [r3, #4]
100067e6:	2102      	movs	r1, #2
100067e8:	438a      	bics	r2, r1
100067ea:	711a      	strb	r2, [r3, #4]
  }
  return (status);
100067ec:	69fb      	ldr	r3, [r7, #28]
}
100067ee:	1c18      	adds	r0, r3, #0
100067f0:	46bd      	mov	sp, r7
100067f2:	b008      	add	sp, #32
100067f4:	bd80      	pop	{r7, pc}
100067f6:	46c0      	nop			; (mov r8, r8)
100067f8:	20000718 	.word	0x20000718

100067fc <E_EEPROM_XMC1_lHandleInvalidReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Write one block with all data element as 0xFF to invalidate a block.
 */
static uint32_t E_EEPROM_XMC1_lHandleInvalidReq(uint8_t block_number, uint32_t  user_block_index)
{
100067fc:	b580      	push	{r7, lr}
100067fe:	b086      	sub	sp, #24
10006800:	af00      	add	r7, sp, #0
10006802:	1c02      	adds	r2, r0, #0
10006804:	6039      	str	r1, [r7, #0]
10006806:	1dfb      	adds	r3, r7, #7
10006808:	701a      	strb	r2, [r3, #0]
  uint32_t status;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000680a:	4b26      	ldr	r3, [pc, #152]	; (100068a4 <E_EEPROM_XMC1_lHandleInvalidReq+0xa8>)
1000680c:	685b      	ldr	r3, [r3, #4]
1000680e:	613b      	str	r3, [r7, #16]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006810:	693b      	ldr	r3, [r7, #16]
10006812:	335c      	adds	r3, #92	; 0x5c
10006814:	60fb      	str	r3, [r7, #12]
  *read_write_buffer_ptr = block_number;
10006816:	68fb      	ldr	r3, [r7, #12]
10006818:	1dfa      	adds	r2, r7, #7
1000681a:	7812      	ldrb	r2, [r2, #0]
1000681c:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
1000681e:	68fb      	ldr	r3, [r7, #12]
10006820:	3301      	adds	r3, #1
10006822:	2280      	movs	r2, #128	; 0x80
10006824:	701a      	strb	r2, [r3, #0]
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
10006826:	2302      	movs	r3, #2
10006828:	617b      	str	r3, [r7, #20]
1000682a:	e007      	b.n	1000683c <E_EEPROM_XMC1_lHandleInvalidReq+0x40>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
1000682c:	68fa      	ldr	r2, [r7, #12]
1000682e:	697b      	ldr	r3, [r7, #20]
10006830:	18d3      	adds	r3, r2, r3
10006832:	22ff      	movs	r2, #255	; 0xff
10006834:	701a      	strb	r2, [r3, #0]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
  *read_write_buffer_ptr = block_number;
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
10006836:	697b      	ldr	r3, [r7, #20]
10006838:	3301      	adds	r3, #1
1000683a:	617b      	str	r3, [r7, #20]
1000683c:	697b      	ldr	r3, [r7, #20]
1000683e:	2b0f      	cmp	r3, #15
10006840:	d9f4      	bls.n	1000682c <E_EEPROM_XMC1_lHandleInvalidReq+0x30>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
  }
  
  status = E_EEPROM_XMC1_lWriteDataBlock();
10006842:	f000 f8eb 	bl	10006a1c <E_EEPROM_XMC1_lWriteDataBlock>
10006846:	1c03      	adds	r3, r0, #0
10006848:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
1000684a:	68bb      	ldr	r3, [r7, #8]
1000684c:	2b00      	cmp	r3, #0
1000684e:	d10e      	bne.n	1000686e <E_EEPROM_XMC1_lHandleInvalidReq+0x72>
  {
    data_ptr->block_info[user_block_index].status.consistent = 1U;
10006850:	693a      	ldr	r2, [r7, #16]
10006852:	683b      	ldr	r3, [r7, #0]
10006854:	00db      	lsls	r3, r3, #3
10006856:	18d3      	adds	r3, r2, r3
10006858:	791a      	ldrb	r2, [r3, #4]
1000685a:	2102      	movs	r1, #2
1000685c:	430a      	orrs	r2, r1
1000685e:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
10006860:	693b      	ldr	r3, [r7, #16]
10006862:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
10006864:	693b      	ldr	r3, [r7, #16]
10006866:	683a      	ldr	r2, [r7, #0]
10006868:	00d2      	lsls	r2, r2, #3
1000686a:	50d1      	str	r1, [r2, r3]
1000686c:	e007      	b.n	1000687e <E_EEPROM_XMC1_lHandleInvalidReq+0x82>
  }
  else
  {
    data_ptr->block_info[user_block_index].status.consistent = 0U;
1000686e:	693a      	ldr	r2, [r7, #16]
10006870:	683b      	ldr	r3, [r7, #0]
10006872:	00db      	lsls	r3, r3, #3
10006874:	18d3      	adds	r3, r2, r3
10006876:	791a      	ldrb	r2, [r3, #4]
10006878:	2102      	movs	r1, #2
1000687a:	438a      	bics	r2, r1
1000687c:	711a      	strb	r2, [r3, #4]
  }
  
  data_ptr->block_info[user_block_index].status.valid = 0U;
1000687e:	693a      	ldr	r2, [r7, #16]
10006880:	683b      	ldr	r3, [r7, #0]
10006882:	00db      	lsls	r3, r3, #3
10006884:	18d3      	adds	r3, r2, r3
10006886:	791a      	ldrb	r2, [r3, #4]
10006888:	2101      	movs	r1, #1
1000688a:	438a      	bics	r2, r1
1000688c:	711a      	strb	r2, [r3, #4]
  data_ptr->next_free_block_addr = (E_EEPROM_XMC1_FLASH_BLOCK_SIZE + (uint32_t)(data_ptr->next_free_block_addr));
1000688e:	693b      	ldr	r3, [r7, #16]
10006890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10006892:	3310      	adds	r3, #16
10006894:	1c1a      	adds	r2, r3, #0
10006896:	693b      	ldr	r3, [r7, #16]
10006898:	64da      	str	r2, [r3, #76]	; 0x4c
  
  return (status);
1000689a:	68bb      	ldr	r3, [r7, #8]
}
1000689c:	1c18      	adds	r0, r3, #0
1000689e:	46bd      	mov	sp, r7
100068a0:	b006      	add	sp, #24
100068a2:	bd80      	pop	{r7, pc}
100068a4:	20000718 	.word	0x20000718

100068a8 <E_EEPROM_XMC1_lPopulateFirstBlock>:
 * Description    : Populates the first block with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateFirstBlock(uint8_t block_number,
                                              uint8_t* user_data_buffer_ptr,
                                              uint32_t block_size)
{
100068a8:	b580      	push	{r7, lr}
100068aa:	b08a      	sub	sp, #40	; 0x28
100068ac:	af00      	add	r7, sp, #0
100068ae:	60b9      	str	r1, [r7, #8]
100068b0:	607a      	str	r2, [r7, #4]
100068b2:	230f      	movs	r3, #15
100068b4:	18fb      	adds	r3, r7, r3
100068b6:	1c02      	adds	r2, r0, #0
100068b8:	701a      	strb	r2, [r3, #0]
  uint32_t crc_buffer;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100068ba:	4b2a      	ldr	r3, [pc, #168]	; (10006964 <E_EEPROM_XMC1_lPopulateFirstBlock+0xbc>)
100068bc:	685b      	ldr	r3, [r3, #4]
100068be:	623b      	str	r3, [r7, #32]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
100068c0:	6a3b      	ldr	r3, [r7, #32]
100068c2:	335c      	adds	r3, #92	; 0x5c
100068c4:	61fb      	str	r3, [r7, #28]
  data_ptr->user_write_state = E_EEPROM_XMC1_NEXT_BLOCK_WRITE;
100068c6:	6a3a      	ldr	r2, [r7, #32]
100068c8:	23c4      	movs	r3, #196	; 0xc4
100068ca:	005b      	lsls	r3, r3, #1
100068cc:	2102      	movs	r1, #2
100068ce:	50d1      	str	r1, [r2, r3]
    /* IF Block CRC is enabled then update the block Header with 16 bit CRC calculated from the data buffer*/
    CRC_SW_CalculateCRC(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr,user_data_buffer_ptr,block_size);
    crc_buffer = CRC_SW_GetCRCResult(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr);
    crc_bit = E_EEPROM_XMC1_CRC_BIT;
  #else
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
100068d0:	4b25      	ldr	r3, [pc, #148]	; (10006968 <E_EEPROM_XMC1_lPopulateFirstBlock+0xc0>)
100068d2:	61bb      	str	r3, [r7, #24]
    crc_bit = 0U;
100068d4:	2300      	movs	r3, #0
100068d6:	617b      	str	r3, [r7, #20]
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068d8:	230f      	movs	r3, #15
100068da:	18fb      	adds	r3, r7, r3
100068dc:	781a      	ldrb	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
100068de:	697b      	ldr	r3, [r7, #20]
100068e0:	21c0      	movs	r1, #192	; 0xc0
100068e2:	430b      	orrs	r3, r1
100068e4:	021b      	lsls	r3, r3, #8
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068e6:	431a      	orrs	r2, r3
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
100068e8:	69bb      	ldr	r3, [r7, #24]
100068ea:	041b      	lsls	r3, r3, #16
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068ec:	431a      	orrs	r2, r3
100068ee:	69fb      	ldr	r3, [r7, #28]
100068f0:	601a      	str	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
  data_byte_count = E_EEPROM_XMC1_FOUR_BYTES;
100068f2:	2304      	movs	r3, #4
100068f4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size  )
100068f6:	6a3a      	ldr	r2, [r7, #32]
100068f8:	23b8      	movs	r3, #184	; 0xb8
100068fa:	005b      	lsls	r3, r3, #1
100068fc:	58d2      	ldr	r2, [r2, r3]
100068fe:	687b      	ldr	r3, [r7, #4]
10006900:	429a      	cmp	r2, r3
10006902:	d214      	bcs.n	1000692e <E_EEPROM_XMC1_lPopulateFirstBlock+0x86>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
10006904:	69fa      	ldr	r2, [r7, #28]
10006906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006908:	18d3      	adds	r3, r2, r3
1000690a:	6a39      	ldr	r1, [r7, #32]
1000690c:	22b8      	movs	r2, #184	; 0xb8
1000690e:	0052      	lsls	r2, r2, #1
10006910:	588a      	ldr	r2, [r1, r2]
10006912:	68b9      	ldr	r1, [r7, #8]
10006914:	188a      	adds	r2, r1, r2
10006916:	7812      	ldrb	r2, [r2, #0]
10006918:	701a      	strb	r2, [r3, #0]
       (data_ptr->user_write_bytes_count)++;
1000691a:	6a3a      	ldr	r2, [r7, #32]
1000691c:	23b8      	movs	r3, #184	; 0xb8
1000691e:	005b      	lsls	r3, r3, #1
10006920:	58d3      	ldr	r3, [r2, r3]
10006922:	1c59      	adds	r1, r3, #1
10006924:	6a3a      	ldr	r2, [r7, #32]
10006926:	23b8      	movs	r3, #184	; 0xb8
10006928:	005b      	lsls	r3, r3, #1
1000692a:	50d1      	str	r1, [r2, r3]
1000692c:	e004      	b.n	10006938 <E_EEPROM_XMC1_lPopulateFirstBlock+0x90>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
1000692e:	69fa      	ldr	r2, [r7, #28]
10006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006932:	18d3      	adds	r3, r2, r3
10006934:	22ff      	movs	r2, #255	; 0xff
10006936:	701a      	strb	r2, [r3, #0]
    }
    data_byte_count++;
10006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000693a:	3301      	adds	r3, #1
1000693c:	627b      	str	r3, [r7, #36]	; 0x24
    
  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE); /* Check for block size overflow*/
1000693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006940:	2b10      	cmp	r3, #16
10006942:	d1d8      	bne.n	100068f6 <E_EEPROM_XMC1_lPopulateFirstBlock+0x4e>

  if (data_ptr->user_write_bytes_count >= block_size)
10006944:	6a3a      	ldr	r2, [r7, #32]
10006946:	23b8      	movs	r3, #184	; 0xb8
10006948:	005b      	lsls	r3, r3, #1
1000694a:	58d2      	ldr	r2, [r2, r3]
1000694c:	687b      	ldr	r3, [r7, #4]
1000694e:	429a      	cmp	r2, r3
10006950:	d304      	bcc.n	1000695c <E_EEPROM_XMC1_lPopulateFirstBlock+0xb4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006952:	6a3a      	ldr	r2, [r7, #32]
10006954:	23c4      	movs	r3, #196	; 0xc4
10006956:	005b      	lsls	r3, r3, #1
10006958:	2103      	movs	r1, #3
1000695a:	50d1      	str	r1, [r2, r3]
  }
}
1000695c:	46bd      	mov	sp, r7
1000695e:	b00a      	add	sp, #40	; 0x28
10006960:	bd80      	pop	{r7, pc}
10006962:	46c0      	nop			; (mov r8, r8)
10006964:	20000718 	.word	0x20000718
10006968:	a5a50000 	.word	0xa5a50000

1000696c <E_EEPROM_XMC1_lPopulateNextBlock>:
 * Description    : Populates the successive blocks with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateNextBlock( uint8_t block_number ,
                                              uint8_t*  const user_data_buffer_ptr ,
                                              uint32_t block_size)
{
1000696c:	b580      	push	{r7, lr}
1000696e:	b088      	sub	sp, #32
10006970:	af00      	add	r7, sp, #0
10006972:	60b9      	str	r1, [r7, #8]
10006974:	607a      	str	r2, [r7, #4]
10006976:	230f      	movs	r3, #15
10006978:	18fb      	adds	r3, r7, r3
1000697a:	1c02      	adds	r2, r0, #0
1000697c:	701a      	strb	r2, [r3, #0]
  uint32_t  data_byte_count;
  uint8_t*  read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000697e:	4b26      	ldr	r3, [pc, #152]	; (10006a18 <E_EEPROM_XMC1_lPopulateNextBlock+0xac>)
10006980:	685b      	ldr	r3, [r3, #4]
10006982:	61bb      	str	r3, [r7, #24]
  
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006984:	69bb      	ldr	r3, [r7, #24]
10006986:	335c      	adds	r3, #92	; 0x5c
10006988:	617b      	str	r3, [r7, #20]
  *(read_write_buffer_ptr) = block_number;
1000698a:	697b      	ldr	r3, [r7, #20]
1000698c:	220f      	movs	r2, #15
1000698e:	18ba      	adds	r2, r7, r2
10006990:	7812      	ldrb	r2, [r2, #0]
10006992:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = E_EEPROM_XMC1_VALID_BIT;
10006994:	697b      	ldr	r3, [r7, #20]
10006996:	3301      	adds	r3, #1
10006998:	2240      	movs	r2, #64	; 0x40
1000699a:	701a      	strb	r2, [r3, #0]
  data_byte_count = E_EEPROM_XMC1_TWO_BYTES;
1000699c:	2302      	movs	r3, #2
1000699e:	61fb      	str	r3, [r7, #28]
  
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size )
100069a0:	69ba      	ldr	r2, [r7, #24]
100069a2:	23b8      	movs	r3, #184	; 0xb8
100069a4:	005b      	lsls	r3, r3, #1
100069a6:	58d2      	ldr	r2, [r2, r3]
100069a8:	687b      	ldr	r3, [r7, #4]
100069aa:	429a      	cmp	r2, r3
100069ac:	d214      	bcs.n	100069d8 <E_EEPROM_XMC1_lPopulateNextBlock+0x6c>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
100069ae:	697a      	ldr	r2, [r7, #20]
100069b0:	69fb      	ldr	r3, [r7, #28]
100069b2:	18d3      	adds	r3, r2, r3
100069b4:	69b9      	ldr	r1, [r7, #24]
100069b6:	22b8      	movs	r2, #184	; 0xb8
100069b8:	0052      	lsls	r2, r2, #1
100069ba:	588a      	ldr	r2, [r1, r2]
100069bc:	68b9      	ldr	r1, [r7, #8]
100069be:	188a      	adds	r2, r1, r2
100069c0:	7812      	ldrb	r2, [r2, #0]
100069c2:	701a      	strb	r2, [r3, #0]
      (data_ptr->user_write_bytes_count)++;
100069c4:	69ba      	ldr	r2, [r7, #24]
100069c6:	23b8      	movs	r3, #184	; 0xb8
100069c8:	005b      	lsls	r3, r3, #1
100069ca:	58d3      	ldr	r3, [r2, r3]
100069cc:	1c59      	adds	r1, r3, #1
100069ce:	69ba      	ldr	r2, [r7, #24]
100069d0:	23b8      	movs	r3, #184	; 0xb8
100069d2:	005b      	lsls	r3, r3, #1
100069d4:	50d1      	str	r1, [r2, r3]
100069d6:	e009      	b.n	100069ec <E_EEPROM_XMC1_lPopulateNextBlock+0x80>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
100069d8:	697a      	ldr	r2, [r7, #20]
100069da:	69fb      	ldr	r3, [r7, #28]
100069dc:	18d3      	adds	r3, r2, r3
100069de:	22ff      	movs	r2, #255	; 0xff
100069e0:	701a      	strb	r2, [r3, #0]
      data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
100069e2:	69ba      	ldr	r2, [r7, #24]
100069e4:	23c4      	movs	r3, #196	; 0xc4
100069e6:	005b      	lsls	r3, r3, #1
100069e8:	2103      	movs	r1, #3
100069ea:	50d1      	str	r1, [r2, r3]
    }
    data_byte_count++;
100069ec:	69fb      	ldr	r3, [r7, #28]
100069ee:	3301      	adds	r3, #1
100069f0:	61fb      	str	r3, [r7, #28]

  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
100069f2:	69fb      	ldr	r3, [r7, #28]
100069f4:	2b10      	cmp	r3, #16
100069f6:	d1d3      	bne.n	100069a0 <E_EEPROM_XMC1_lPopulateNextBlock+0x34>

  if (data_ptr->user_write_bytes_count >= block_size)
100069f8:	69ba      	ldr	r2, [r7, #24]
100069fa:	23b8      	movs	r3, #184	; 0xb8
100069fc:	005b      	lsls	r3, r3, #1
100069fe:	58d2      	ldr	r2, [r2, r3]
10006a00:	687b      	ldr	r3, [r7, #4]
10006a02:	429a      	cmp	r2, r3
10006a04:	d304      	bcc.n	10006a10 <E_EEPROM_XMC1_lPopulateNextBlock+0xa4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006a06:	69ba      	ldr	r2, [r7, #24]
10006a08:	23c4      	movs	r3, #196	; 0xc4
10006a0a:	005b      	lsls	r3, r3, #1
10006a0c:	2103      	movs	r1, #3
10006a0e:	50d1      	str	r1, [r2, r3]
  }
}
10006a10:	46bd      	mov	sp, r7
10006a12:	b008      	add	sp, #32
10006a14:	bd80      	pop	{r7, pc}
10006a16:	46c0      	nop			; (mov r8, r8)
10006a18:	20000718 	.word	0x20000718

10006a1c <E_EEPROM_XMC1_lWriteDataBlock>:
 * Return value   : uint32_t - NVM_STATUS register value after read operation
 *
 * Description    : Writes single data block into flash
 */
static uint32_t E_EEPROM_XMC1_lWriteDataBlock(void)
{
10006a1c:	b580      	push	{r7, lr}
10006a1e:	b084      	sub	sp, #16
10006a20:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006a22:	4b10      	ldr	r3, [pc, #64]	; (10006a64 <E_EEPROM_XMC1_lWriteDataBlock+0x48>)
10006a24:	685b      	ldr	r3, [r3, #4]
10006a26:	60fb      	str	r3, [r7, #12]
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a28:	68fb      	ldr	r3, [r7, #12]
10006a2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
10006a2c:	68fb      	ldr	r3, [r7, #12]
10006a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a30:	011b      	lsls	r3, r3, #4
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a32:	18d3      	adds	r3, r2, r3
10006a34:	60bb      	str	r3, [r7, #8]
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  (data_ptr->written_block_counter)++;
10006a36:	68fb      	ldr	r3, [r7, #12]
10006a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a3a:	1c5a      	adds	r2, r3, #1
10006a3c:	68fb      	ldr	r3, [r7, #12]
10006a3e:	659a      	str	r2, [r3, #88]	; 0x58

  XMC_FLASH_ClearStatus();
10006a40:	f7fb fe20 	bl	10002684 <XMC_FLASH_ClearStatus>
  E_EEPROM_XMC1_lWriteSingleBlock(src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10006a44:	68fb      	ldr	r3, [r7, #12]
10006a46:	335c      	adds	r3, #92	; 0x5c
10006a48:	68ba      	ldr	r2, [r7, #8]
10006a4a:	1c10      	adds	r0, r2, #0
10006a4c:	1c19      	adds	r1, r3, #0
10006a4e:	f000 f887 	bl	10006b60 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
10006a52:	f000 f8bf 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10006a56:	1c03      	adds	r3, r0, #0
10006a58:	607b      	str	r3, [r7, #4]
  
  return (status);
10006a5a:	687b      	ldr	r3, [r7, #4]
}
10006a5c:	1c18      	adds	r0, r3, #0
10006a5e:	46bd      	mov	sp, r7
10006a60:	b004      	add	sp, #16
10006a62:	bd80      	pop	{r7, pc}
10006a64:	20000718 	.word	0x20000718

10006a68 <E_EEPROM_XMC1_lReadBlockContents>:
 *
 * Description     : Read data bytes starting from specified address (data_buffer_ptr + offset).
 *                   Read number of bytes as specified in the length parameter.
 */
static uint32_t E_EEPROM_XMC1_lReadBlockContents(uint8_t *const data_buffer_ptr, uint32_t length, uint32_t offset)
{
10006a68:	b580      	push	{r7, lr}
10006a6a:	b08c      	sub	sp, #48	; 0x30
10006a6c:	af00      	add	r7, sp, #0
10006a6e:	60f8      	str	r0, [r7, #12]
10006a70:	60b9      	str	r1, [r7, #8]
10006a72:	607a      	str	r2, [r7, #4]
  uint32_t flash_address;
  uint32_t block_start_address;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  uint32_t remaining_bytes_in_curr_block;
  
  indx = 0U;
10006a74:	2300      	movs	r3, #0
10006a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  status = 0U;
10006a78:	2300      	movs	r3, #0
10006a7a:	623b      	str	r3, [r7, #32]
  block_count = 0U;
10006a7c:	2300      	movs	r3, #0
10006a7e:	62bb      	str	r3, [r7, #40]	; 0x28

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006a80:	4b36      	ldr	r3, [pc, #216]	; (10006b5c <E_EEPROM_XMC1_lReadBlockContents+0xf4>)
10006a82:	685b      	ldr	r3, [r3, #4]
10006a84:	61fb      	str	r3, [r7, #28]
  block_start_address = data_ptr->read_start_address;
10006a86:	69fa      	ldr	r2, [r7, #28]
10006a88:	23c6      	movs	r3, #198	; 0xc6
10006a8a:	005b      	lsls	r3, r3, #1
10006a8c:	58d3      	ldr	r3, [r2, r3]
10006a8e:	61bb      	str	r3, [r7, #24]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
10006a90:	687b      	ldr	r3, [r7, #4]
10006a92:	2b0b      	cmp	r3, #11
10006a94:	d913      	bls.n	10006abe <E_EEPROM_XMC1_lReadBlockContents+0x56>
  {
    block_count++;                        /* If not then increment block counter*/
10006a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006a98:	3301      	adds	r3, #1
10006a9a:	62bb      	str	r3, [r7, #40]	; 0x28
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
10006a9c:	687b      	ldr	r3, [r7, #4]
10006a9e:	3b0c      	subs	r3, #12
10006aa0:	607b      	str	r3, [r7, #4]
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006aa2:	e005      	b.n	10006ab0 <E_EEPROM_XMC1_lReadBlockContents+0x48>
    {
      block_count++;                        /* If not then increment block counter*/
10006aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006aa6:	3301      	adds	r3, #1
10006aa8:	62bb      	str	r3, [r7, #40]	; 0x28
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
10006aaa:	687b      	ldr	r3, [r7, #4]
10006aac:	3b0e      	subs	r3, #14
10006aae:	607b      	str	r3, [r7, #4]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
  {
    block_count++;                        /* If not then increment block counter*/
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006ab0:	687b      	ldr	r3, [r7, #4]
10006ab2:	2b0d      	cmp	r3, #13
10006ab4:	d8f6      	bhi.n	10006aa4 <E_EEPROM_XMC1_lReadBlockContents+0x3c>
    {
      block_count++;                        /* If not then increment block counter*/
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
    }
    offset += E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;
10006ab6:	687b      	ldr	r3, [r7, #4]
10006ab8:	3302      	adds	r3, #2
10006aba:	607b      	str	r3, [r7, #4]
10006abc:	e002      	b.n	10006ac4 <E_EEPROM_XMC1_lReadBlockContents+0x5c>
  }
  else
  {
    offset += E_EEPROM_XMC1_BLOCK1_DATA_OFFSET;
10006abe:	687b      	ldr	r3, [r7, #4]
10006ac0:	3304      	adds	r3, #4
10006ac2:	607b      	str	r3, [r7, #4]
  }
  /* Remaining bytes in the block where Read offset is pointing*/
  remaining_bytes_in_curr_block = E_EEPROM_XMC1_FLASH_BLOCK_SIZE - offset;
10006ac4:	687b      	ldr	r3, [r7, #4]
10006ac6:	2210      	movs	r2, #16
10006ac8:	1ad3      	subs	r3, r2, r3
10006aca:	627b      	str	r3, [r7, #36]	; 0x24
  
  do
  {
    /* Calculate the Flash address of the block to be read*/
    flash_address = block_start_address + ((uint32_t)block_count * E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006ace:	011a      	lsls	r2, r3, #4
10006ad0:	69bb      	ldr	r3, [r7, #24]
10006ad2:	18d3      	adds	r3, r2, r3
10006ad4:	617b      	str	r3, [r7, #20]

    XMC_FLASH_ClearStatus();
10006ad6:	f7fb fdd5 	bl	10002684 <XMC_FLASH_ClearStatus>
    E_EEPROM_XMC1_lReadSingleBlock(flash_address,(uint32_t*)(void*)data_ptr->read_write_buffer);
10006ada:	69fb      	ldr	r3, [r7, #28]
10006adc:	335c      	adds	r3, #92	; 0x5c
10006ade:	697a      	ldr	r2, [r7, #20]
10006ae0:	1c10      	adds	r0, r2, #0
10006ae2:	1c19      	adds	r1, r3, #0
10006ae4:	f000 f84c 	bl	10006b80 <E_EEPROM_XMC1_lReadSingleBlock>
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006ae8:	f000 f874 	bl	10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>
10006aec:	1c03      	adds	r3, r0, #0
10006aee:	623b      	str	r3, [r7, #32]
    
    if (status != 0U)
10006af0:	6a3b      	ldr	r3, [r7, #32]
10006af2:	2b00      	cmp	r3, #0
10006af4:	d000      	beq.n	10006af8 <E_EEPROM_XMC1_lReadBlockContents+0x90>
    {
      break;
10006af6:	e02b      	b.n	10006b50 <E_EEPROM_XMC1_lReadBlockContents+0xe8>
    }
    /* Extract the data read from flash byte by byte and load into the user buffer*/
    do{
      
      *(data_buffer_ptr + indx) = *(data_ptr->read_write_buffer + offset);
10006af8:	68fa      	ldr	r2, [r7, #12]
10006afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006afc:	18d3      	adds	r3, r2, r3
10006afe:	69f9      	ldr	r1, [r7, #28]
10006b00:	2058      	movs	r0, #88	; 0x58
10006b02:	687a      	ldr	r2, [r7, #4]
10006b04:	188a      	adds	r2, r1, r2
10006b06:	1812      	adds	r2, r2, r0
10006b08:	7912      	ldrb	r2, [r2, #4]
10006b0a:	701a      	strb	r2, [r3, #0]
      indx++;
10006b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006b0e:	3301      	adds	r3, #1
10006b10:	62fb      	str	r3, [r7, #44]	; 0x2c
      offset++;
10006b12:	687b      	ldr	r3, [r7, #4]
10006b14:	3301      	adds	r3, #1
10006b16:	607b      	str	r3, [r7, #4]
      length--;
10006b18:	68bb      	ldr	r3, [r7, #8]
10006b1a:	3b01      	subs	r3, #1
10006b1c:	60bb      	str	r3, [r7, #8]
      remaining_bytes_in_curr_block--;
10006b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b20:	3b01      	subs	r3, #1
10006b22:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* check any of the length parameters reaches 0 */
    } while ( (remaining_bytes_in_curr_block) && (length) );
10006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b26:	2b00      	cmp	r3, #0
10006b28:	d002      	beq.n	10006b30 <E_EEPROM_XMC1_lReadBlockContents+0xc8>
10006b2a:	68bb      	ldr	r3, [r7, #8]
10006b2c:	2b00      	cmp	r3, #0
10006b2e:	d1e3      	bne.n	10006af8 <E_EEPROM_XMC1_lReadBlockContents+0x90>
    
    /* Check if the length of bytes pending to be read is within the range of available bytes in the block */
    if (length <= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006b30:	68bb      	ldr	r3, [r7, #8]
10006b32:	2b0e      	cmp	r3, #14
10006b34:	d802      	bhi.n	10006b3c <E_EEPROM_XMC1_lReadBlockContents+0xd4>
    {
      /* Force remaining bytes in current block to length remaining */
      remaining_bytes_in_curr_block = length;
10006b36:	68bb      	ldr	r3, [r7, #8]
10006b38:	627b      	str	r3, [r7, #36]	; 0x24
10006b3a:	e001      	b.n	10006b40 <E_EEPROM_XMC1_lReadBlockContents+0xd8>
    }
    else
    {
      /* Force remaining bytes to next block size(14)*/
      remaining_bytes_in_curr_block = E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006b3c:	230e      	movs	r3, #14
10006b3e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    offset = E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;     /* Shift offset by 2 counts to avoid next block header */
10006b40:	2302      	movs	r3, #2
10006b42:	607b      	str	r3, [r7, #4]
    block_count++;                        /* Increment the block count to read next block */
10006b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006b46:	3301      	adds	r3, #1
10006b48:	62bb      	str	r3, [r7, #40]	; 0x28
    
  } while (length != 0U);
10006b4a:	68bb      	ldr	r3, [r7, #8]
10006b4c:	2b00      	cmp	r3, #0
10006b4e:	d1bd      	bne.n	10006acc <E_EEPROM_XMC1_lReadBlockContents+0x64>
  
  return (status);
10006b50:	6a3b      	ldr	r3, [r7, #32]
}
10006b52:	1c18      	adds	r0, r3, #0
10006b54:	46bd      	mov	sp, r7
10006b56:	b00c      	add	sp, #48	; 0x30
10006b58:	bd80      	pop	{r7, pc}
10006b5a:	46c0      	nop			; (mov r8, r8)
10006b5c:	20000718 	.word	0x20000718

10006b60 <E_EEPROM_XMC1_lWriteSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSingleBlock(uint32_t const address, const uint32_t *const data)
{
10006b60:	b580      	push	{r7, lr}
10006b62:	b082      	sub	sp, #8
10006b64:	af00      	add	r7, sp, #0
10006b66:	6078      	str	r0, [r7, #4]
10006b68:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_WriteBlocks( (uint32_t*)address, (uint32_t*)data , 1U , 1U);
10006b6a:	687a      	ldr	r2, [r7, #4]
10006b6c:	683b      	ldr	r3, [r7, #0]
10006b6e:	1c10      	adds	r0, r2, #0
10006b70:	1c19      	adds	r1, r3, #0
10006b72:	2201      	movs	r2, #1
10006b74:	2301      	movs	r3, #1
10006b76:	f7fb fdaf 	bl	100026d8 <XMC_FLASH_WriteBlocks>
  }
}
10006b7a:	46bd      	mov	sp, r7
10006b7c:	b002      	add	sp, #8
10006b7e:	bd80      	pop	{r7, pc}

10006b80 <E_EEPROM_XMC1_lReadSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) read operation
 */
static void E_EEPROM_XMC1_lReadSingleBlock(uint32_t const address, uint32_t *const data)
{
10006b80:	b580      	push	{r7, lr}
10006b82:	b082      	sub	sp, #8
10006b84:	af00      	add	r7, sp, #0
10006b86:	6078      	str	r0, [r7, #4]
10006b88:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_ReadSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ReadBlocks( (uint32_t*)address , (uint32_t*)data , 1U);
10006b8a:	687a      	ldr	r2, [r7, #4]
10006b8c:	683b      	ldr	r3, [r7, #0]
10006b8e:	1c10      	adds	r0, r2, #0
10006b90:	1c19      	adds	r1, r3, #0
10006b92:	2201      	movs	r2, #1
10006b94:	f7fb fe20 	bl	100027d8 <XMC_FLASH_ReadBlocks>
  }
}
10006b98:	46bd      	mov	sp, r7
10006b9a:	b002      	add	sp, #8
10006b9c:	bd80      	pop	{r7, pc}
10006b9e:	46c0      	nop			; (mov r8, r8)

10006ba0 <E_EEPROM_XMC1_lWriteSinglePage>:
 * Return value    : void
 *
 * Description     : Performs single flash page(256 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSinglePage(uint32_t const address, const uint32_t *const data)
{
10006ba0:	b580      	push	{r7, lr}
10006ba2:	b082      	sub	sp, #8
10006ba4:	af00      	add	r7, sp, #0
10006ba6:	6078      	str	r0, [r7, #4]
10006ba8:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSinglePage(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ProgramPage( (uint32_t*)address , (uint32_t*)data);
10006baa:	687a      	ldr	r2, [r7, #4]
10006bac:	683b      	ldr	r3, [r7, #0]
10006bae:	1c10      	adds	r0, r2, #0
10006bb0:	1c19      	adds	r1, r3, #0
10006bb2:	f7fb fe37 	bl	10002824 <XMC_FLASH_ProgramPage>
  }
}
10006bb6:	46bd      	mov	sp, r7
10006bb8:	b002      	add	sp, #8
10006bba:	bd80      	pop	{r7, pc}

10006bbc <E_EEPROM_XMC1_lEraseSinglePage>:
 * Return value    : void
 *
 * Description     : Erases single flash page(256 bytes)
 */
static void E_EEPROM_XMC1_lEraseSinglePage(uint32_t const address)
{
10006bbc:	b580      	push	{r7, lr}
10006bbe:	b082      	sub	sp, #8
10006bc0:	af00      	add	r7, sp, #0
10006bc2:	6078      	str	r0, [r7, #4]
    E_EEPROM_XMC1_TEST_HOOK_EraseSinglePage(address);
  }
  else
  #endif
  {
    XMC_FLASH_ErasePages( (uint32_t*)address , 1U);
10006bc4:	687b      	ldr	r3, [r7, #4]
10006bc6:	1c18      	adds	r0, r3, #0
10006bc8:	2101      	movs	r1, #1
10006bca:	f7fb fde3 	bl	10002794 <XMC_FLASH_ErasePages>
  }
}
10006bce:	46bd      	mov	sp, r7
10006bd0:	b002      	add	sp, #8
10006bd2:	bd80      	pop	{r7, pc}

10006bd4 <E_EEPROM_XMC1_lGetFlashStatus>:
 * Return value    : uint32_t  - Flash NVM_STATUS register value
 *
 * Description     : Reads the flash status from hardware to check whether any error exist or not.
 */
static uint32_t E_EEPROM_XMC1_lGetFlashStatus(void)
{
10006bd4:	b580      	push	{r7, lr}
10006bd6:	b082      	sub	sp, #8
10006bd8:	af00      	add	r7, sp, #0
    status = E_EEPROM_XMC1_TEST_HOOK_GetFlashStatus();
  }
  else
  #endif
  {
    status = XMC_FLASH_GetStatus();
10006bda:	f7fb fd63 	bl	100026a4 <XMC_FLASH_GetStatus>
10006bde:	1c03      	adds	r3, r0, #0
10006be0:	607b      	str	r3, [r7, #4]
  }
  return (status);
10006be2:	687b      	ldr	r3, [r7, #4]
}
10006be4:	1c18      	adds	r0, r3, #0
10006be6:	46bd      	mov	sp, r7
10006be8:	b002      	add	sp, #8
10006bea:	bd80      	pop	{r7, pc}

10006bec <XMC_BCCU_EnableDimmingEngine>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableDimmingEngine(), XMC_BCCU_ConcurrentEnableDimmingEngine()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableDimmingEngine (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006bec:	b580      	push	{r7, lr}
10006bee:	b082      	sub	sp, #8
10006bf0:	af00      	add	r7, sp, #0
10006bf2:	6078      	str	r0, [r7, #4]
10006bf4:	6039      	str	r1, [r7, #0]
	  bccu->DEEN |= (uint32_t)(BCCU_DEEN_EDE0_Msk << dim_no);
10006bf6:	687b      	ldr	r3, [r7, #4]
10006bf8:	6a1a      	ldr	r2, [r3, #32]
10006bfa:	683b      	ldr	r3, [r7, #0]
10006bfc:	2101      	movs	r1, #1
10006bfe:	4099      	lsls	r1, r3
10006c00:	1c0b      	adds	r3, r1, #0
10006c02:	431a      	orrs	r2, r3
10006c04:	687b      	ldr	r3, [r7, #4]
10006c06:	621a      	str	r2, [r3, #32]
}
10006c08:	46bd      	mov	sp, r7
10006c0a:	b002      	add	sp, #8
10006c0c:	bd80      	pop	{r7, pc}
10006c0e:	46c0      	nop			; (mov r8, r8)

10006c10 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006c10:	b580      	push	{r7, lr}
10006c12:	b082      	sub	sp, #8
10006c14:	af00      	add	r7, sp, #0
10006c16:	6078      	str	r0, [r7, #4]
10006c18:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10006c1a:	683b      	ldr	r3, [r7, #0]
10006c1c:	2201      	movs	r2, #1
10006c1e:	409a      	lsls	r2, r3
10006c20:	687b      	ldr	r3, [r7, #4]
10006c22:	625a      	str	r2, [r3, #36]	; 0x24
}
10006c24:	46bd      	mov	sp, r7
10006c26:	b002      	add	sp, #8
10006c28:	bd80      	pop	{r7, pc}
10006c2a:	46c0      	nop			; (mov r8, r8)

10006c2c <DIM_BCCU_Init>:
/**
 * @brief   This function Initializes a DIM_BCCU APP instances based on
 *          user configuration.
 */
DIM_BCCU_STATUS_t DIM_BCCU_Init(DIM_BCCU_t *handle)
{
10006c2c:	b590      	push	{r4, r7, lr}
10006c2e:	b085      	sub	sp, #20
10006c30:	af00      	add	r7, sp, #0
10006c32:	6078      	str	r0, [r7, #4]
      		(handle->bccu_de_regs != NULL)) &&((handle->config != NULL) && (handle->global_bccu_handleptr != NULL) &&
      	    (handle->enable_at_start <= 1) && (handle->dim_engine_num <= 2) && (handle->dim_lvl <= 4095U))));

  /* Checking for initialization state of the instance */
  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (DIM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10006c34:	687b      	ldr	r3, [r7, #4]
10006c36:	689b      	ldr	r3, [r3, #8]
10006c38:	220f      	movs	r2, #15
10006c3a:	18bc      	adds	r4, r7, r2
10006c3c:	1c18      	adds	r0, r3, #0
10006c3e:	f7fe f9f1 	bl	10005024 <GLOBAL_BCCU_Init>
10006c42:	1c03      	adds	r3, r0, #0
10006c44:	7023      	strb	r3, [r4, #0]
  if (status != DIM_BCCU_STATUS_FAILURE)
10006c46:	230f      	movs	r3, #15
10006c48:	18fb      	adds	r3, r7, r3
10006c4a:	781b      	ldrb	r3, [r3, #0]
10006c4c:	2b01      	cmp	r3, #1
10006c4e:	d029      	beq.n	10006ca4 <DIM_BCCU_Init+0x78>
  {
    /* DIM_BCCU APP Initialization for XMC1000 devices */
    XMC_BCCU_DIM_Init(handle->bccu_de_regs, handle->config);
10006c50:	687b      	ldr	r3, [r7, #4]
10006c52:	681a      	ldr	r2, [r3, #0]
10006c54:	687b      	ldr	r3, [r7, #4]
10006c56:	685b      	ldr	r3, [r3, #4]
10006c58:	1c10      	adds	r0, r2, #0
10006c5a:	1c19      	adds	r1, r3, #0
10006c5c:	f7fc f8fa 	bl	10002e54 <XMC_BCCU_DIM_Init>
    /* Initial Dimming Level configuration */
    XMC_BCCU_DIM_SetTargetDimmingLevel(handle->bccu_de_regs, handle->dim_lvl);
10006c60:	687b      	ldr	r3, [r7, #4]
10006c62:	681a      	ldr	r2, [r3, #0]
10006c64:	687b      	ldr	r3, [r7, #4]
10006c66:	691b      	ldr	r3, [r3, #16]
10006c68:	1c10      	adds	r0, r2, #0
10006c6a:	1c19      	adds	r1, r3, #0
10006c6c:	f7fc f8fe 	bl	10002e6c <XMC_BCCU_DIM_SetTargetDimmingLevel>
    if (DIM_BCCU_ENABLE_AT_INIT_TRUE == handle->enable_at_start)
10006c70:	687b      	ldr	r3, [r7, #4]
10006c72:	7b1b      	ldrb	r3, [r3, #12]
10006c74:	2b01      	cmp	r3, #1
10006c76:	d111      	bne.n	10006c9c <DIM_BCCU_Init+0x70>
    {
      /* Dimming Engine Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableDimmingEngine(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006c78:	687b      	ldr	r3, [r7, #4]
10006c7a:	689b      	ldr	r3, [r3, #8]
10006c7c:	681a      	ldr	r2, [r3, #0]
10006c7e:	687b      	ldr	r3, [r7, #4]
10006c80:	7b5b      	ldrb	r3, [r3, #13]
10006c82:	1c10      	adds	r0, r2, #0
10006c84:	1c19      	adds	r1, r3, #0
10006c86:	f7ff ffb1 	bl	10006bec <XMC_BCCU_EnableDimmingEngine>

      /* Start Dimming Engine at Initialization for XMC1000 devices */
      XMC_BCCU_StartDimming(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006c8a:	687b      	ldr	r3, [r7, #4]
10006c8c:	689b      	ldr	r3, [r3, #8]
10006c8e:	681a      	ldr	r2, [r3, #0]
10006c90:	687b      	ldr	r3, [r7, #4]
10006c92:	7b5b      	ldrb	r3, [r3, #13]
10006c94:	1c10      	adds	r0, r2, #0
10006c96:	1c19      	adds	r1, r3, #0
10006c98:	f7ff ffba 	bl	10006c10 <XMC_BCCU_StartDimming>
    }
    /* Return status after initialization */
    status = DIM_BCCU_STATUS_SUCCESS;
10006c9c:	230f      	movs	r3, #15
10006c9e:	18fb      	adds	r3, r7, r3
10006ca0:	2200      	movs	r2, #0
10006ca2:	701a      	strb	r2, [r3, #0]
   }
  return (status);
10006ca4:	230f      	movs	r3, #15
10006ca6:	18fb      	adds	r3, r7, r3
10006ca8:	781b      	ldrb	r3, [r3, #0]
}
10006caa:	1c18      	adds	r0, r3, #0
10006cac:	46bd      	mov	sp, r7
10006cae:	b005      	add	sp, #20
10006cb0:	bd90      	pop	{r4, r7, pc}
10006cb2:	46c0      	nop			; (mov r8, r8)

10006cb4 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
10006cb4:	b580      	push	{r7, lr}
10006cb6:	b082      	sub	sp, #8
10006cb8:	af00      	add	r7, sp, #0
10006cba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10006cbc:	687b      	ldr	r3, [r7, #4]
10006cbe:	6819      	ldr	r1, [r3, #0]
10006cc0:	687b      	ldr	r3, [r7, #4]
10006cc2:	7b1a      	ldrb	r2, [r3, #12]
10006cc4:	687b      	ldr	r3, [r7, #4]
10006cc6:	3304      	adds	r3, #4
10006cc8:	1c08      	adds	r0, r1, #0
10006cca:	1c11      	adds	r1, r2, #0
10006ccc:	1c1a      	adds	r2, r3, #0
10006cce:	f7fb fdb7 	bl	10002840 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
10006cd2:	687b      	ldr	r3, [r7, #4]
10006cd4:	6819      	ldr	r1, [r3, #0]
10006cd6:	687b      	ldr	r3, [r7, #4]
10006cd8:	7b1a      	ldrb	r2, [r3, #12]
10006cda:	687b      	ldr	r3, [r7, #4]
10006cdc:	7b5b      	ldrb	r3, [r3, #13]
10006cde:	1c08      	adds	r0, r1, #0
10006ce0:	1c11      	adds	r1, r2, #0
10006ce2:	1c1a      	adds	r2, r3, #0
10006ce4:	f7fc f8e2 	bl	10002eac <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
10006ce8:	2300      	movs	r3, #0
}
10006cea:	1c18      	adds	r0, r3, #0
10006cec:	46bd      	mov	sp, r7
10006cee:	b002      	add	sp, #8
10006cf0:	bd80      	pop	{r7, pc}
10006cf2:	46c0      	nop			; (mov r8, r8)

10006cf4 <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
10006cf4:	b580      	push	{r7, lr}
10006cf6:	af00      	add	r7, sp, #0

}
10006cf8:	46bd      	mov	sp, r7
10006cfa:	bd80      	pop	{r7, pc}

10006cfc <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10006cfc:	b580      	push	{r7, lr}
10006cfe:	b084      	sub	sp, #16
10006d00:	af00      	add	r7, sp, #0
10006d02:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
10006d04:	230f      	movs	r3, #15
10006d06:	18fb      	adds	r3, r7, r3
10006d08:	2200      	movs	r2, #0
10006d0a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d0c:	230e      	movs	r3, #14
10006d0e:	18fb      	adds	r3, r7, r3
10006d10:	2200      	movs	r2, #0
10006d12:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d14:	230d      	movs	r3, #13
10006d16:	18fb      	adds	r3, r7, r3
10006d18:	2200      	movs	r2, #0
10006d1a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d1c:	230c      	movs	r3, #12
10006d1e:	18fb      	adds	r3, r7, r3
10006d20:	2200      	movs	r2, #0
10006d22:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d24:	230b      	movs	r3, #11
10006d26:	18fb      	adds	r3, r7, r3
10006d28:	2200      	movs	r2, #0
10006d2a:	701a      	strb	r2, [r3, #0]
  if (handle->init_status == false)
10006d2c:	687b      	ldr	r3, [r7, #4]
10006d2e:	781b      	ldrb	r3, [r3, #0]
10006d30:	2201      	movs	r2, #1
10006d32:	4053      	eors	r3, r2
10006d34:	b2db      	uxtb	r3, r3
10006d36:	2b00      	cmp	r3, #0
10006d38:	d01b      	beq.n	10006d72 <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10006d3a:	230e      	movs	r3, #14
10006d3c:	18fa      	adds	r2, r7, r3
10006d3e:	230d      	movs	r3, #13
10006d40:	18fb      	adds	r3, r7, r3
10006d42:	7812      	ldrb	r2, [r2, #0]
10006d44:	781b      	ldrb	r3, [r3, #0]
10006d46:	4313      	orrs	r3, r2
10006d48:	b2da      	uxtb	r2, r3
10006d4a:	230c      	movs	r3, #12
10006d4c:	18fb      	adds	r3, r7, r3
10006d4e:	781b      	ldrb	r3, [r3, #0]
10006d50:	4313      	orrs	r3, r2
10006d52:	b2d9      	uxtb	r1, r3
10006d54:	230f      	movs	r3, #15
10006d56:	18fb      	adds	r3, r7, r3
10006d58:	220b      	movs	r2, #11
10006d5a:	18ba      	adds	r2, r7, r2
10006d5c:	7812      	ldrb	r2, [r2, #0]
10006d5e:	430a      	orrs	r2, r1
10006d60:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
10006d62:	230f      	movs	r3, #15
10006d64:	18fb      	adds	r3, r7, r3
10006d66:	781b      	ldrb	r3, [r3, #0]
10006d68:	2b00      	cmp	r3, #0
10006d6a:	d102      	bne.n	10006d72 <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10006d6c:	687b      	ldr	r3, [r7, #4]
10006d6e:	2201      	movs	r2, #1
10006d70:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10006d72:	230f      	movs	r3, #15
10006d74:	18fb      	adds	r3, r7, r3
10006d76:	781b      	ldrb	r3, [r3, #0]
}
10006d78:	1c18      	adds	r0, r3, #0
10006d7a:	46bd      	mov	sp, r7
10006d7c:	b004      	add	sp, #16
10006d7e:	bd80      	pop	{r7, pc}

10006d80 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10006d80:	b590      	push	{r4, r7, lr}
10006d82:	b085      	sub	sp, #20
10006d84:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
10006d86:	1d3b      	adds	r3, r7, #4
10006d88:	4a04      	ldr	r2, [pc, #16]	; (10006d9c <SystemCoreClockSetup+0x1c>)
10006d8a:	ca13      	ldmia	r2!, {r0, r1, r4}
10006d8c:	c313      	stmia	r3!, {r0, r1, r4}
  .idiv = 1U,  /**< 8 Bit integer divider */

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
10006d8e:	1d3b      	adds	r3, r7, #4
10006d90:	1c18      	adds	r0, r3, #0
10006d92:	f7fb fe27 	bl	100029e4 <XMC_SCU_CLOCK_Init>
}
10006d96:	46bd      	mov	sp, r7
10006d98:	b005      	add	sp, #20
10006d9a:	bd90      	pop	{r4, r7, pc}
10006d9c:	10009724 	.word	0x10009724

10006da0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10006da0:	b580      	push	{r7, lr}
10006da2:	b082      	sub	sp, #8
10006da4:	af00      	add	r7, sp, #0
10006da6:	1c02      	adds	r2, r0, #0
10006da8:	1dfb      	adds	r3, r7, #7
10006daa:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10006dac:	4b06      	ldr	r3, [pc, #24]	; (10006dc8 <NVIC_EnableIRQ+0x28>)
10006dae:	1dfa      	adds	r2, r7, #7
10006db0:	7812      	ldrb	r2, [r2, #0]
10006db2:	1c11      	adds	r1, r2, #0
10006db4:	221f      	movs	r2, #31
10006db6:	400a      	ands	r2, r1
10006db8:	2101      	movs	r1, #1
10006dba:	4091      	lsls	r1, r2
10006dbc:	1c0a      	adds	r2, r1, #0
10006dbe:	601a      	str	r2, [r3, #0]
}
10006dc0:	46bd      	mov	sp, r7
10006dc2:	b002      	add	sp, #8
10006dc4:	bd80      	pop	{r7, pc}
10006dc6:	46c0      	nop			; (mov r8, r8)
10006dc8:	e000e100 	.word	0xe000e100

10006dcc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10006dcc:	b5b0      	push	{r4, r5, r7, lr}
10006dce:	b082      	sub	sp, #8
10006dd0:	af00      	add	r7, sp, #0
10006dd2:	1c02      	adds	r2, r0, #0
10006dd4:	6039      	str	r1, [r7, #0]
10006dd6:	1dfb      	adds	r3, r7, #7
10006dd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10006dda:	1dfb      	adds	r3, r7, #7
10006ddc:	781b      	ldrb	r3, [r3, #0]
10006dde:	2b7f      	cmp	r3, #127	; 0x7f
10006de0:	d92f      	bls.n	10006e42 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006de2:	4c2d      	ldr	r4, [pc, #180]	; (10006e98 <NVIC_SetPriority+0xcc>)
10006de4:	1dfb      	adds	r3, r7, #7
10006de6:	781b      	ldrb	r3, [r3, #0]
10006de8:	1c1a      	adds	r2, r3, #0
10006dea:	230f      	movs	r3, #15
10006dec:	4013      	ands	r3, r2
10006dee:	3b08      	subs	r3, #8
10006df0:	0899      	lsrs	r1, r3, #2
10006df2:	4a29      	ldr	r2, [pc, #164]	; (10006e98 <NVIC_SetPriority+0xcc>)
10006df4:	1dfb      	adds	r3, r7, #7
10006df6:	781b      	ldrb	r3, [r3, #0]
10006df8:	1c18      	adds	r0, r3, #0
10006dfa:	230f      	movs	r3, #15
10006dfc:	4003      	ands	r3, r0
10006dfe:	3b08      	subs	r3, #8
10006e00:	089b      	lsrs	r3, r3, #2
10006e02:	3306      	adds	r3, #6
10006e04:	009b      	lsls	r3, r3, #2
10006e06:	18d3      	adds	r3, r2, r3
10006e08:	685b      	ldr	r3, [r3, #4]
10006e0a:	1dfa      	adds	r2, r7, #7
10006e0c:	7812      	ldrb	r2, [r2, #0]
10006e0e:	1c10      	adds	r0, r2, #0
10006e10:	2203      	movs	r2, #3
10006e12:	4002      	ands	r2, r0
10006e14:	00d2      	lsls	r2, r2, #3
10006e16:	1c10      	adds	r0, r2, #0
10006e18:	22ff      	movs	r2, #255	; 0xff
10006e1a:	4082      	lsls	r2, r0
10006e1c:	43d2      	mvns	r2, r2
10006e1e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006e20:	683b      	ldr	r3, [r7, #0]
10006e22:	019b      	lsls	r3, r3, #6
10006e24:	20ff      	movs	r0, #255	; 0xff
10006e26:	4003      	ands	r3, r0
10006e28:	1df8      	adds	r0, r7, #7
10006e2a:	7800      	ldrb	r0, [r0, #0]
10006e2c:	1c05      	adds	r5, r0, #0
10006e2e:	2003      	movs	r0, #3
10006e30:	4028      	ands	r0, r5
10006e32:	00c0      	lsls	r0, r0, #3
10006e34:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e36:	431a      	orrs	r2, r3
10006e38:	1d8b      	adds	r3, r1, #6
10006e3a:	009b      	lsls	r3, r3, #2
10006e3c:	18e3      	adds	r3, r4, r3
10006e3e:	605a      	str	r2, [r3, #4]
10006e40:	e026      	b.n	10006e90 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e42:	4c16      	ldr	r4, [pc, #88]	; (10006e9c <NVIC_SetPriority+0xd0>)
10006e44:	1dfb      	adds	r3, r7, #7
10006e46:	781b      	ldrb	r3, [r3, #0]
10006e48:	b25b      	sxtb	r3, r3
10006e4a:	089b      	lsrs	r3, r3, #2
10006e4c:	4913      	ldr	r1, [pc, #76]	; (10006e9c <NVIC_SetPriority+0xd0>)
10006e4e:	1dfa      	adds	r2, r7, #7
10006e50:	7812      	ldrb	r2, [r2, #0]
10006e52:	b252      	sxtb	r2, r2
10006e54:	0892      	lsrs	r2, r2, #2
10006e56:	32c0      	adds	r2, #192	; 0xc0
10006e58:	0092      	lsls	r2, r2, #2
10006e5a:	5852      	ldr	r2, [r2, r1]
10006e5c:	1df9      	adds	r1, r7, #7
10006e5e:	7809      	ldrb	r1, [r1, #0]
10006e60:	1c08      	adds	r0, r1, #0
10006e62:	2103      	movs	r1, #3
10006e64:	4001      	ands	r1, r0
10006e66:	00c9      	lsls	r1, r1, #3
10006e68:	1c08      	adds	r0, r1, #0
10006e6a:	21ff      	movs	r1, #255	; 0xff
10006e6c:	4081      	lsls	r1, r0
10006e6e:	43c9      	mvns	r1, r1
10006e70:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006e72:	683a      	ldr	r2, [r7, #0]
10006e74:	0192      	lsls	r2, r2, #6
10006e76:	20ff      	movs	r0, #255	; 0xff
10006e78:	4002      	ands	r2, r0
10006e7a:	1df8      	adds	r0, r7, #7
10006e7c:	7800      	ldrb	r0, [r0, #0]
10006e7e:	1c05      	adds	r5, r0, #0
10006e80:	2003      	movs	r0, #3
10006e82:	4028      	ands	r0, r5
10006e84:	00c0      	lsls	r0, r0, #3
10006e86:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e88:	430a      	orrs	r2, r1
10006e8a:	33c0      	adds	r3, #192	; 0xc0
10006e8c:	009b      	lsls	r3, r3, #2
10006e8e:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10006e90:	46bd      	mov	sp, r7
10006e92:	b002      	add	sp, #8
10006e94:	bdb0      	pop	{r4, r5, r7, pc}
10006e96:	46c0      	nop			; (mov r8, r8)
10006e98:	e000ed00 	.word	0xe000ed00
10006e9c:	e000e100 	.word	0xe000e100

10006ea0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006ea0:	b580      	push	{r7, lr}
10006ea2:	b082      	sub	sp, #8
10006ea4:	af00      	add	r7, sp, #0
10006ea6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
10006ea8:	687b      	ldr	r3, [r7, #4]
10006eaa:	2284      	movs	r2, #132	; 0x84
10006eac:	589b      	ldr	r3, [r3, r2]
10006eae:	2280      	movs	r2, #128	; 0x80
10006eb0:	0452      	lsls	r2, r2, #17
10006eb2:	431a      	orrs	r2, r3
10006eb4:	687b      	ldr	r3, [r7, #4]
10006eb6:	2184      	movs	r1, #132	; 0x84
10006eb8:	505a      	str	r2, [r3, r1]
}
10006eba:	46bd      	mov	sp, r7
10006ebc:	b002      	add	sp, #8
10006ebe:	bd80      	pop	{r7, pc}

10006ec0 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006ec0:	b580      	push	{r7, lr}
10006ec2:	b082      	sub	sp, #8
10006ec4:	af00      	add	r7, sp, #0
10006ec6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
10006ec8:	687b      	ldr	r3, [r7, #4]
10006eca:	2284      	movs	r2, #132	; 0x84
10006ecc:	589b      	ldr	r3, [r3, r2]
10006ece:	4a04      	ldr	r2, [pc, #16]	; (10006ee0 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10006ed0:	401a      	ands	r2, r3
10006ed2:	687b      	ldr	r3, [r7, #4]
10006ed4:	2184      	movs	r1, #132	; 0x84
10006ed6:	505a      	str	r2, [r3, r1]
}
10006ed8:	46bd      	mov	sp, r7
10006eda:	b002      	add	sp, #8
10006edc:	bd80      	pop	{r7, pc}
10006ede:	46c0      	nop			; (mov r8, r8)
10006ee0:	feffffff 	.word	0xfeffffff

10006ee4 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot(),<BR>  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE bool XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)
{
10006ee4:	b580      	push	{r7, lr}
10006ee6:	b082      	sub	sp, #8
10006ee8:	af00      	add	r7, sp, #0
10006eea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  return ((group_ptr->ARBPR & (uint32_t)VADC_G_ARBPR_ASEN0_Msk) >> VADC_G_ARBPR_ASEN0_Pos);
10006eec:	687b      	ldr	r3, [r7, #4]
10006eee:	2284      	movs	r2, #132	; 0x84
10006ef0:	589a      	ldr	r2, [r3, r2]
10006ef2:	2380      	movs	r3, #128	; 0x80
10006ef4:	045b      	lsls	r3, r3, #17
10006ef6:	4013      	ands	r3, r2
10006ef8:	0e1b      	lsrs	r3, r3, #24
10006efa:	1e5a      	subs	r2, r3, #1
10006efc:	4193      	sbcs	r3, r2
10006efe:	b2db      	uxtb	r3, r3
}
10006f00:	1c18      	adds	r0, r3, #0
10006f02:	46bd      	mov	sp, r7
10006f04:	b002      	add	sp, #8
10006f06:	bd80      	pop	{r7, pc}

10006f08 <XMC_VADC_GROUP_QueueSetGatingMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_VADC_GROUP_QueueSelectGating();
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)
{
10006f08:	b580      	push	{r7, lr}
10006f0a:	b082      	sub	sp, #8
10006f0c:	af00      	add	r7, sp, #0
10006f0e:	6078      	str	r0, [r7, #4]
10006f10:	1c0a      	adds	r2, r1, #0
10006f12:	1cfb      	adds	r3, r7, #3
10006f14:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong mode selected", (mode_sel <= XMC_VADC_GATEMODE_ACTIVELOW))

  /* Clear the existing gate configuration */
  group_ptr->QMR0 &= (uint32_t)(~((uint32_t) VADC_G_QMR0_ENGT_Msk));
10006f16:	687a      	ldr	r2, [r7, #4]
10006f18:	2382      	movs	r3, #130	; 0x82
10006f1a:	005b      	lsls	r3, r3, #1
10006f1c:	58d3      	ldr	r3, [r2, r3]
10006f1e:	2203      	movs	r2, #3
10006f20:	4393      	bics	r3, r2
10006f22:	1c19      	adds	r1, r3, #0
10006f24:	687a      	ldr	r2, [r7, #4]
10006f26:	2382      	movs	r3, #130	; 0x82
10006f28:	005b      	lsls	r3, r3, #1
10006f2a:	50d1      	str	r1, [r2, r3]
  /* Set the new gating mode */
  group_ptr->QMR0 |= (uint32_t)((uint32_t)mode_sel << VADC_G_QMR0_ENGT_Pos);
10006f2c:	687a      	ldr	r2, [r7, #4]
10006f2e:	2382      	movs	r3, #130	; 0x82
10006f30:	005b      	lsls	r3, r3, #1
10006f32:	58d2      	ldr	r2, [r2, r3]
10006f34:	1cfb      	adds	r3, r7, #3
10006f36:	781b      	ldrb	r3, [r3, #0]
10006f38:	431a      	orrs	r2, r3
10006f3a:	1c11      	adds	r1, r2, #0
10006f3c:	687a      	ldr	r2, [r7, #4]
10006f3e:	2382      	movs	r3, #130	; 0x82
10006f40:	005b      	lsls	r3, r3, #1
10006f42:	50d1      	str	r1, [r2, r3]
}
10006f44:	46bd      	mov	sp, r7
10006f46:	b002      	add	sp, #8
10006f48:	bd80      	pop	{r7, pc}
10006f4a:	46c0      	nop			; (mov r8, r8)

10006f4c <XMC_VADC_GROUP_QueueTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueInsertChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)
{
10006f4c:	b580      	push	{r7, lr}
10006f4e:	b082      	sub	sp, #8
10006f50:	af00      	add	r7, sp, #0
10006f52:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueTriggerConversion:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_TREV_Pos);
10006f54:	687a      	ldr	r2, [r7, #4]
10006f56:	2382      	movs	r3, #130	; 0x82
10006f58:	005b      	lsls	r3, r3, #1
10006f5a:	58d3      	ldr	r3, [r2, r3]
10006f5c:	2280      	movs	r2, #128	; 0x80
10006f5e:	0092      	lsls	r2, r2, #2
10006f60:	431a      	orrs	r2, r3
10006f62:	1c11      	adds	r1, r2, #0
10006f64:	687a      	ldr	r2, [r7, #4]
10006f66:	2382      	movs	r3, #130	; 0x82
10006f68:	005b      	lsls	r3, r3, #1
10006f6a:	50d1      	str	r1, [r2, r3]
}
10006f6c:	46bd      	mov	sp, r7
10006f6e:	b002      	add	sp, #8
10006f70:	bd80      	pop	{r7, pc}
10006f72:	46c0      	nop			; (mov r8, r8)

10006f74 <XMC_VADC_GROUP_QueueInsertChannel>:
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueRemoveChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueInsertChannel(XMC_VADC_GROUP_t *const group_ptr,
                                                       const XMC_VADC_QUEUE_ENTRY_t entry)
{
10006f74:	b580      	push	{r7, lr}
10006f76:	b082      	sub	sp, #8
10006f78:	af00      	add	r7, sp, #0
10006f7a:	6078      	str	r0, [r7, #4]
10006f7c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueInsertChannel:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  /* Insert the channel physically and get the length of the queue*/
  group_ptr->QINR0 = entry.qinr0;
10006f7e:	6839      	ldr	r1, [r7, #0]
10006f80:	687a      	ldr	r2, [r7, #4]
10006f82:	2388      	movs	r3, #136	; 0x88
10006f84:	005b      	lsls	r3, r3, #1
10006f86:	50d1      	str	r1, [r2, r3]
}
10006f88:	46bd      	mov	sp, r7
10006f8a:	b002      	add	sp, #8
10006f8c:	bd80      	pop	{r7, pc}
10006f8e:	46c0      	nop			; (mov r8, r8)

10006f90 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
                                               const uint32_t res_reg_num,
                                               const XMC_VADC_RESULT_CONFIG_t *config)
{
10006f90:	b580      	push	{r7, lr}
10006f92:	b084      	sub	sp, #16
10006f94:	af00      	add	r7, sp, #0
10006f96:	60f8      	str	r0, [r7, #12]
10006f98:	60b9      	str	r1, [r7, #8]
10006f9a:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
10006f9c:	687b      	ldr	r3, [r7, #4]
10006f9e:	6819      	ldr	r1, [r3, #0]
10006fa0:	68fb      	ldr	r3, [r7, #12]
10006fa2:	68ba      	ldr	r2, [r7, #8]
10006fa4:	32a0      	adds	r2, #160	; 0xa0
10006fa6:	0092      	lsls	r2, r2, #2
10006fa8:	50d1      	str	r1, [r2, r3]

}
10006faa:	46bd      	mov	sp, r7
10006fac:	b004      	add	sp, #16
10006fae:	bd80      	pop	{r7, pc}

10006fb0 <ADC_MEASUREMENT_ADV_lQueueInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lQueueInit(ADC_MEASUREMENT_ADV_QUEUE_t *const handle_ptr,
                                                           uint8_t group_index)
{
10006fb0:	b590      	push	{r4, r7, lr}
10006fb2:	b085      	sub	sp, #20
10006fb4:	af00      	add	r7, sp, #0
10006fb6:	6078      	str	r0, [r7, #4]
10006fb8:	1c0a      	adds	r2, r1, #0
10006fba:	1cfb      	adds	r3, r7, #3
10006fbc:	701a      	strb	r2, [r3, #0]
  ADC_MEASUREMENT_ADV_STATUS_t status;

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);
10006fbe:	230f      	movs	r3, #15
10006fc0:	18fc      	adds	r4, r7, r3
10006fc2:	4b26      	ldr	r3, [pc, #152]	; (1000705c <ADC_MEASUREMENT_ADV_lQueueInit+0xac>)
10006fc4:	1c18      	adds	r0, r3, #0
10006fc6:	f7fe f883 	bl	100050d0 <GLOBAL_ADC_Init>
10006fca:	1c03      	adds	r3, r0, #0
10006fcc:	7023      	strb	r3, [r4, #0]

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006fce:	1cfb      	adds	r3, r7, #3
10006fd0:	781a      	ldrb	r2, [r3, #0]
10006fd2:	4b23      	ldr	r3, [pc, #140]	; (10007060 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006fd4:	0092      	lsls	r2, r2, #2
10006fd6:	58d2      	ldr	r2, [r2, r3]
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);
10006fd8:	687b      	ldr	r3, [r7, #4]
10006fda:	7d9b      	ldrb	r3, [r3, #22]

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006fdc:	1c1c      	adds	r4, r3, #0
10006fde:	687b      	ldr	r3, [r7, #4]
10006fe0:	68db      	ldr	r3, [r3, #12]
10006fe2:	1c10      	adds	r0, r2, #0
10006fe4:	1c19      	adds	r1, r3, #0
10006fe6:	2200      	movs	r2, #0
10006fe8:	1c23      	adds	r3, r4, #0
10006fea:	f7fc fb19 	bl	10003620 <XMC_VADC_GROUP_InputClassInit>
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);

  /* Initialize the Queue hardware */
  XMC_VADC_GROUP_QueueInit(group_ptrs[group_index],handle_ptr->queue_config_handle);
10006fee:	1cfb      	adds	r3, r7, #3
10006ff0:	781a      	ldrb	r2, [r3, #0]
10006ff2:	4b1b      	ldr	r3, [pc, #108]	; (10007060 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006ff4:	0092      	lsls	r2, r2, #2
10006ff6:	58d2      	ldr	r2, [r2, r3]
10006ff8:	687b      	ldr	r3, [r7, #4]
10006ffa:	691b      	ldr	r3, [r3, #16]
10006ffc:	1c10      	adds	r0, r2, #0
10006ffe:	1c19      	adds	r1, r3, #0
10007000:	f7fc fbfc 	bl	100037fc <XMC_VADC_GROUP_QueueInit>

  /* Configure the gating mode for queue*/
  XMC_VADC_GROUP_QueueSetGatingMode(group_ptrs[group_index], handle_ptr->gating_mode);
10007004:	1cfb      	adds	r3, r7, #3
10007006:	781a      	ldrb	r2, [r3, #0]
10007008:	4b15      	ldr	r3, [pc, #84]	; (10007060 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
1000700a:	0092      	lsls	r2, r2, #2
1000700c:	58d2      	ldr	r2, [r2, r3]
1000700e:	687b      	ldr	r3, [r7, #4]
10007010:	7d1b      	ldrb	r3, [r3, #20]
10007012:	1c10      	adds	r0, r2, #0
10007014:	1c19      	adds	r1, r3, #0
10007016:	f7ff ff77 	bl	10006f08 <XMC_VADC_GROUP_QueueSetGatingMode>

  /*Interrupt Configuration*/
  if ((bool)true == handle_ptr->rs_intr_handle.interrupt_enable)
1000701a:	687b      	ldr	r3, [r7, #4]
1000701c:	7a1b      	ldrb	r3, [r3, #8]
1000701e:	2b00      	cmp	r3, #0
10007020:	d014      	beq.n	1000704c <ADC_MEASUREMENT_ADV_lQueueInit+0x9c>
  {
#if (UC_FAMILY == XMC1)
    NVIC_SetPriority((IRQn_Type)handle_ptr->rs_intr_handle.node_id, handle_ptr->rs_intr_handle.priority);
10007022:	687b      	ldr	r3, [r7, #4]
10007024:	681b      	ldr	r3, [r3, #0]
10007026:	b2da      	uxtb	r2, r3
10007028:	687b      	ldr	r3, [r7, #4]
1000702a:	685b      	ldr	r3, [r3, #4]
1000702c:	b252      	sxtb	r2, r2
1000702e:	1c10      	adds	r0, r2, #0
10007030:	1c19      	adds	r1, r3, #0
10007032:	f7ff fecb 	bl	10006dcc <NVIC_SetPriority>
    XMC_SCU_SetInterruptControl(handle_ptr->rs_intr_handle.node_id,
                                ((handle_ptr->rs_intr_handle.node_id << 8) | handle_ptr->rs_intr_handle.irqctrl));
#endif

    /* Connect RS Events to NVIC nodes */
    XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(group_ptrs[group_index], (XMC_VADC_SR_t)handle_ptr->srv_req_node);
10007036:	1cfb      	adds	r3, r7, #3
10007038:	781a      	ldrb	r2, [r3, #0]
1000703a:	4b09      	ldr	r3, [pc, #36]	; (10007060 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
1000703c:	0092      	lsls	r2, r2, #2
1000703e:	58d2      	ldr	r2, [r2, r3]
10007040:	687b      	ldr	r3, [r7, #4]
10007042:	7d5b      	ldrb	r3, [r3, #21]
10007044:	1c10      	adds	r0, r2, #0
10007046:	1c19      	adds	r1, r3, #0
10007048:	f7fc fc30 	bl	100038ac <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>
  }

  return (status);
1000704c:	230f      	movs	r3, #15
1000704e:	18fb      	adds	r3, r7, r3
10007050:	781b      	ldrb	r3, [r3, #0]
}
10007052:	1c18      	adds	r0, r3, #0
10007054:	46bd      	mov	sp, r7
10007056:	b005      	add	sp, #20
10007058:	bd90      	pop	{r4, r7, pc}
1000705a:	46c0      	nop			; (mov r8, r8)
1000705c:	20000700 	.word	0x20000700
10007060:	10009730 	.word	0x10009730

10007064 <ADC_MEASUREMENT_ADV_lRequestSrcInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Local function to do the request source initialization.*/
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lRequestSrcInit(const ADC_MEASUREMENT_ADV_t
                                                                                 *const handle_ptr)
{
10007064:	b590      	push	{r4, r7, lr}
10007066:	b085      	sub	sp, #20
10007068:	af00      	add	r7, sp, #0
1000706a:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        status = ADC_MEASUREMENT_ADV_lQueueInit(handle_ptr->local_queue_handle,handle_ptr->group_index);
1000706c:	687b      	ldr	r3, [r7, #4]
1000706e:	68da      	ldr	r2, [r3, #12]
10007070:	687b      	ldr	r3, [r7, #4]
10007072:	7d5b      	ldrb	r3, [r3, #21]
10007074:	210f      	movs	r1, #15
10007076:	187c      	adds	r4, r7, r1
10007078:	1c10      	adds	r0, r2, #0
1000707a:	1c19      	adds	r1, r3, #0
1000707c:	f7ff ff98 	bl	10006fb0 <ADC_MEASUREMENT_ADV_lQueueInit>
10007080:	1c03      	adds	r3, r0, #0
10007082:	7023      	strb	r3, [r4, #0]
        status = (ADC_MEASUREMENT_ADV_STATUS_t) ADC_QUEUE_Init(handle_ptr->queue_handle);
      }
#endif
    }
#endif
    return (status);
10007084:	230f      	movs	r3, #15
10007086:	18fb      	adds	r3, r7, r3
10007088:	781b      	ldrb	r3, [r3, #0]
}
1000708a:	1c18      	adds	r0, r3, #0
1000708c:	46bd      	mov	sp, r7
1000708e:	b005      	add	sp, #20
10007090:	bd90      	pop	{r4, r7, pc}
10007092:	46c0      	nop			; (mov r8, r8)

10007094 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
/* Local function to insert the queue entries into the hardware.*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lQueueInsertEntries(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007094:	b580      	push	{r7, lr}
10007096:	b086      	sub	sp, #24
10007098:	af00      	add	r7, sp, #0
1000709a:	6078      	str	r0, [r7, #4]
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
1000709c:	687b      	ldr	r3, [r7, #4]
1000709e:	7d5b      	ldrb	r3, [r3, #21]
100070a0:	1c1a      	adds	r2, r3, #0
100070a2:	4b10      	ldr	r3, [pc, #64]	; (100070e4 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x50>)
100070a4:	0092      	lsls	r2, r2, #2
100070a6:	58d3      	ldr	r3, [r2, r3]
100070a8:	613b      	str	r3, [r7, #16]
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;
100070aa:	687b      	ldr	r3, [r7, #4]
100070ac:	685b      	ldr	r3, [r3, #4]
100070ae:	60fb      	str	r3, [r7, #12]

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
100070b0:	2300      	movs	r3, #0
100070b2:	617b      	str	r3, [r7, #20]
100070b4:	e00d      	b.n	100070d2 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x3e>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
100070b6:	697b      	ldr	r3, [r7, #20]
100070b8:	009b      	lsls	r3, r3, #2
100070ba:	68fa      	ldr	r2, [r7, #12]
100070bc:	18d3      	adds	r3, r2, r3
100070be:	681b      	ldr	r3, [r3, #0]
100070c0:	693a      	ldr	r2, [r7, #16]
100070c2:	681b      	ldr	r3, [r3, #0]
100070c4:	1c10      	adds	r0, r2, #0
100070c6:	1c19      	adds	r1, r3, #0
100070c8:	f7ff ff54 	bl	10006f74 <XMC_VADC_GROUP_QueueInsertChannel>
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
100070cc:	697b      	ldr	r3, [r7, #20]
100070ce:	3301      	adds	r3, #1
100070d0:	617b      	str	r3, [r7, #20]
100070d2:	687b      	ldr	r3, [r7, #4]
100070d4:	7d9b      	ldrb	r3, [r3, #22]
100070d6:	1e1a      	subs	r2, r3, #0
100070d8:	697b      	ldr	r3, [r7, #20]
100070da:	429a      	cmp	r2, r3
100070dc:	d8eb      	bhi.n	100070b6 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x22>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
  }
}
100070de:	46bd      	mov	sp, r7
100070e0:	b006      	add	sp, #24
100070e2:	bd80      	pop	{r7, pc}
100070e4:	10009730 	.word	0x10009730

100070e8 <ADC_MEASUREMENT_ADV_lArbitrationStatus>:
#endif

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE bool ADC_MEASUREMENT_ADV_lArbitrationStatus(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100070e8:	b590      	push	{r4, r7, lr}
100070ea:	b085      	sub	sp, #20
100070ec:	af00      	add	r7, sp, #0
100070ee:	6078      	str	r0, [r7, #4]
  bool arbitration_status;

#if !defined(CLOCK_GATING_SUPPORTED) || !defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = (bool)false;
#endif
  arbitration_status = (bool)false;
100070f0:	230f      	movs	r3, #15
100070f2:	18fb      	adds	r3, r7, r3
100070f4:	2200      	movs	r2, #0
100070f6:	701a      	strb	r2, [r3, #0]

  /* To check if the arbiter is already enabled. Before checking this ensure that clock and reset states are correct */
#if defined(CLOCK_GATING_SUPPORTED) && defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_VADC);
100070f8:	2001      	movs	r0, #1
100070fa:	f7fb fcb5 	bl	10002a68 <XMC_SCU_CLOCK_IsPeripheralClockGated>
100070fe:	1c03      	adds	r3, r0, #0
10007100:	1e5a      	subs	r2, r3, #1
10007102:	4193      	sbcs	r3, r2
10007104:	b2db      	uxtb	r3, r3
10007106:	2201      	movs	r2, #1
10007108:	4053      	eors	r3, r2
1000710a:	b2db      	uxtb	r3, r3
1000710c:	1c1a      	adds	r2, r3, #0
1000710e:	230e      	movs	r3, #14
10007110:	18fb      	adds	r3, r7, r3
10007112:	701a      	strb	r2, [r3, #0]
10007114:	781a      	ldrb	r2, [r3, #0]
10007116:	2101      	movs	r1, #1
10007118:	400a      	ands	r2, r1
1000711a:	701a      	strb	r2, [r3, #0]
#endif
#ifdef PERIPHERAL_RESET_SUPPORTED
  clock_reset_check |= !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_VADC);
#endif
  if(clock_reset_check != (bool)false)
1000711c:	230e      	movs	r3, #14
1000711e:	18fb      	adds	r3, r7, r3
10007120:	781b      	ldrb	r3, [r3, #0]
10007122:	2b00      	cmp	r3, #0
10007124:	d00c      	beq.n	10007140 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x58>
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        arbitration_status = XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(group_ptrs[handle_ptr->group_index]);
10007126:	687b      	ldr	r3, [r7, #4]
10007128:	7d5b      	ldrb	r3, [r3, #21]
1000712a:	1c1a      	adds	r2, r3, #0
1000712c:	4b08      	ldr	r3, [pc, #32]	; (10007150 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x68>)
1000712e:	0092      	lsls	r2, r2, #2
10007130:	58d3      	ldr	r3, [r2, r3]
10007132:	220f      	movs	r2, #15
10007134:	18bc      	adds	r4, r7, r2
10007136:	1c18      	adds	r0, r3, #0
10007138:	f7ff fed4 	bl	10006ee4 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>
1000713c:	1c03      	adds	r3, r0, #0
1000713e:	7023      	strb	r3, [r4, #0]
      }
#endif
  }
  return (arbitration_status);
10007140:	230f      	movs	r3, #15
10007142:	18fb      	adds	r3, r7, r3
10007144:	781b      	ldrb	r3, [r3, #0]
}
10007146:	1c18      	adds	r0, r3, #0
10007148:	46bd      	mov	sp, r7
1000714a:	b005      	add	sp, #20
1000714c:	bd90      	pop	{r4, r7, pc}
1000714e:	46c0      	nop			; (mov r8, r8)
10007150:	10009730 	.word	0x10009730

10007154 <ADC_MEASUREMENT_ADV_lDisableArbitration>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lDisableArbitration(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007154:	b580      	push	{r7, lr}
10007156:	b082      	sub	sp, #8
10007158:	af00      	add	r7, sp, #0
1000715a:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
1000715c:	687b      	ldr	r3, [r7, #4]
1000715e:	7d5b      	ldrb	r3, [r3, #21]
10007160:	1c1a      	adds	r2, r3, #0
10007162:	4b04      	ldr	r3, [pc, #16]	; (10007174 <ADC_MEASUREMENT_ADV_lDisableArbitration+0x20>)
10007164:	0092      	lsls	r2, r2, #2
10007166:	58d3      	ldr	r3, [r2, r3]
10007168:	1c18      	adds	r0, r3, #0
1000716a:	f7ff fea9 	bl	10006ec0 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
      }
#endif
}
1000716e:	46bd      	mov	sp, r7
10007170:	b002      	add	sp, #8
10007172:	bd80      	pop	{r7, pc}
10007174:	10009730 	.word	0x10009730

10007178 <ADC_MEASUREMENT_ADV_lInsertChannels>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Insert channels into the hardware*/
void ADC_MEASUREMENT_ADV_lInsertChannels(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007178:	b580      	push	{r7, lr}
1000717a:	b082      	sub	sp, #8
1000717c:	af00      	add	r7, sp, #0
1000717e:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        ADC_MEASUREMENT_ADV_lQueueInsertEntries(handle_ptr);
10007180:	687b      	ldr	r3, [r7, #4]
10007182:	1c18      	adds	r0, r3, #0
10007184:	f7ff ff86 	bl	10007094 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>
        ADC_QUEUE_AllEntriesInserted(handle_ptr->queue_handle);
      }
#endif
    }
#endif
}
10007188:	46bd      	mov	sp, r7
1000718a:	b002      	add	sp, #8
1000718c:	bd80      	pop	{r7, pc}
1000718e:	46c0      	nop			; (mov r8, r8)

10007190 <ADC_MEASUREMENT_ADV_lSyncADCClocks>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifndef ADC_MEASUREMENT_ADV_SYNC_USED
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
10007190:	b580      	push	{r7, lr}
10007192:	b082      	sub	sp, #8
10007194:	af00      	add	r7, sp, #0
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
10007196:	2301      	movs	r3, #1
10007198:	607b      	str	r3, [r7, #4]
1000719a:	e00a      	b.n	100071b2 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x22>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
1000719c:	4b19      	ldr	r3, [pc, #100]	; (10007204 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
1000719e:	687a      	ldr	r2, [r7, #4]
100071a0:	0092      	lsls	r2, r2, #2
100071a2:	58d3      	ldr	r3, [r2, r3]
100071a4:	1c18      	adds	r0, r3, #0
100071a6:	2100      	movs	r1, #0
100071a8:	f7fc faa4 	bl	100036f4 <XMC_VADC_GROUP_SetPowerMode>
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
100071ac:	687b      	ldr	r3, [r7, #4]
100071ae:	3b01      	subs	r3, #1
100071b0:	607b      	str	r3, [r7, #4]
100071b2:	687b      	ldr	r3, [r7, #4]
100071b4:	2b00      	cmp	r3, #0
100071b6:	daf1      	bge.n	1000719c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0xc>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
100071b8:	2301      	movs	r3, #1
100071ba:	607b      	str	r3, [r7, #4]
100071bc:	e012      	b.n	100071e4 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x54>
  {
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);
100071be:	4b11      	ldr	r3, [pc, #68]	; (10007204 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
100071c0:	687a      	ldr	r2, [r7, #4]
100071c2:	0092      	lsls	r2, r2, #2
100071c4:	58d2      	ldr	r2, [r2, r3]
100071c6:	687b      	ldr	r3, [r7, #4]
100071c8:	1c10      	adds	r0, r2, #0
100071ca:	2100      	movs	r1, #0
100071cc:	1c1a      	adds	r2, r3, #0
100071ce:	f7fc faad 	bl	1000372c <XMC_VADC_GROUP_SetSyncSlave>

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
100071d2:	4a0d      	ldr	r2, [pc, #52]	; (10007208 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071d4:	687b      	ldr	r3, [r7, #4]
100071d6:	1c10      	adds	r0, r2, #0
100071d8:	1c19      	adds	r1, r3, #0
100071da:	f7fc fadb 	bl	10003794 <XMC_VADC_GROUP_CheckSlaveReadiness>
  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
100071de:	687b      	ldr	r3, [r7, #4]
100071e0:	3b01      	subs	r3, #1
100071e2:	607b      	str	r3, [r7, #4]
100071e4:	687b      	ldr	r3, [r7, #4]
100071e6:	2b00      	cmp	r3, #0
100071e8:	dce9      	bgt.n	100071be <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x2e>
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
  }

  XMC_VADC_GROUP_SetSyncMaster(group_ptrs[0U]);
100071ea:	4b07      	ldr	r3, [pc, #28]	; (10007208 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071ec:	1c18      	adds	r0, r3, #0
100071ee:	f7fc fabd 	bl	1000376c <XMC_VADC_GROUP_SetSyncMaster>

  XMC_VADC_GROUP_SetPowerMode(group_ptrs[0U],XMC_VADC_GROUP_POWERMODE_NORMAL);
100071f2:	4b05      	ldr	r3, [pc, #20]	; (10007208 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071f4:	1c18      	adds	r0, r3, #0
100071f6:	2103      	movs	r1, #3
100071f8:	f7fc fa7c 	bl	100036f4 <XMC_VADC_GROUP_SetPowerMode>
}
100071fc:	46bd      	mov	sp, r7
100071fe:	b002      	add	sp, #8
10007200:	bd80      	pop	{r7, pc}
10007202:	46c0      	nop			; (mov r8, r8)
10007204:	10009730 	.word	0x10009730
10007208:	48030400 	.word	0x48030400

1000720c <ADC_MEASUREMENT_ADV_StartADC>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the arbiter of the selected request source*/
void ADC_MEASUREMENT_ADV_StartADC(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000720c:	b580      	push	{r7, lr}
1000720e:	b082      	sub	sp, #8
10007210:	af00      	add	r7, sp, #0
10007212:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
10007214:	687b      	ldr	r3, [r7, #4]
10007216:	7d5b      	ldrb	r3, [r3, #21]
10007218:	1c1a      	adds	r2, r3, #0
1000721a:	4b04      	ldr	r3, [pc, #16]	; (1000722c <ADC_MEASUREMENT_ADV_StartADC+0x20>)
1000721c:	0092      	lsls	r2, r2, #2
1000721e:	58d3      	ldr	r3, [r2, r3]
10007220:	1c18      	adds	r0, r3, #0
10007222:	f7ff fe3d 	bl	10006ea0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>
      }
#endif
}
10007226:	46bd      	mov	sp, r7
10007228:	b002      	add	sp, #8
1000722a:	bd80      	pop	{r7, pc}
1000722c:	10009730 	.word	0x10009730

10007230 <ADC_MEASUREMENT_ADV_SoftwareTrigger>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Starts the ADC conversions by causing a software start of conversion*/
void ADC_MEASUREMENT_ADV_SoftwareTrigger(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007230:	b580      	push	{r7, lr}
10007232:	b082      	sub	sp, #8
10007234:	af00      	add	r7, sp, #0
10007236:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
    else
  #endif
    {
      XMC_VADC_GROUP_QueueTriggerConversion(group_ptrs[handle_ptr->group_index]);
10007238:	687b      	ldr	r3, [r7, #4]
1000723a:	7d5b      	ldrb	r3, [r3, #21]
1000723c:	1c1a      	adds	r2, r3, #0
1000723e:	4b04      	ldr	r3, [pc, #16]	; (10007250 <ADC_MEASUREMENT_ADV_SoftwareTrigger+0x20>)
10007240:	0092      	lsls	r2, r2, #2
10007242:	58d3      	ldr	r3, [r2, r3]
10007244:	1c18      	adds	r0, r3, #0
10007246:	f7ff fe81 	bl	10006f4c <XMC_VADC_GROUP_QueueTriggerConversion>
    }
#endif
}
1000724a:	46bd      	mov	sp, r7
1000724c:	b002      	add	sp, #8
1000724e:	bd80      	pop	{r7, pc}
10007250:	10009730 	.word	0x10009730

10007254 <ADC_MEASUREMENT_ADC_lNvicEnable>:


/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the NVIC(if needed) when scan/queue request source is consumed internally in the APP. */
void ADC_MEASUREMENT_ADC_lNvicEnable(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007254:	b580      	push	{r7, lr}
10007256:	b082      	sub	sp, #8
10007258:	af00      	add	r7, sp, #0
1000725a:	6078      	str	r0, [r7, #4]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
1000725c:	687b      	ldr	r3, [r7, #4]
1000725e:	68db      	ldr	r3, [r3, #12]
10007260:	7a1b      	ldrb	r3, [r3, #8]
10007262:	2b00      	cmp	r3, #0
10007264:	d00b      	beq.n	1000727e <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
10007266:	687b      	ldr	r3, [r7, #4]
10007268:	7d1b      	ldrb	r3, [r3, #20]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
1000726a:	2b03      	cmp	r3, #3
1000726c:	d107      	bne.n	1000727e <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_queue_handle->rs_intr_handle.node_id);
1000726e:	687b      	ldr	r3, [r7, #4]
10007270:	68db      	ldr	r3, [r3, #12]
10007272:	681b      	ldr	r3, [r3, #0]
10007274:	b2db      	uxtb	r3, r3
10007276:	b25b      	sxtb	r3, r3
10007278:	1c18      	adds	r0, r3, #0
1000727a:	f7ff fd91 	bl	10006da0 <NVIC_EnableIRQ>
    }
#endif
}
1000727e:	46bd      	mov	sp, r7
10007280:	b002      	add	sp, #8
10007282:	bd80      	pop	{r7, pc}

10007284 <ADC_MEASUREMENT_ADV_Init>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_Init(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007284:	b590      	push	{r4, r7, lr}
10007286:	b085      	sub	sp, #20
10007288:	af00      	add	r7, sp, #0
1000728a:	6078      	str	r0, [r7, #4]
  uint8_t fifo_head;
#endif
#ifdef ADC_MEASUREMENT_ADV_SHS_GAIN_NON_DEFAULT
  uint8_t channel_number;
#endif
  bool arbitration_status = (bool)false;
1000728c:	230e      	movs	r3, #14
1000728e:	18fb      	adds	r3, r7, r3
10007290:	2200      	movs	r2, #0
10007292:	701a      	strb	r2, [r3, #0]

  if (ADC_MEASUREMENT_ADV_STATUS_UNINITIALIZED == *handle_ptr->init_state)
10007294:	687b      	ldr	r3, [r7, #4]
10007296:	691b      	ldr	r3, [r3, #16]
10007298:	781b      	ldrb	r3, [r3, #0]
1000729a:	2b02      	cmp	r3, #2
1000729c:	d176      	bne.n	1000738c <ADC_MEASUREMENT_ADV_Init+0x108>
  {

    arbitration_status = ADC_MEASUREMENT_ADV_lArbitrationStatus(handle_ptr);
1000729e:	230e      	movs	r3, #14
100072a0:	18fc      	adds	r4, r7, r3
100072a2:	687b      	ldr	r3, [r7, #4]
100072a4:	1c18      	adds	r0, r3, #0
100072a6:	f7ff ff1f 	bl	100070e8 <ADC_MEASUREMENT_ADV_lArbitrationStatus>
100072aa:	1c03      	adds	r3, r0, #0
100072ac:	7023      	strb	r3, [r4, #0]

   /* Initialize the scan/queue request source.*/
   status = ADC_MEASUREMENT_ADV_lRequestSrcInit(handle_ptr);
100072ae:	230d      	movs	r3, #13
100072b0:	18fc      	adds	r4, r7, r3
100072b2:	687b      	ldr	r3, [r7, #4]
100072b4:	1c18      	adds	r0, r3, #0
100072b6:	f7ff fed5 	bl	10007064 <ADC_MEASUREMENT_ADV_lRequestSrcInit>
100072ba:	1c03      	adds	r3, r0, #0
100072bc:	7023      	strb	r3, [r4, #0]

   if(arbitration_status == (bool)false)
100072be:	230e      	movs	r3, #14
100072c0:	18fb      	adds	r3, r7, r3
100072c2:	781b      	ldrb	r3, [r3, #0]
100072c4:	2201      	movs	r2, #1
100072c6:	4053      	eors	r3, r2
100072c8:	b2db      	uxtb	r3, r3
100072ca:	2b00      	cmp	r3, #0
100072cc:	d003      	beq.n	100072d6 <ADC_MEASUREMENT_ADV_Init+0x52>
   {
     ADC_MEASUREMENT_ADV_lDisableArbitration(handle_ptr);
100072ce:	687b      	ldr	r3, [r7, #4]
100072d0:	1c18      	adds	r0, r3, #0
100072d2:	f7ff ff3f 	bl	10007154 <ADC_MEASUREMENT_ADV_lDisableArbitration>
    {
      /*  Configure the Sync conversion operation */
      ADC_MEASUREMENT_ADV_lSyncInit(handle_ptr);
    }
#else
   ADC_MEASUREMENT_ADV_lSyncADCClocks();
100072d6:	f7ff ff5b 	bl	10007190 <ADC_MEASUREMENT_ADV_lSyncADCClocks>
#ifdef ADC_MEASUREMENT_ADV_MUX_USED
  #ifdef ADC_MEASUREMENT_ADV_MUX_NOT_ALL_USED
    if (handle_ptr->event_config != NULL)
  #endif
    {
      (handle_ptr->event_config)();
100072da:	687b      	ldr	r3, [r7, #4]
100072dc:	689b      	ldr	r3, [r3, #8]
100072de:	4798      	blx	r3
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
100072e0:	230c      	movs	r3, #12
100072e2:	18fb      	adds	r3, r7, r3
100072e4:	687a      	ldr	r2, [r7, #4]
100072e6:	7dd2      	ldrb	r2, [r2, #23]
100072e8:	701a      	strb	r2, [r3, #0]
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
100072ea:	230f      	movs	r3, #15
100072ec:	18fb      	adds	r3, r7, r3
100072ee:	2200      	movs	r2, #0
100072f0:	701a      	strb	r2, [r3, #0]
100072f2:	e031      	b.n	10007358 <ADC_MEASUREMENT_ADV_Init+0xd4>
    {
      indexed = handle_ptr->channel_array[ch_num];
100072f4:	687b      	ldr	r3, [r7, #4]
100072f6:	681a      	ldr	r2, [r3, #0]
100072f8:	230f      	movs	r3, #15
100072fa:	18fb      	adds	r3, r7, r3
100072fc:	781b      	ldrb	r3, [r3, #0]
100072fe:	009b      	lsls	r3, r3, #2
10007300:	18d3      	adds	r3, r2, r3
10007302:	681b      	ldr	r3, [r3, #0]
10007304:	60bb      	str	r3, [r7, #8]

      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(group_ptrs[indexed->group_index],(uint32_t)indexed->ch_num, indexed->ch_handle);
10007306:	68bb      	ldr	r3, [r7, #8]
10007308:	7a1b      	ldrb	r3, [r3, #8]
1000730a:	1c1a      	adds	r2, r3, #0
1000730c:	4b23      	ldr	r3, [pc, #140]	; (1000739c <ADC_MEASUREMENT_ADV_Init+0x118>)
1000730e:	0092      	lsls	r2, r2, #2
10007310:	58d2      	ldr	r2, [r2, r3]
10007312:	68bb      	ldr	r3, [r7, #8]
10007314:	7a5b      	ldrb	r3, [r3, #9]
10007316:	1c19      	adds	r1, r3, #0
10007318:	68bb      	ldr	r3, [r7, #8]
1000731a:	681b      	ldr	r3, [r3, #0]
1000731c:	1c10      	adds	r0, r2, #0
1000731e:	1c1a      	adds	r2, r3, #0
10007320:	f7fc fae2 	bl	100038e8 <XMC_VADC_GROUP_ChannelInit>
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
10007324:	68bb      	ldr	r3, [r7, #8]
10007326:	7a1b      	ldrb	r3, [r3, #8]
10007328:	1c1a      	adds	r2, r3, #0
1000732a:	4b1c      	ldr	r3, [pc, #112]	; (1000739c <ADC_MEASUREMENT_ADV_Init+0x118>)
1000732c:	0092      	lsls	r2, r2, #2
1000732e:	58d2      	ldr	r2, [r2, r3]
10007330:	68bb      	ldr	r3, [r7, #8]
10007332:	681b      	ldr	r3, [r3, #0]
10007334:	789b      	ldrb	r3, [r3, #2]
10007336:	071b      	lsls	r3, r3, #28
10007338:	0f1b      	lsrs	r3, r3, #28
1000733a:	b2db      	uxtb	r3, r3
1000733c:	1c19      	adds	r1, r3, #0
                                indexed->res_handle[ADC_MEASUREMENT_ADV_HEAD_RESULT_REG_CONFIG]);
1000733e:	68bb      	ldr	r3, [r7, #8]
10007340:	685b      	ldr	r3, [r3, #4]
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
10007342:	1c10      	adds	r0, r2, #0
10007344:	1c1a      	adds	r2, r3, #0
10007346:	f7ff fe23 	bl	10006f90 <XMC_VADC_GROUP_ResultInit>
      (handle_ptr->event_config)();
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
1000734a:	230f      	movs	r3, #15
1000734c:	18fb      	adds	r3, r7, r3
1000734e:	781a      	ldrb	r2, [r3, #0]
10007350:	230f      	movs	r3, #15
10007352:	18fb      	adds	r3, r7, r3
10007354:	3201      	adds	r2, #1
10007356:	701a      	strb	r2, [r3, #0]
10007358:	230f      	movs	r3, #15
1000735a:	18fa      	adds	r2, r7, r3
1000735c:	230c      	movs	r3, #12
1000735e:	18fb      	adds	r3, r7, r3
10007360:	7812      	ldrb	r2, [r2, #0]
10007362:	781b      	ldrb	r3, [r3, #0]
10007364:	429a      	cmp	r2, r3
10007366:	d3c5      	bcc.n	100072f4 <ADC_MEASUREMENT_ADV_Init+0x70>
      }
    }
#endif

    /* Enables the NVIC node if NVIC node is consumed inside the APP*/
    ADC_MEASUREMENT_ADC_lNvicEnable(handle_ptr);
10007368:	687b      	ldr	r3, [r7, #4]
1000736a:	1c18      	adds	r0, r3, #0
1000736c:	f7ff ff72 	bl	10007254 <ADC_MEASUREMENT_ADC_lNvicEnable>

    /* Load the queue/scan entries into the hardware */
    ADC_MEASUREMENT_ADV_lInsertChannels(handle_ptr);
10007370:	687b      	ldr	r3, [r7, #4]
10007372:	1c18      	adds	r0, r3, #0
10007374:	f7ff ff00 	bl	10007178 <ADC_MEASUREMENT_ADV_lInsertChannels>
#ifdef ADC_MEASUREMENT_ADV_START_ADC
  #ifdef ADC_MEASUREMENT_ADV_NOT_ALL_REQ_START
    if ((bool)false  != handle_ptr->start_at_initialization)
  #endif
    {
      ADC_MEASUREMENT_ADV_StartADC(handle_ptr);
10007378:	687b      	ldr	r3, [r7, #4]
1000737a:	1c18      	adds	r0, r3, #0
1000737c:	f7ff ff46 	bl	1000720c <ADC_MEASUREMENT_ADV_StartADC>
    }
#endif

    *handle_ptr->init_state = status;
10007380:	687b      	ldr	r3, [r7, #4]
10007382:	691b      	ldr	r3, [r3, #16]
10007384:	220d      	movs	r2, #13
10007386:	18ba      	adds	r2, r7, r2
10007388:	7812      	ldrb	r2, [r2, #0]
1000738a:	701a      	strb	r2, [r3, #0]
  }
  return (*handle_ptr->init_state);
1000738c:	687b      	ldr	r3, [r7, #4]
1000738e:	691b      	ldr	r3, [r3, #16]
10007390:	781b      	ldrb	r3, [r3, #0]
}
10007392:	1c18      	adds	r0, r3, #0
10007394:	46bd      	mov	sp, r7
10007396:	b005      	add	sp, #20
10007398:	bd90      	pop	{r4, r7, pc}
1000739a:	46c0      	nop			; (mov r8, r8)
1000739c:	10009730 	.word	0x10009730

100073a0 <ADC_MEASUREMENT_ADV_0_event_config>:

/* This function would be called in the ADC_MEASUREMENT_Init() to initialize the SR lines of the
 * Result event/channel event.
 */
static void ADC_MEASUREMENT_ADV_0_event_config(void)
{
100073a0:	b580      	push	{r7, lr}
100073a2:	af00      	add	r7, sp, #0

	/* Result Event Node Mux Configuration for xmc_I_cw (Group-0 channel-4 Result_Register-10)*/
	XMC_VADC_GROUP_SetResultInterruptNode(VADC_G0, 10U, XMC_VADC_SR_SHARED_SR0);
100073a4:	4b03      	ldr	r3, [pc, #12]	; (100073b4 <ADC_MEASUREMENT_ADV_0_event_config+0x14>)
100073a6:	1c18      	adds	r0, r3, #0
100073a8:	210a      	movs	r1, #10
100073aa:	2204      	movs	r2, #4
100073ac:	f7fc fb0a 	bl	100039c4 <XMC_VADC_GROUP_SetResultInterruptNode>

}
100073b0:	46bd      	mov	sp, r7
100073b2:	bd80      	pop	{r7, pc}
100073b4:	48030400 	.word	0x48030400

100073b8 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
100073b8:	b590      	push	{r4, r7, lr}
100073ba:	b083      	sub	sp, #12
100073bc:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
100073be:	1dfb      	adds	r3, r7, #7
100073c0:	2200      	movs	r2, #0
100073c2:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
100073c4:	1dfc      	adds	r4, r7, #7
100073c6:	4b4d      	ldr	r3, [pc, #308]	; (100074fc <DAVE_Init+0x144>)
100073c8:	1c18      	adds	r0, r3, #0
100073ca:	f7ff fc97 	bl	10006cfc <CLOCK_XMC1_Init>
100073ce:	1c03      	adds	r3, r0, #0
100073d0:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
100073d2:	1dfb      	adds	r3, r7, #7
100073d4:	781b      	ldrb	r3, [r3, #0]
100073d6:	2b00      	cmp	r3, #0
100073d8:	d106      	bne.n	100073e8 <DAVE_Init+0x30>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_tcs */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_tcs); 
100073da:	1dfc      	adds	r4, r7, #7
100073dc:	4b48      	ldr	r3, [pc, #288]	; (10007500 <DAVE_Init+0x148>)
100073de:	1c18      	adds	r0, r3, #0
100073e0:	f7ff fc68 	bl	10006cb4 <DIGITAL_IO_Init>
100073e4:	1c03      	adds	r3, r0, #0
100073e6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073e8:	1dfb      	adds	r3, r7, #7
100073ea:	781b      	ldrb	r3, [r3, #0]
100073ec:	2b00      	cmp	r3, #0
100073ee:	d106      	bne.n	100073fe <DAVE_Init+0x46>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_bmc */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_bmc); 
100073f0:	1dfc      	adds	r4, r7, #7
100073f2:	4b44      	ldr	r3, [pc, #272]	; (10007504 <DAVE_Init+0x14c>)
100073f4:	1c18      	adds	r0, r3, #0
100073f6:	f7ff fc5d 	bl	10006cb4 <DIGITAL_IO_Init>
100073fa:	1c03      	adds	r3, r0, #0
100073fc:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073fe:	1dfb      	adds	r3, r7, #7
10007400:	781b      	ldrb	r3, [r3, #0]
10007402:	2b00      	cmp	r3, #0
10007404:	d106      	bne.n	10007414 <DAVE_Init+0x5c>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_lin_en */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_lin_en); 
10007406:	1dfc      	adds	r4, r7, #7
10007408:	4b3f      	ldr	r3, [pc, #252]	; (10007508 <DAVE_Init+0x150>)
1000740a:	1c18      	adds	r0, r3, #0
1000740c:	f7ff fc52 	bl	10006cb4 <DIGITAL_IO_Init>
10007410:	1c03      	adds	r3, r0, #0
10007412:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007414:	1dfb      	adds	r3, r7, #7
10007416:	781b      	ldrb	r3, [r3, #0]
10007418:	2b00      	cmp	r3, #0
1000741a:	d106      	bne.n	1000742a <DAVE_Init+0x72>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_sel_gain */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_sel_gain); 
1000741c:	1dfc      	adds	r4, r7, #7
1000741e:	4b3b      	ldr	r3, [pc, #236]	; (1000750c <DAVE_Init+0x154>)
10007420:	1c18      	adds	r0, r3, #0
10007422:	f7ff fc47 	bl	10006cb4 <DIGITAL_IO_Init>
10007426:	1c03      	adds	r3, r0, #0
10007428:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000742a:	1dfb      	adds	r3, r7, #7
1000742c:	781b      	ldrb	r3, [r3, #0]
1000742e:	2b00      	cmp	r3, #0
10007430:	d106      	bne.n	10007440 <DAVE_Init+0x88>
  {
	 /**  Initialization of DIGITAL_IO APP instance VCC_LED_shtdwn */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VCC_LED_shtdwn); 
10007432:	1dfc      	adds	r4, r7, #7
10007434:	4b36      	ldr	r3, [pc, #216]	; (10007510 <DAVE_Init+0x158>)
10007436:	1c18      	adds	r0, r3, #0
10007438:	f7ff fc3c 	bl	10006cb4 <DIGITAL_IO_Init>
1000743c:	1c03      	adds	r3, r0, #0
1000743e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007440:	1dfb      	adds	r3, r7, #7
10007442:	781b      	ldrb	r3, [r3, #0]
10007444:	2b00      	cmp	r3, #0
10007446:	d106      	bne.n	10007456 <DAVE_Init+0x9e>
  {
	 /**  Initialization of UART APP instance UART_0 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_0); 
10007448:	1dfc      	adds	r4, r7, #7
1000744a:	4b32      	ldr	r3, [pc, #200]	; (10007514 <DAVE_Init+0x15c>)
1000744c:	1c18      	adds	r0, r3, #0
1000744e:	f7fc fbe5 	bl	10003c1c <UART_Init>
10007452:	1c03      	adds	r3, r0, #0
10007454:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007456:	1dfb      	adds	r3, r7, #7
10007458:	781b      	ldrb	r3, [r3, #0]
1000745a:	2b00      	cmp	r3, #0
1000745c:	d106      	bne.n	1000746c <DAVE_Init+0xb4>
  {
	 /**  Initialization of UART APP instance UART_1 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_1); 
1000745e:	1dfc      	adds	r4, r7, #7
10007460:	4b2d      	ldr	r3, [pc, #180]	; (10007518 <DAVE_Init+0x160>)
10007462:	1c18      	adds	r0, r3, #0
10007464:	f7fc fbda 	bl	10003c1c <UART_Init>
10007468:	1c03      	adds	r3, r0, #0
1000746a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000746c:	1dfb      	adds	r3, r7, #7
1000746e:	781b      	ldrb	r3, [r3, #0]
10007470:	2b00      	cmp	r3, #0
10007472:	d106      	bne.n	10007482 <DAVE_Init+0xca>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
10007474:	1dfc      	adds	r4, r7, #7
10007476:	4b29      	ldr	r3, [pc, #164]	; (1000751c <DAVE_Init+0x164>)
10007478:	1c18      	adds	r0, r3, #0
1000747a:	f7fd fa67 	bl	1000494c <SYSTIMER_Init>
1000747e:	1c03      	adds	r3, r0, #0
10007480:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007482:	1dfb      	adds	r3, r7, #7
10007484:	781b      	ldrb	r3, [r3, #0]
10007486:	2b00      	cmp	r3, #0
10007488:	d106      	bne.n	10007498 <DAVE_Init+0xe0>
  {
	 /**  Initialization of E_EEPROM_XMC1 APP instance E_EEPROM_XMC1_0 */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC1_Init(&E_EEPROM_XMC1_0); 
1000748a:	1dfc      	adds	r4, r7, #7
1000748c:	4b24      	ldr	r3, [pc, #144]	; (10007520 <DAVE_Init+0x168>)
1000748e:	1c18      	adds	r0, r3, #0
10007490:	f7fd fea0 	bl	100051d4 <E_EEPROM_XMC1_Init>
10007494:	1c03      	adds	r3, r0, #0
10007496:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007498:	1dfb      	adds	r3, r7, #7
1000749a:	781b      	ldrb	r3, [r3, #0]
1000749c:	2b00      	cmp	r3, #0
1000749e:	d106      	bne.n	100074ae <DAVE_Init+0xf6>
  {
	 /**  Initialization of ADC_MEASUREMENT_ADV APP instance ADC_MEASUREMENT_ADV_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_ADV_Init(&ADC_MEASUREMENT_ADV_0); 
100074a0:	1dfc      	adds	r4, r7, #7
100074a2:	4b20      	ldr	r3, [pc, #128]	; (10007524 <DAVE_Init+0x16c>)
100074a4:	1c18      	adds	r0, r3, #0
100074a6:	f7ff feed 	bl	10007284 <ADC_MEASUREMENT_ADV_Init>
100074aa:	1c03      	adds	r3, r0, #0
100074ac:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074ae:	1dfb      	adds	r3, r7, #7
100074b0:	781b      	ldrb	r3, [r3, #0]
100074b2:	2b00      	cmp	r3, #0
100074b4:	d106      	bne.n	100074c4 <DAVE_Init+0x10c>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
100074b6:	1dfc      	adds	r4, r7, #7
100074b8:	4b1b      	ldr	r3, [pc, #108]	; (10007528 <DAVE_Init+0x170>)
100074ba:	1c18      	adds	r0, r3, #0
100074bc:	f7fd fd8a 	bl	10004fd4 <INTERRUPT_Init>
100074c0:	1c03      	adds	r3, r0, #0
100074c2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074c4:	1dfb      	adds	r3, r7, #7
100074c6:	781b      	ldrb	r3, [r3, #0]
100074c8:	2b00      	cmp	r3, #0
100074ca:	d106      	bne.n	100074da <DAVE_Init+0x122>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_1); 
100074cc:	1dfc      	adds	r4, r7, #7
100074ce:	4b17      	ldr	r3, [pc, #92]	; (1000752c <DAVE_Init+0x174>)
100074d0:	1c18      	adds	r0, r3, #0
100074d2:	f7fd fd7f 	bl	10004fd4 <INTERRUPT_Init>
100074d6:	1c03      	adds	r3, r0, #0
100074d8:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074da:	1dfb      	adds	r3, r7, #7
100074dc:	781b      	ldrb	r3, [r3, #0]
100074de:	2b00      	cmp	r3, #0
100074e0:	d106      	bne.n	100074f0 <DAVE_Init+0x138>
  {
	 /**  Initialization of PDM_DIMMED_LED_LAMP APP instance PDM_DIMMED_LED_LAMP_0 */
	 init_status = (DAVE_STATUS_t)PDM_DIMMED_LED_LAMP_Init(&PDM_DIMMED_LED_LAMP_0); 
100074e2:	1dfc      	adds	r4, r7, #7
100074e4:	4b12      	ldr	r3, [pc, #72]	; (10007530 <DAVE_Init+0x178>)
100074e6:	1c18      	adds	r0, r3, #0
100074e8:	f7fd fb60 	bl	10004bac <PDM_DIMMED_LED_LAMP_Init>
100074ec:	1c03      	adds	r3, r0, #0
100074ee:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
100074f0:	1dfb      	adds	r3, r7, #7
100074f2:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
100074f4:	1c18      	adds	r0, r3, #0
100074f6:	46bd      	mov	sp, r7
100074f8:	b003      	add	sp, #12
100074fa:	bd90      	pop	{r4, r7, pc}
100074fc:	200007c0 	.word	0x200007c0
10007500:	100096d4 	.word	0x100096d4
10007504:	100096e4 	.word	0x100096e4
10007508:	100096f4 	.word	0x100096f4
1000750c:	10009704 	.word	0x10009704
10007510:	10009714 	.word	0x10009714
10007514:	20000554 	.word	0x20000554
10007518:	20000560 	.word	0x20000560
1000751c:	200007bc 	.word	0x200007bc
10007520:	20000718 	.word	0x20000718
10007524:	100097ec 	.word	0x100097ec
10007528:	10009638 	.word	0x10009638
1000752c:	1000963c 	.word	0x1000963c
10007530:	20000580 	.word	0x20000580

10007534 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10007534:	b580      	push	{r7, lr}
10007536:	b082      	sub	sp, #8
10007538:	af00      	add	r7, sp, #0
1000753a:	6078      	str	r0, [r7, #4]
1000753c:	1c0a      	adds	r2, r1, #0
1000753e:	1cfb      	adds	r3, r7, #3
10007540:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10007542:	1cfb      	adds	r3, r7, #3
10007544:	781b      	ldrb	r3, [r3, #0]
10007546:	2201      	movs	r2, #1
10007548:	409a      	lsls	r2, r3
1000754a:	687b      	ldr	r3, [r7, #4]
1000754c:	605a      	str	r2, [r3, #4]
}
1000754e:	46bd      	mov	sp, r7
10007550:	b002      	add	sp, #8
10007552:	bd80      	pop	{r7, pc}

10007554 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10007554:	b580      	push	{r7, lr}
10007556:	b082      	sub	sp, #8
10007558:	af00      	add	r7, sp, #0
1000755a:	6078      	str	r0, [r7, #4]
1000755c:	1c0a      	adds	r2, r1, #0
1000755e:	1cfb      	adds	r3, r7, #3
10007560:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
10007562:	1cfb      	adds	r3, r7, #3
10007564:	781b      	ldrb	r3, [r3, #0]
10007566:	2280      	movs	r2, #128	; 0x80
10007568:	0252      	lsls	r2, r2, #9
1000756a:	409a      	lsls	r2, r3
1000756c:	687b      	ldr	r3, [r7, #4]
1000756e:	605a      	str	r2, [r3, #4]
}
10007570:	46bd      	mov	sp, r7
10007572:	b002      	add	sp, #8
10007574:	bd80      	pop	{r7, pc}
10007576:	46c0      	nop			; (mov r8, r8)

10007578 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10007578:	b580      	push	{r7, lr}
1000757a:	b082      	sub	sp, #8
1000757c:	af00      	add	r7, sp, #0
1000757e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10007580:	687b      	ldr	r3, [r7, #4]
10007582:	681a      	ldr	r2, [r3, #0]
10007584:	687b      	ldr	r3, [r7, #4]
10007586:	7b1b      	ldrb	r3, [r3, #12]
10007588:	1c10      	adds	r0, r2, #0
1000758a:	1c19      	adds	r1, r3, #0
1000758c:	f7ff ffd2 	bl	10007534 <XMC_GPIO_SetOutputHigh>
}
10007590:	46bd      	mov	sp, r7
10007592:	b002      	add	sp, #8
10007594:	bd80      	pop	{r7, pc}
10007596:	46c0      	nop			; (mov r8, r8)

10007598 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10007598:	b580      	push	{r7, lr}
1000759a:	b082      	sub	sp, #8
1000759c:	af00      	add	r7, sp, #0
1000759e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
100075a0:	687b      	ldr	r3, [r7, #4]
100075a2:	681a      	ldr	r2, [r3, #0]
100075a4:	687b      	ldr	r3, [r7, #4]
100075a6:	7b1b      	ldrb	r3, [r3, #12]
100075a8:	1c10      	adds	r0, r2, #0
100075aa:	1c19      	adds	r1, r3, #0
100075ac:	f7ff ffd2 	bl	10007554 <XMC_GPIO_SetOutputLow>
}
100075b0:	46bd      	mov	sp, r7
100075b2:	b002      	add	sp, #8
100075b4:	bd80      	pop	{r7, pc}
100075b6:	46c0      	nop			; (mov r8, r8)

100075b8 <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, 
                                                                const uint32_t res_reg)
{
100075b8:	b580      	push	{r7, lr}
100075ba:	b082      	sub	sp, #8
100075bc:	af00      	add	r7, sp, #0
100075be:	6078      	str	r0, [r7, #4]
100075c0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
100075c2:	687b      	ldr	r3, [r7, #4]
100075c4:	683a      	ldr	r2, [r7, #0]
100075c6:	32c0      	adds	r2, #192	; 0xc0
100075c8:	0092      	lsls	r2, r2, #2
100075ca:	58d3      	ldr	r3, [r2, r3]
100075cc:	b29b      	uxth	r3, r3
}
100075ce:	1c18      	adds	r0, r3, #0
100075d0:	46bd      	mov	sp, r7
100075d2:	b002      	add	sp, #8
100075d4:	bd80      	pop	{r7, pc}
100075d6:	46c0      	nop			; (mov r8, r8)

100075d8 <ADC_MEASUREMENT_ADV_GetResult>:
  }
}
 * @endcode
 */
__STATIC_INLINE uint16_t ADC_MEASUREMENT_ADV_GetResult(const ADC_MEASUREMENT_ADV_CHANNEL_t *const handle_ptr)
{
100075d8:	b590      	push	{r4, r7, lr}
100075da:	b085      	sub	sp, #20
100075dc:	af00      	add	r7, sp, #0
100075de:	6078      	str	r0, [r7, #4]
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
100075e0:	687b      	ldr	r3, [r7, #4]
100075e2:	7a1b      	ldrb	r3, [r3, #8]
100075e4:	1c1a      	adds	r2, r3, #0
100075e6:	4b0c      	ldr	r3, [pc, #48]	; (10007618 <ADC_MEASUREMENT_ADV_GetResult+0x40>)
100075e8:	0092      	lsls	r2, r2, #2
100075ea:	58d2      	ldr	r2, [r2, r3]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
100075ec:	687b      	ldr	r3, [r7, #4]
100075ee:	681b      	ldr	r3, [r3, #0]
100075f0:	789b      	ldrb	r3, [r3, #2]
100075f2:	071b      	lsls	r3, r3, #28
100075f4:	0f1b      	lsrs	r3, r3, #28
100075f6:	b2db      	uxtb	r3, r3
{
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
100075f8:	210e      	movs	r1, #14
100075fa:	187c      	adds	r4, r7, r1
100075fc:	1c10      	adds	r0, r2, #0
100075fe:	1c19      	adds	r1, r3, #0
10007600:	f7ff ffda 	bl	100075b8 <XMC_VADC_GROUP_GetResult>
10007604:	1c03      	adds	r3, r0, #0
10007606:	8023      	strh	r3, [r4, #0]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
  return(result);
10007608:	230e      	movs	r3, #14
1000760a:	18fb      	adds	r3, r7, r3
1000760c:	881b      	ldrh	r3, [r3, #0]
}
1000760e:	1c18      	adds	r0, r3, #0
10007610:	46bd      	mov	sp, r7
10007612:	b005      	add	sp, #20
10007614:	bd90      	pop	{r4, r7, pc}
10007616:	46c0      	nop			; (mov r8, r8)
10007618:	10009730 	.word	0x10009730

1000761c <main>:

	 DAVE_STATUS_t Dstatus;


int main(void)
{
1000761c:	b590      	push	{r4, r7, lr}
1000761e:	b087      	sub	sp, #28
10007620:	af00      	add	r7, sp, #0
	uint32_t TimerId,status;
	uint32_t Timer1M,status1M;
	uint32_t Timer20M,status20M;

   Dstatus = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_Init()
10007622:	f7ff fec9 	bl	100073b8 <DAVE_Init>
10007626:	1c03      	adds	r3, r0, #0
10007628:	1c1a      	adds	r2, r3, #0
1000762a:	4bf3      	ldr	r3, [pc, #972]	; (100079f8 <main+0x3dc>)
1000762c:	701a      	strb	r2, [r3, #0]
   if(Dstatus == DAVE_STATUS_SUCCESS)
1000762e:	4bf2      	ldr	r3, [pc, #968]	; (100079f8 <main+0x3dc>)
10007630:	781b      	ldrb	r3, [r3, #0]
10007632:	2b00      	cmp	r3, #0
10007634:	d000      	beq.n	10007638 <main+0x1c>
   else
   {
    XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", Dstatus));
    while(1U)
    {
    }
10007636:	e7fe      	b.n	10007636 <main+0x1a>
   }
   // Initialisierung
   // Übergabe werte
	sysiniValueB1();
10007638:	f7fa fbf4 	bl	10001e24 <sysiniValueB1>
	sysiniValueB2();
1000763c:	f7fa fc32 	bl	10001ea4 <sysiniValueB2>
	sysiniValueB4();
10007640:	f7fa fc6e 	bl	10001f20 <sysiniValueB4>
sysiniValueB5();
10007644:	f7fa fce0 	bl	10002008 <sysiniValueB5>
	//  tester4 = writeOff_light_B5_EEprom();
	  tester = readSerNrEEprom();
10007648:	f7fa fa3e 	bl	10001ac8 <readSerNrEEprom>
1000764c:	1c03      	adds	r3, r0, #0
1000764e:	1c1a      	adds	r2, r3, #0
10007650:	4bea      	ldr	r3, [pc, #936]	; (100079fc <main+0x3e0>)
10007652:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007654:	4be9      	ldr	r3, [pc, #932]	; (100079fc <main+0x3e0>)
10007656:	681b      	ldr	r3, [r3, #0]
10007658:	2b03      	cmp	r3, #3
1000765a:	d166      	bne.n	1000772a <main+0x10e>
	{
	Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
1000765c:	4be8      	ldr	r3, [pc, #928]	; (10007a00 <main+0x3e4>)
1000765e:	781b      	ldrb	r3, [r3, #0]
10007660:	b29b      	uxth	r3, r3
10007662:	021b      	lsls	r3, r3, #8
10007664:	b29a      	uxth	r2, r3
10007666:	4be6      	ldr	r3, [pc, #920]	; (10007a00 <main+0x3e4>)
10007668:	785b      	ldrb	r3, [r3, #1]
1000766a:	b29b      	uxth	r3, r3
1000766c:	18d3      	adds	r3, r2, r3
1000766e:	b29a      	uxth	r2, r3
10007670:	4be4      	ldr	r3, [pc, #912]	; (10007a04 <main+0x3e8>)
10007672:	801a      	strh	r2, [r3, #0]
	Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
10007674:	4be2      	ldr	r3, [pc, #904]	; (10007a00 <main+0x3e4>)
10007676:	789b      	ldrb	r3, [r3, #2]
10007678:	b29b      	uxth	r3, r3
1000767a:	021b      	lsls	r3, r3, #8
1000767c:	b29a      	uxth	r2, r3
1000767e:	4be0      	ldr	r3, [pc, #896]	; (10007a00 <main+0x3e4>)
10007680:	78db      	ldrb	r3, [r3, #3]
10007682:	b29b      	uxth	r3, r3
10007684:	18d3      	adds	r3, r2, r3
10007686:	b29a      	uxth	r2, r3
10007688:	4bdf      	ldr	r3, [pc, #892]	; (10007a08 <main+0x3ec>)
1000768a:	801a      	strh	r2, [r3, #0]
  Hard_Vers = ReadBuffer1[4] * 0x100 + ReadBuffer1[5];
1000768c:	4bdc      	ldr	r3, [pc, #880]	; (10007a00 <main+0x3e4>)
1000768e:	791b      	ldrb	r3, [r3, #4]
10007690:	b29b      	uxth	r3, r3
10007692:	021b      	lsls	r3, r3, #8
10007694:	b29a      	uxth	r2, r3
10007696:	4bda      	ldr	r3, [pc, #872]	; (10007a00 <main+0x3e4>)
10007698:	795b      	ldrb	r3, [r3, #5]
1000769a:	b29b      	uxth	r3, r3
1000769c:	18d3      	adds	r3, r2, r3
1000769e:	b29a      	uxth	r2, r3
100076a0:	4bda      	ldr	r3, [pc, #872]	; (10007a0c <main+0x3f0>)
100076a2:	801a      	strh	r2, [r3, #0]
  Soft_Vers = ReadBuffer1[6] * 0x100 + ReadBuffer1[7];
100076a4:	4bd6      	ldr	r3, [pc, #856]	; (10007a00 <main+0x3e4>)
100076a6:	799b      	ldrb	r3, [r3, #6]
100076a8:	b29b      	uxth	r3, r3
100076aa:	021b      	lsls	r3, r3, #8
100076ac:	b29a      	uxth	r2, r3
100076ae:	4bd4      	ldr	r3, [pc, #848]	; (10007a00 <main+0x3e4>)
100076b0:	79db      	ldrb	r3, [r3, #7]
100076b2:	b29b      	uxth	r3, r3
100076b4:	18d3      	adds	r3, r2, r3
100076b6:	b29a      	uxth	r2, r3
100076b8:	4bd5      	ldr	r3, [pc, #852]	; (10007a10 <main+0x3f4>)
100076ba:	801a      	strh	r2, [r3, #0]
  GEH_Vers = ReadBuffer1[8] * 0x100 + ReadBuffer1[9];
100076bc:	4bd0      	ldr	r3, [pc, #832]	; (10007a00 <main+0x3e4>)
100076be:	7a1b      	ldrb	r3, [r3, #8]
100076c0:	b29b      	uxth	r3, r3
100076c2:	021b      	lsls	r3, r3, #8
100076c4:	b29a      	uxth	r2, r3
100076c6:	4bce      	ldr	r3, [pc, #824]	; (10007a00 <main+0x3e4>)
100076c8:	7a5b      	ldrb	r3, [r3, #9]
100076ca:	b29b      	uxth	r3, r3
100076cc:	18d3      	adds	r3, r2, r3
100076ce:	b29a      	uxth	r2, r3
100076d0:	4bd0      	ldr	r3, [pc, #832]	; (10007a14 <main+0x3f8>)
100076d2:	801a      	strh	r2, [r3, #0]
  Mon_Vers = ReadBuffer1[10] * 0x100 + ReadBuffer1[11];
100076d4:	4bca      	ldr	r3, [pc, #808]	; (10007a00 <main+0x3e4>)
100076d6:	7a9b      	ldrb	r3, [r3, #10]
100076d8:	b29b      	uxth	r3, r3
100076da:	021b      	lsls	r3, r3, #8
100076dc:	b29a      	uxth	r2, r3
100076de:	4bc8      	ldr	r3, [pc, #800]	; (10007a00 <main+0x3e4>)
100076e0:	7adb      	ldrb	r3, [r3, #11]
100076e2:	b29b      	uxth	r3, r3
100076e4:	18d3      	adds	r3, r2, r3
100076e6:	b29a      	uxth	r2, r3
100076e8:	4bcb      	ldr	r3, [pc, #812]	; (10007a18 <main+0x3fc>)
100076ea:	801a      	strh	r2, [r3, #0]
  LED_WW_Vers = ReadBuffer1[12] * 0x100 + ReadBuffer1[13];
100076ec:	4bc4      	ldr	r3, [pc, #784]	; (10007a00 <main+0x3e4>)
100076ee:	7b1b      	ldrb	r3, [r3, #12]
100076f0:	b29b      	uxth	r3, r3
100076f2:	021b      	lsls	r3, r3, #8
100076f4:	b29a      	uxth	r2, r3
100076f6:	4bc2      	ldr	r3, [pc, #776]	; (10007a00 <main+0x3e4>)
100076f8:	7b5b      	ldrb	r3, [r3, #13]
100076fa:	b29b      	uxth	r3, r3
100076fc:	18d3      	adds	r3, r2, r3
100076fe:	b29a      	uxth	r2, r3
10007700:	4bc6      	ldr	r3, [pc, #792]	; (10007a1c <main+0x400>)
10007702:	801a      	strh	r2, [r3, #0]
  LED_CW_Vers = ReadBuffer1[14] * 0x100 + ReadBuffer1[15];
10007704:	4bbe      	ldr	r3, [pc, #760]	; (10007a00 <main+0x3e4>)
10007706:	7b9b      	ldrb	r3, [r3, #14]
10007708:	b29b      	uxth	r3, r3
1000770a:	021b      	lsls	r3, r3, #8
1000770c:	b29a      	uxth	r2, r3
1000770e:	4bbc      	ldr	r3, [pc, #752]	; (10007a00 <main+0x3e4>)
10007710:	7bdb      	ldrb	r3, [r3, #15]
10007712:	b29b      	uxth	r3, r3
10007714:	18d3      	adds	r3, r2, r3
10007716:	b29a      	uxth	r2, r3
10007718:	4bc1      	ldr	r3, [pc, #772]	; (10007a20 <main+0x404>)
1000771a:	801a      	strh	r2, [r3, #0]

  neu_Ser_NrH = 0 ;
1000771c:	4bc1      	ldr	r3, [pc, #772]	; (10007a24 <main+0x408>)
1000771e:	2200      	movs	r2, #0
10007720:	801a      	strh	r2, [r3, #0]
  neu_Ser_NrL = 0 ;
10007722:	4bc1      	ldr	r3, [pc, #772]	; (10007a28 <main+0x40c>)
10007724:	2200      	movs	r2, #0
10007726:	801a      	strh	r2, [r3, #0]
10007728:	e001      	b.n	1000772e <main+0x112>

	}
	else
	{
	sysiniValueB1();
1000772a:	f7fa fb7b 	bl	10001e24 <sysiniValueB1>
	}

tester = readNodeIdEEprom();
1000772e:	f7fa f9f3 	bl	10001b18 <readNodeIdEEprom>
10007732:	1c03      	adds	r3, r0, #0
10007734:	1c1a      	adds	r2, r3, #0
10007736:	4bb1      	ldr	r3, [pc, #708]	; (100079fc <main+0x3e0>)
10007738:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
1000773a:	4bb0      	ldr	r3, [pc, #704]	; (100079fc <main+0x3e0>)
1000773c:	681b      	ldr	r3, [r3, #0]
1000773e:	2b03      	cmp	r3, #3
10007740:	d15f      	bne.n	10007802 <main+0x1e6>
	{
		node_id_alt = ReadBuffer2[0] ;
10007742:	4bba      	ldr	r3, [pc, #744]	; (10007a2c <main+0x410>)
10007744:	781a      	ldrb	r2, [r3, #0]
10007746:	4bba      	ldr	r3, [pc, #744]	; (10007a30 <main+0x414>)
10007748:	701a      	strb	r2, [r3, #0]
		node_id = ReadBuffer2[1];
1000774a:	4bb8      	ldr	r3, [pc, #736]	; (10007a2c <main+0x410>)
1000774c:	785a      	ldrb	r2, [r3, #1]
1000774e:	4bb9      	ldr	r3, [pc, #740]	; (10007a34 <main+0x418>)
10007750:	701a      	strb	r2, [r3, #0]
		node_id_16bit = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
10007752:	4bb6      	ldr	r3, [pc, #728]	; (10007a2c <main+0x410>)
10007754:	789b      	ldrb	r3, [r3, #2]
10007756:	b29b      	uxth	r3, r3
10007758:	021b      	lsls	r3, r3, #8
1000775a:	b29a      	uxth	r2, r3
1000775c:	4bb3      	ldr	r3, [pc, #716]	; (10007a2c <main+0x410>)
1000775e:	78db      	ldrb	r3, [r3, #3]
10007760:	b29b      	uxth	r3, r3
10007762:	18d3      	adds	r3, r2, r3
10007764:	b29a      	uxth	r2, r3
10007766:	4bb4      	ldr	r3, [pc, #720]	; (10007a38 <main+0x41c>)
10007768:	801a      	strh	r2, [r3, #0]
		val_Pow_Nom = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
1000776a:	4bb0      	ldr	r3, [pc, #704]	; (10007a2c <main+0x410>)
1000776c:	791b      	ldrb	r3, [r3, #4]
1000776e:	b29b      	uxth	r3, r3
10007770:	021b      	lsls	r3, r3, #8
10007772:	b29a      	uxth	r2, r3
10007774:	4bad      	ldr	r3, [pc, #692]	; (10007a2c <main+0x410>)
10007776:	795b      	ldrb	r3, [r3, #5]
10007778:	b29b      	uxth	r3, r3
1000777a:	18d3      	adds	r3, r2, r3
1000777c:	b29a      	uxth	r2, r3
1000777e:	4baf      	ldr	r3, [pc, #700]	; (10007a3c <main+0x420>)
10007780:	801a      	strh	r2, [r3, #0]
		val_Pow_max = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
10007782:	4baa      	ldr	r3, [pc, #680]	; (10007a2c <main+0x410>)
10007784:	799b      	ldrb	r3, [r3, #6]
10007786:	b29b      	uxth	r3, r3
10007788:	021b      	lsls	r3, r3, #8
1000778a:	b29a      	uxth	r2, r3
1000778c:	4ba7      	ldr	r3, [pc, #668]	; (10007a2c <main+0x410>)
1000778e:	79db      	ldrb	r3, [r3, #7]
10007790:	b29b      	uxth	r3, r3
10007792:	18d3      	adds	r3, r2, r3
10007794:	b29a      	uxth	r2, r3
10007796:	4baa      	ldr	r3, [pc, #680]	; (10007a40 <main+0x424>)
10007798:	801a      	strh	r2, [r3, #0]
		val_Spannung_min = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
1000779a:	4ba4      	ldr	r3, [pc, #656]	; (10007a2c <main+0x410>)
1000779c:	7a1b      	ldrb	r3, [r3, #8]
1000779e:	b29b      	uxth	r3, r3
100077a0:	021b      	lsls	r3, r3, #8
100077a2:	b29a      	uxth	r2, r3
100077a4:	4ba1      	ldr	r3, [pc, #644]	; (10007a2c <main+0x410>)
100077a6:	7a5b      	ldrb	r3, [r3, #9]
100077a8:	b29b      	uxth	r3, r3
100077aa:	18d3      	adds	r3, r2, r3
100077ac:	b29a      	uxth	r2, r3
100077ae:	4ba5      	ldr	r3, [pc, #660]	; (10007a44 <main+0x428>)
100077b0:	801a      	strh	r2, [r3, #0]
		val_Spannung_max = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100077b2:	4b9e      	ldr	r3, [pc, #632]	; (10007a2c <main+0x410>)
100077b4:	7a9b      	ldrb	r3, [r3, #10]
100077b6:	b29b      	uxth	r3, r3
100077b8:	021b      	lsls	r3, r3, #8
100077ba:	b29a      	uxth	r2, r3
100077bc:	4b9b      	ldr	r3, [pc, #620]	; (10007a2c <main+0x410>)
100077be:	7adb      	ldrb	r3, [r3, #11]
100077c0:	b29b      	uxth	r3, r3
100077c2:	18d3      	adds	r3, r2, r3
100077c4:	b29a      	uxth	r2, r3
100077c6:	4ba0      	ldr	r3, [pc, #640]	; (10007a48 <main+0x42c>)
100077c8:	801a      	strh	r2, [r3, #0]
		led_grupp = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100077ca:	4b98      	ldr	r3, [pc, #608]	; (10007a2c <main+0x410>)
100077cc:	7b1b      	ldrb	r3, [r3, #12]
100077ce:	b29b      	uxth	r3, r3
100077d0:	021b      	lsls	r3, r3, #8
100077d2:	b29a      	uxth	r2, r3
100077d4:	4b95      	ldr	r3, [pc, #596]	; (10007a2c <main+0x410>)
100077d6:	7b5b      	ldrb	r3, [r3, #13]
100077d8:	b29b      	uxth	r3, r3
100077da:	18d3      	adds	r3, r2, r3
100077dc:	b29a      	uxth	r2, r3
100077de:	4b9b      	ldr	r3, [pc, #620]	; (10007a4c <main+0x430>)
100077e0:	801a      	strh	r2, [r3, #0]
		led_Strom = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100077e2:	4b92      	ldr	r3, [pc, #584]	; (10007a2c <main+0x410>)
100077e4:	7b9b      	ldrb	r3, [r3, #14]
100077e6:	b29b      	uxth	r3, r3
100077e8:	021b      	lsls	r3, r3, #8
100077ea:	b29a      	uxth	r2, r3
100077ec:	4b8f      	ldr	r3, [pc, #572]	; (10007a2c <main+0x410>)
100077ee:	7bdb      	ldrb	r3, [r3, #15]
100077f0:	b29b      	uxth	r3, r3
100077f2:	18d3      	adds	r3, r2, r3
100077f4:	b29a      	uxth	r2, r3
100077f6:	4b96      	ldr	r3, [pc, #600]	; (10007a50 <main+0x434>)
100077f8:	801a      	strh	r2, [r3, #0]

  	   node_id_neu = 1;
100077fa:	4b96      	ldr	r3, [pc, #600]	; (10007a54 <main+0x438>)
100077fc:	2201      	movs	r2, #1
100077fe:	701a      	strb	r2, [r3, #0]
10007800:	e001      	b.n	10007806 <main+0x1ea>
	}
	else
	{
   sysiniValueB2();
10007802:	f7fa fb4f 	bl	10001ea4 <sysiniValueB2>
	}

tester = read_akt_light_EEprom();
10007806:	f7fa f9af 	bl	10001b68 <read_akt_light_EEprom>
1000780a:	1c03      	adds	r3, r0, #0
1000780c:	1c1a      	adds	r2, r3, #0
1000780e:	4b7b      	ldr	r3, [pc, #492]	; (100079fc <main+0x3e0>)
10007810:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007812:	4b7a      	ldr	r3, [pc, #488]	; (100079fc <main+0x3e0>)
10007814:	681b      	ldr	r3, [r3, #0]
10007816:	2b03      	cmp	r3, #3
10007818:	d000      	beq.n	1000781c <main+0x200>
1000781a:	e082      	b.n	10007922 <main+0x306>
	{

		Dimm_Gamma = ReadBuffer2[0] ;
1000781c:	4b83      	ldr	r3, [pc, #524]	; (10007a2c <main+0x410>)
1000781e:	781a      	ldrb	r2, [r3, #0]
10007820:	4b8d      	ldr	r3, [pc, #564]	; (10007a58 <main+0x43c>)
10007822:	701a      	strb	r2, [r3, #0]
		Dimm_Stufen = ReadBuffer2[1];
10007824:	4b81      	ldr	r3, [pc, #516]	; (10007a2c <main+0x410>)
10007826:	785a      	ldrb	r2, [r3, #1]
10007828:	4b8c      	ldr	r3, [pc, #560]	; (10007a5c <main+0x440>)
1000782a:	701a      	strb	r2, [r3, #0]
		Dimm_StufenGR = ReadBuffer2[2] ;
1000782c:	4b7f      	ldr	r3, [pc, #508]	; (10007a2c <main+0x410>)
1000782e:	789a      	ldrb	r2, [r3, #2]
10007830:	4b8b      	ldr	r3, [pc, #556]	; (10007a60 <main+0x444>)
10007832:	701a      	strb	r2, [r3, #0]
		Dimm_Valu = ReadBuffer2[3];
10007834:	4b7d      	ldr	r3, [pc, #500]	; (10007a2c <main+0x410>)
10007836:	78da      	ldrb	r2, [r3, #3]
10007838:	4b8a      	ldr	r3, [pc, #552]	; (10007a64 <main+0x448>)
1000783a:	701a      	strb	r2, [r3, #0]
		Smooth_Value = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
1000783c:	4b7b      	ldr	r3, [pc, #492]	; (10007a2c <main+0x410>)
1000783e:	791b      	ldrb	r3, [r3, #4]
10007840:	b29b      	uxth	r3, r3
10007842:	021b      	lsls	r3, r3, #8
10007844:	b29a      	uxth	r2, r3
10007846:	4b79      	ldr	r3, [pc, #484]	; (10007a2c <main+0x410>)
10007848:	795b      	ldrb	r3, [r3, #5]
1000784a:	b29b      	uxth	r3, r3
1000784c:	18d3      	adds	r3, r2, r3
1000784e:	b29a      	uxth	r2, r3
10007850:	4b85      	ldr	r3, [pc, #532]	; (10007a68 <main+0x44c>)
10007852:	801a      	strh	r2, [r3, #0]
		linearwalk_gen = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
10007854:	4b75      	ldr	r3, [pc, #468]	; (10007a2c <main+0x410>)
10007856:	799b      	ldrb	r3, [r3, #6]
10007858:	b29b      	uxth	r3, r3
1000785a:	021b      	lsls	r3, r3, #8
1000785c:	b29a      	uxth	r2, r3
1000785e:	4b73      	ldr	r3, [pc, #460]	; (10007a2c <main+0x410>)
10007860:	79db      	ldrb	r3, [r3, #7]
10007862:	b29b      	uxth	r3, r3
10007864:	18d3      	adds	r3, r2, r3
10007866:	b29a      	uxth	r2, r3
10007868:	4b80      	ldr	r3, [pc, #512]	; (10007a6c <main+0x450>)
1000786a:	801a      	strh	r2, [r3, #0]
		Farbe_wwcw_Quot_gen = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
1000786c:	4b6f      	ldr	r3, [pc, #444]	; (10007a2c <main+0x410>)
1000786e:	7a1b      	ldrb	r3, [r3, #8]
10007870:	b29b      	uxth	r3, r3
10007872:	021b      	lsls	r3, r3, #8
10007874:	b29a      	uxth	r2, r3
10007876:	4b6d      	ldr	r3, [pc, #436]	; (10007a2c <main+0x410>)
10007878:	7a5b      	ldrb	r3, [r3, #9]
1000787a:	b29b      	uxth	r3, r3
1000787c:	18d3      	adds	r3, r2, r3
1000787e:	b29a      	uxth	r2, r3
10007880:	4b7b      	ldr	r3, [pc, #492]	; (10007a70 <main+0x454>)
10007882:	801a      	strh	r2, [r3, #0]
		Reserve_1 = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
10007884:	4b69      	ldr	r3, [pc, #420]	; (10007a2c <main+0x410>)
10007886:	7a9b      	ldrb	r3, [r3, #10]
10007888:	b29b      	uxth	r3, r3
1000788a:	021b      	lsls	r3, r3, #8
1000788c:	b29a      	uxth	r2, r3
1000788e:	4b67      	ldr	r3, [pc, #412]	; (10007a2c <main+0x410>)
10007890:	7adb      	ldrb	r3, [r3, #11]
10007892:	b29b      	uxth	r3, r3
10007894:	18d3      	adds	r3, r2, r3
10007896:	b29a      	uxth	r2, r3
10007898:	4b76      	ldr	r3, [pc, #472]	; (10007a74 <main+0x458>)
1000789a:	801a      	strh	r2, [r3, #0]
		Dimm_Max_WW = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
1000789c:	4b63      	ldr	r3, [pc, #396]	; (10007a2c <main+0x410>)
1000789e:	7b1b      	ldrb	r3, [r3, #12]
100078a0:	b29b      	uxth	r3, r3
100078a2:	021b      	lsls	r3, r3, #8
100078a4:	b29a      	uxth	r2, r3
100078a6:	4b61      	ldr	r3, [pc, #388]	; (10007a2c <main+0x410>)
100078a8:	7b5b      	ldrb	r3, [r3, #13]
100078aa:	b29b      	uxth	r3, r3
100078ac:	18d3      	adds	r3, r2, r3
100078ae:	b29a      	uxth	r2, r3
100078b0:	4b71      	ldr	r3, [pc, #452]	; (10007a78 <main+0x45c>)
100078b2:	801a      	strh	r2, [r3, #0]
		Dimm_Max_CW = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100078b4:	4b5d      	ldr	r3, [pc, #372]	; (10007a2c <main+0x410>)
100078b6:	7b9b      	ldrb	r3, [r3, #14]
100078b8:	b29b      	uxth	r3, r3
100078ba:	021b      	lsls	r3, r3, #8
100078bc:	b29a      	uxth	r2, r3
100078be:	4b5b      	ldr	r3, [pc, #364]	; (10007a2c <main+0x410>)
100078c0:	7bdb      	ldrb	r3, [r3, #15]
100078c2:	b29b      	uxth	r3, r3
100078c4:	18d3      	adds	r3, r2, r3
100078c6:	b29a      	uxth	r2, r3
100078c8:	4b6c      	ldr	r3, [pc, #432]	; (10007a7c <main+0x460>)
100078ca:	801a      	strh	r2, [r3, #0]

	      linearwalk_ww1 = linearwalk_gen;
100078cc:	4b67      	ldr	r3, [pc, #412]	; (10007a6c <main+0x450>)
100078ce:	881a      	ldrh	r2, [r3, #0]
100078d0:	4b6b      	ldr	r3, [pc, #428]	; (10007a80 <main+0x464>)
100078d2:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;
100078d4:	4b65      	ldr	r3, [pc, #404]	; (10007a6c <main+0x450>)
100078d6:	881a      	ldrh	r2, [r3, #0]
100078d8:	4b6a      	ldr	r3, [pc, #424]	; (10007a84 <main+0x468>)
100078da:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;
100078dc:	4b63      	ldr	r3, [pc, #396]	; (10007a6c <main+0x450>)
100078de:	881a      	ldrh	r2, [r3, #0]
100078e0:	4b69      	ldr	r3, [pc, #420]	; (10007a88 <main+0x46c>)
100078e2:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;
100078e4:	4b61      	ldr	r3, [pc, #388]	; (10007a6c <main+0x450>)
100078e6:	881a      	ldrh	r2, [r3, #0]
100078e8:	4b68      	ldr	r3, [pc, #416]	; (10007a8c <main+0x470>)
100078ea:	801a      	strh	r2, [r3, #0]

	      Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
100078ec:	4b60      	ldr	r3, [pc, #384]	; (10007a70 <main+0x454>)
100078ee:	881b      	ldrh	r3, [r3, #0]
100078f0:	0a1b      	lsrs	r3, r3, #8
100078f2:	b29a      	uxth	r2, r3
100078f4:	4b66      	ldr	r3, [pc, #408]	; (10007a90 <main+0x474>)
100078f6:	801a      	strh	r2, [r3, #0]
	      Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
100078f8:	4b5d      	ldr	r3, [pc, #372]	; (10007a70 <main+0x454>)
100078fa:	881b      	ldrh	r3, [r3, #0]
100078fc:	0a1b      	lsrs	r3, r3, #8
100078fe:	b29a      	uxth	r2, r3
10007900:	4b64      	ldr	r3, [pc, #400]	; (10007a94 <main+0x478>)
10007902:	801a      	strh	r2, [r3, #0]
	      Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007904:	4b5a      	ldr	r3, [pc, #360]	; (10007a70 <main+0x454>)
10007906:	881b      	ldrh	r3, [r3, #0]
10007908:	22ff      	movs	r2, #255	; 0xff
1000790a:	4013      	ands	r3, r2
1000790c:	b29a      	uxth	r2, r3
1000790e:	4b62      	ldr	r3, [pc, #392]	; (10007a98 <main+0x47c>)
10007910:	801a      	strh	r2, [r3, #0]
	      Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007912:	4b57      	ldr	r3, [pc, #348]	; (10007a70 <main+0x454>)
10007914:	881b      	ldrh	r3, [r3, #0]
10007916:	22ff      	movs	r2, #255	; 0xff
10007918:	4013      	ands	r3, r2
1000791a:	b29a      	uxth	r2, r3
1000791c:	4b5f      	ldr	r3, [pc, #380]	; (10007a9c <main+0x480>)
1000791e:	801a      	strh	r2, [r3, #0]
10007920:	e001      	b.n	10007926 <main+0x30a>

	}
	else
	{
	sysiniValueB4();
10007922:	f7fa fafd 	bl	10001f20 <sysiniValueB4>
	}

tester = read_off_light_EEprom();
10007926:	f7fa f947 	bl	10001bb8 <read_off_light_EEprom>
1000792a:	1c03      	adds	r3, r0, #0
1000792c:	1c1a      	adds	r2, r3, #0
1000792e:	4b33      	ldr	r3, [pc, #204]	; (100079fc <main+0x3e0>)
10007930:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007932:	4b32      	ldr	r3, [pc, #200]	; (100079fc <main+0x3e0>)
10007934:	681b      	ldr	r3, [r3, #0]
10007936:	2b03      	cmp	r3, #3
10007938:	d000      	beq.n	1000793c <main+0x320>
1000793a:	e0c3      	b.n	10007ac4 <main+0x4a8>
	{

		RegOnOff = ReadBuffer2[0] ;
1000793c:	4b3b      	ldr	r3, [pc, #236]	; (10007a2c <main+0x410>)
1000793e:	781a      	ldrb	r2, [r3, #0]
10007940:	4b57      	ldr	r3, [pc, #348]	; (10007aa0 <main+0x484>)
10007942:	701a      	strb	r2, [r3, #0]
		RegOnOff2 = ReadBuffer2[1];
10007944:	4b39      	ldr	r3, [pc, #228]	; (10007a2c <main+0x410>)
10007946:	785a      	ldrb	r2, [r3, #1]
10007948:	4b56      	ldr	r3, [pc, #344]	; (10007aa4 <main+0x488>)
1000794a:	701a      	strb	r2, [r3, #0]
		Reserve_2  = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
1000794c:	4b37      	ldr	r3, [pc, #220]	; (10007a2c <main+0x410>)
1000794e:	789b      	ldrb	r3, [r3, #2]
10007950:	b29b      	uxth	r3, r3
10007952:	021b      	lsls	r3, r3, #8
10007954:	b29a      	uxth	r2, r3
10007956:	4b35      	ldr	r3, [pc, #212]	; (10007a2c <main+0x410>)
10007958:	78db      	ldrb	r3, [r3, #3]
1000795a:	b29b      	uxth	r3, r3
1000795c:	18d3      	adds	r3, r2, r3
1000795e:	b29a      	uxth	r2, r3
10007960:	4b51      	ldr	r3, [pc, #324]	; (10007aa8 <main+0x48c>)
10007962:	801a      	strh	r2, [r3, #0]
		dimOff_Ww = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
10007964:	4b31      	ldr	r3, [pc, #196]	; (10007a2c <main+0x410>)
10007966:	791b      	ldrb	r3, [r3, #4]
10007968:	b29b      	uxth	r3, r3
1000796a:	021b      	lsls	r3, r3, #8
1000796c:	b29a      	uxth	r2, r3
1000796e:	4b2f      	ldr	r3, [pc, #188]	; (10007a2c <main+0x410>)
10007970:	795b      	ldrb	r3, [r3, #5]
10007972:	b29b      	uxth	r3, r3
10007974:	18d3      	adds	r3, r2, r3
10007976:	b29a      	uxth	r2, r3
10007978:	4b4c      	ldr	r3, [pc, #304]	; (10007aac <main+0x490>)
1000797a:	801a      	strh	r2, [r3, #0]
		dimOff_Cw = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
1000797c:	4b2b      	ldr	r3, [pc, #172]	; (10007a2c <main+0x410>)
1000797e:	799b      	ldrb	r3, [r3, #6]
10007980:	b29b      	uxth	r3, r3
10007982:	021b      	lsls	r3, r3, #8
10007984:	b29a      	uxth	r2, r3
10007986:	4b29      	ldr	r3, [pc, #164]	; (10007a2c <main+0x410>)
10007988:	79db      	ldrb	r3, [r3, #7]
1000798a:	b29b      	uxth	r3, r3
1000798c:	18d3      	adds	r3, r2, r3
1000798e:	b29a      	uxth	r2, r3
10007990:	4b47      	ldr	r3, [pc, #284]	; (10007ab0 <main+0x494>)
10007992:	801a      	strh	r2, [r3, #0]
		dimNorm1_Ww  = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
10007994:	4b25      	ldr	r3, [pc, #148]	; (10007a2c <main+0x410>)
10007996:	7a1b      	ldrb	r3, [r3, #8]
10007998:	b29b      	uxth	r3, r3
1000799a:	021b      	lsls	r3, r3, #8
1000799c:	b29a      	uxth	r2, r3
1000799e:	4b23      	ldr	r3, [pc, #140]	; (10007a2c <main+0x410>)
100079a0:	7a5b      	ldrb	r3, [r3, #9]
100079a2:	b29b      	uxth	r3, r3
100079a4:	18d3      	adds	r3, r2, r3
100079a6:	b29a      	uxth	r2, r3
100079a8:	4b42      	ldr	r3, [pc, #264]	; (10007ab4 <main+0x498>)
100079aa:	801a      	strh	r2, [r3, #0]
		dimNorm1_Cw = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100079ac:	4b1f      	ldr	r3, [pc, #124]	; (10007a2c <main+0x410>)
100079ae:	7a9b      	ldrb	r3, [r3, #10]
100079b0:	b29b      	uxth	r3, r3
100079b2:	021b      	lsls	r3, r3, #8
100079b4:	b29a      	uxth	r2, r3
100079b6:	4b1d      	ldr	r3, [pc, #116]	; (10007a2c <main+0x410>)
100079b8:	7adb      	ldrb	r3, [r3, #11]
100079ba:	b29b      	uxth	r3, r3
100079bc:	18d3      	adds	r3, r2, r3
100079be:	b29a      	uxth	r2, r3
100079c0:	4b3d      	ldr	r3, [pc, #244]	; (10007ab8 <main+0x49c>)
100079c2:	801a      	strh	r2, [r3, #0]
		dimNorm2_Ww = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100079c4:	4b19      	ldr	r3, [pc, #100]	; (10007a2c <main+0x410>)
100079c6:	7b1b      	ldrb	r3, [r3, #12]
100079c8:	b29b      	uxth	r3, r3
100079ca:	021b      	lsls	r3, r3, #8
100079cc:	b29a      	uxth	r2, r3
100079ce:	4b17      	ldr	r3, [pc, #92]	; (10007a2c <main+0x410>)
100079d0:	7b5b      	ldrb	r3, [r3, #13]
100079d2:	b29b      	uxth	r3, r3
100079d4:	18d3      	adds	r3, r2, r3
100079d6:	b29a      	uxth	r2, r3
100079d8:	4b38      	ldr	r3, [pc, #224]	; (10007abc <main+0x4a0>)
100079da:	801a      	strh	r2, [r3, #0]
		dimNorm2_Cw = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100079dc:	4b13      	ldr	r3, [pc, #76]	; (10007a2c <main+0x410>)
100079de:	7b9b      	ldrb	r3, [r3, #14]
100079e0:	b29b      	uxth	r3, r3
100079e2:	021b      	lsls	r3, r3, #8
100079e4:	b29a      	uxth	r2, r3
100079e6:	4b11      	ldr	r3, [pc, #68]	; (10007a2c <main+0x410>)
100079e8:	7bdb      	ldrb	r3, [r3, #15]
100079ea:	b29b      	uxth	r3, r3
100079ec:	18d3      	adds	r3, r2, r3
100079ee:	b29a      	uxth	r2, r3
100079f0:	4b33      	ldr	r3, [pc, #204]	; (10007ac0 <main+0x4a4>)
100079f2:	801a      	strh	r2, [r3, #0]
100079f4:	e068      	b.n	10007ac8 <main+0x4ac>
100079f6:	46c0      	nop			; (mov r8, r8)
100079f8:	20000c2c 	.word	0x20000c2c
100079fc:	20000c28 	.word	0x20000c28
10007a00:	20000890 	.word	0x20000890
10007a04:	20000830 	.word	0x20000830
10007a08:	200008a8 	.word	0x200008a8
10007a0c:	200007f0 	.word	0x200007f0
10007a10:	200008b4 	.word	0x200008b4
10007a14:	2000083c 	.word	0x2000083c
10007a18:	200007fc 	.word	0x200007fc
10007a1c:	200007f2 	.word	0x200007f2
10007a20:	2000082e 	.word	0x2000082e
10007a24:	20000816 	.word	0x20000816
10007a28:	20000904 	.word	0x20000904
10007a2c:	20000848 	.word	0x20000848
10007a30:	20000844 	.word	0x20000844
10007a34:	20000836 	.word	0x20000836
10007a38:	20000860 	.word	0x20000860
10007a3c:	2000085c 	.word	0x2000085c
10007a40:	200008f6 	.word	0x200008f6
10007a44:	2000083a 	.word	0x2000083a
10007a48:	200008be 	.word	0x200008be
10007a4c:	20000834 	.word	0x20000834
10007a50:	20000858 	.word	0x20000858
10007a54:	200007ca 	.word	0x200007ca
10007a58:	20000862 	.word	0x20000862
10007a5c:	20000840 	.word	0x20000840
10007a60:	2000088a 	.word	0x2000088a
10007a64:	20000814 	.word	0x20000814
10007a68:	200008aa 	.word	0x200008aa
10007a6c:	2000054a 	.word	0x2000054a
10007a70:	200008a0 	.word	0x200008a0
10007a74:	200008b8 	.word	0x200008b8
10007a78:	20000838 	.word	0x20000838
10007a7c:	2000088c 	.word	0x2000088c
10007a80:	200007ec 	.word	0x200007ec
10007a84:	20000842 	.word	0x20000842
10007a88:	20000908 	.word	0x20000908
10007a8c:	2000083e 	.word	0x2000083e
10007a90:	20000832 	.word	0x20000832
10007a94:	200008f4 	.word	0x200008f4
10007a98:	2000081c 	.word	0x2000081c
10007a9c:	200008a6 	.word	0x200008a6
10007aa0:	2000085a 	.word	0x2000085a
10007aa4:	20000818 	.word	0x20000818
10007aa8:	200007f4 	.word	0x200007f4
10007aac:	20000900 	.word	0x20000900
10007ab0:	20000864 	.word	0x20000864
10007ab4:	200008a4 	.word	0x200008a4
10007ab8:	200008b2 	.word	0x200008b2
10007abc:	200007c8 	.word	0x200007c8
10007ac0:	20000970 	.word	0x20000970


	}
	else
	{
	sysiniValueB5();
10007ac4:	f7fa faa0 	bl	10002008 <sysiniValueB5>
	}



		// Übergabe Variablen
	    new_data_fill();
10007ac8:	f7f9 fbf8 	bl	100012bc <new_data_fill>

		// Start Farbberechnungen

		  bcuInit();
10007acc:	f7fa fad4 	bl	10002078 <bcuInit>
		  linearwalk_gen = 100;
10007ad0:	4bce      	ldr	r3, [pc, #824]	; (10007e0c <main+0x7f0>)
10007ad2:	2264      	movs	r2, #100	; 0x64
10007ad4:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww1 = linearwalk_gen;//n+l
10007ad6:	4bcd      	ldr	r3, [pc, #820]	; (10007e0c <main+0x7f0>)
10007ad8:	881a      	ldrh	r2, [r3, #0]
10007ada:	4bcd      	ldr	r3, [pc, #820]	; (10007e10 <main+0x7f4>)
10007adc:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;//n+l
10007ade:	4bcb      	ldr	r3, [pc, #812]	; (10007e0c <main+0x7f0>)
10007ae0:	881a      	ldrh	r2, [r3, #0]
10007ae2:	4bcc      	ldr	r3, [pc, #816]	; (10007e14 <main+0x7f8>)
10007ae4:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;//n+l
10007ae6:	4bc9      	ldr	r3, [pc, #804]	; (10007e0c <main+0x7f0>)
10007ae8:	881a      	ldrh	r2, [r3, #0]
10007aea:	4bcb      	ldr	r3, [pc, #812]	; (10007e18 <main+0x7fc>)
10007aec:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;  //n+l
10007aee:	4bc7      	ldr	r3, [pc, #796]	; (10007e0c <main+0x7f0>)
10007af0:	881a      	ldrh	r2, [r3, #0]
10007af2:	4bca      	ldr	r3, [pc, #808]	; (10007e1c <main+0x800>)
10007af4:	801a      	strh	r2, [r3, #0]

			 dimAkt_Ww =  0x07ff;//n+l
10007af6:	4bca      	ldr	r3, [pc, #808]	; (10007e20 <main+0x804>)
10007af8:	4aca      	ldr	r2, [pc, #808]	; (10007e24 <main+0x808>)
10007afa:	801a      	strh	r2, [r3, #0]
			 dimAkt_Cw =  0x07ff;//n+l
10007afc:	4bca      	ldr	r3, [pc, #808]	; (10007e28 <main+0x80c>)
10007afe:	4ac9      	ldr	r2, [pc, #804]	; (10007e24 <main+0x808>)
10007b00:	801a      	strh	r2, [r3, #0]
	//	  bcudirAktBerechnung();//n+l
	//	  bcuUebergabe();


   //Placeholder for user application code. The while loop below can be replaced with user application code.
   TimerId = SYSTIMER_CreateTimer(ONESEC,SYSTIMER_MODE_PERIODIC,(void*)LED_Toggle_EverySec,NULL);
10007b02:	4aca      	ldr	r2, [pc, #808]	; (10007e2c <main+0x810>)
10007b04:	4bca      	ldr	r3, [pc, #808]	; (10007e30 <main+0x814>)
10007b06:	1c10      	adds	r0, r2, #0
10007b08:	2101      	movs	r1, #1
10007b0a:	1c1a      	adds	r2, r3, #0
10007b0c:	2300      	movs	r3, #0
10007b0e:	f7fc ff59 	bl	100049c4 <SYSTIMER_CreateTimer>
10007b12:	1c03      	adds	r3, r0, #0
10007b14:	617b      	str	r3, [r7, #20]
    if(TimerId != 0U)
10007b16:	697b      	ldr	r3, [r7, #20]
10007b18:	2b00      	cmp	r3, #0
10007b1a:	d005      	beq.n	10007b28 <main+0x50c>
    {
      status = SYSTIMER_StartTimer(TimerId);
10007b1c:	697b      	ldr	r3, [r7, #20]
10007b1e:	1c18      	adds	r0, r3, #0
10007b20:	f7fc fff0 	bl	10004b04 <SYSTIMER_StartTimer>
10007b24:	1c03      	adds	r3, r0, #0
10007b26:	613b      	str	r3, [r7, #16]
    {
      // Timer ID Can not be zero
    }
    //____________________________________________

    Timer1M = SYSTIMER_CreateTimer(T1milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time1msec,NULL);
10007b28:	23fa      	movs	r3, #250	; 0xfa
10007b2a:	009a      	lsls	r2, r3, #2
10007b2c:	4bc1      	ldr	r3, [pc, #772]	; (10007e34 <main+0x818>)
10007b2e:	1c10      	adds	r0, r2, #0
10007b30:	2101      	movs	r1, #1
10007b32:	1c1a      	adds	r2, r3, #0
10007b34:	2300      	movs	r3, #0
10007b36:	f7fc ff45 	bl	100049c4 <SYSTIMER_CreateTimer>
10007b3a:	1c03      	adds	r3, r0, #0
10007b3c:	60fb      	str	r3, [r7, #12]
     if(Timer1M != 0U)
10007b3e:	68fb      	ldr	r3, [r7, #12]
10007b40:	2b00      	cmp	r3, #0
10007b42:	d005      	beq.n	10007b50 <main+0x534>
     {
       status1M = SYSTIMER_StartTimer(Timer1M);
10007b44:	68fb      	ldr	r3, [r7, #12]
10007b46:	1c18      	adds	r0, r3, #0
10007b48:	f7fc ffdc 	bl	10004b04 <SYSTIMER_StartTimer>
10007b4c:	1c03      	adds	r3, r0, #0
10007b4e:	60bb      	str	r3, [r7, #8]
     else
     {
     }
    //____________________________________________

     Timer20M = SYSTIMER_CreateTimer(T20milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time20msec,NULL);
10007b50:	4ab9      	ldr	r2, [pc, #740]	; (10007e38 <main+0x81c>)
10007b52:	4bba      	ldr	r3, [pc, #744]	; (10007e3c <main+0x820>)
10007b54:	1c10      	adds	r0, r2, #0
10007b56:	2101      	movs	r1, #1
10007b58:	1c1a      	adds	r2, r3, #0
10007b5a:	2300      	movs	r3, #0
10007b5c:	f7fc ff32 	bl	100049c4 <SYSTIMER_CreateTimer>
10007b60:	1c03      	adds	r3, r0, #0
10007b62:	607b      	str	r3, [r7, #4]
      if(Timer20M != 0U)
10007b64:	687b      	ldr	r3, [r7, #4]
10007b66:	2b00      	cmp	r3, #0
10007b68:	d005      	beq.n	10007b76 <main+0x55a>
      {
        status20M = SYSTIMER_StartTimer(Timer20M);
10007b6a:	687b      	ldr	r3, [r7, #4]
10007b6c:	1c18      	adds	r0, r3, #0
10007b6e:	f7fc ffc9 	bl	10004b04 <SYSTIMER_StartTimer>
10007b72:	1c03      	adds	r3, r0, #0
10007b74:	603b      	str	r3, [r7, #0]
      }

	//START hardware ###################################################################################


    DIGITAL_IO_SetOutputHigh(&xmc_lin_en);
10007b76:	4bb2      	ldr	r3, [pc, #712]	; (10007e40 <main+0x824>)
10007b78:	1c18      	adds	r0, r3, #0
10007b7a:	f7ff fcfd 	bl	10007578 <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007b7e:	4bb1      	ldr	r3, [pc, #708]	; (10007e44 <main+0x828>)
10007b80:	1c18      	adds	r0, r3, #0
10007b82:	f7ff fcf9 	bl	10007578 <DIGITAL_IO_SetOutputHigh>
   // analog_start () ;
    ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
10007b86:	4bb0      	ldr	r3, [pc, #704]	; (10007e48 <main+0x82c>)
10007b88:	1c18      	adds	r0, r3, #0
10007b8a:	f7ff fb51 	bl	10007230 <ADC_MEASUREMENT_ADV_SoftwareTrigger>
	//#############################################

	while(1U)
	{

		if(   UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
10007b8e:	4aaf      	ldr	r2, [pc, #700]	; (10007e4c <main+0x830>)
10007b90:	4baf      	ldr	r3, [pc, #700]	; (10007e50 <main+0x834>)
10007b92:	1c10      	adds	r0, r2, #0
10007b94:	1c19      	adds	r1, r3, #0
10007b96:	2201      	movs	r2, #1
10007b98:	f7fc f87e 	bl	10003c98 <UART_Receive>
10007b9c:	1e03      	subs	r3, r0, #0
10007b9e:	d001      	beq.n	10007ba4 <main+0x588>
10007ba0:	f001 fc05 	bl	100093ae <main+0x1d92>
		{
			while(UART_1.runtime->rx_busy)
10007ba4:	46c0      	nop			; (mov r8, r8)
10007ba6:	4ba9      	ldr	r3, [pc, #676]	; (10007e4c <main+0x830>)
10007ba8:	689b      	ldr	r3, [r3, #8]
10007baa:	7e5b      	ldrb	r3, [r3, #25]
10007bac:	b2db      	uxtb	r3, r3
10007bae:	2b00      	cmp	r3, #0
10007bb0:	d1f9      	bne.n	10007ba6 <main+0x58a>
		 	}



			 //START UART ###################################################################################
			 if ( charcount == 0 && synclevel == 0 && ReadData[0] == 0x4C )
10007bb2:	4ba8      	ldr	r3, [pc, #672]	; (10007e54 <main+0x838>)
10007bb4:	781b      	ldrb	r3, [r3, #0]
10007bb6:	2b00      	cmp	r3, #0
10007bb8:	d10e      	bne.n	10007bd8 <main+0x5bc>
10007bba:	4ba7      	ldr	r3, [pc, #668]	; (10007e58 <main+0x83c>)
10007bbc:	781b      	ldrb	r3, [r3, #0]
10007bbe:	2b00      	cmp	r3, #0
10007bc0:	d10a      	bne.n	10007bd8 <main+0x5bc>
10007bc2:	4ba3      	ldr	r3, [pc, #652]	; (10007e50 <main+0x834>)
10007bc4:	781b      	ldrb	r3, [r3, #0]
10007bc6:	2b4c      	cmp	r3, #76	; 0x4c
10007bc8:	d106      	bne.n	10007bd8 <main+0x5bc>
			 {
			 	charcount = 1;
10007bca:	4ba2      	ldr	r3, [pc, #648]	; (10007e54 <main+0x838>)
10007bcc:	2201      	movs	r2, #1
10007bce:	701a      	strb	r2, [r3, #0]
			 	synclevel = 1;
10007bd0:	4ba1      	ldr	r3, [pc, #644]	; (10007e58 <main+0x83c>)
10007bd2:	2201      	movs	r2, #1
10007bd4:	701a      	strb	r2, [r3, #0]
10007bd6:	e0b4      	b.n	10007d42 <main+0x726>
			 }
			 else if (  charcount == 1 && synclevel == 1 && ReadData[0] == 0x49 )
10007bd8:	4b9e      	ldr	r3, [pc, #632]	; (10007e54 <main+0x838>)
10007bda:	781b      	ldrb	r3, [r3, #0]
10007bdc:	2b01      	cmp	r3, #1
10007bde:	d10e      	bne.n	10007bfe <main+0x5e2>
10007be0:	4b9d      	ldr	r3, [pc, #628]	; (10007e58 <main+0x83c>)
10007be2:	781b      	ldrb	r3, [r3, #0]
10007be4:	2b01      	cmp	r3, #1
10007be6:	d10a      	bne.n	10007bfe <main+0x5e2>
10007be8:	4b99      	ldr	r3, [pc, #612]	; (10007e50 <main+0x834>)
10007bea:	781b      	ldrb	r3, [r3, #0]
10007bec:	2b49      	cmp	r3, #73	; 0x49
10007bee:	d106      	bne.n	10007bfe <main+0x5e2>
			 {
			 	charcount = 2;
10007bf0:	4b98      	ldr	r3, [pc, #608]	; (10007e54 <main+0x838>)
10007bf2:	2202      	movs	r2, #2
10007bf4:	701a      	strb	r2, [r3, #0]
			 	synclevel = 2;
10007bf6:	4b98      	ldr	r3, [pc, #608]	; (10007e58 <main+0x83c>)
10007bf8:	2202      	movs	r2, #2
10007bfa:	701a      	strb	r2, [r3, #0]
10007bfc:	e0a1      	b.n	10007d42 <main+0x726>
			 }
			 else if (  charcount ==2 && synclevel == 2 && ReadData[0] == 0x4E )
10007bfe:	4b95      	ldr	r3, [pc, #596]	; (10007e54 <main+0x838>)
10007c00:	781b      	ldrb	r3, [r3, #0]
10007c02:	2b02      	cmp	r3, #2
10007c04:	d10e      	bne.n	10007c24 <main+0x608>
10007c06:	4b94      	ldr	r3, [pc, #592]	; (10007e58 <main+0x83c>)
10007c08:	781b      	ldrb	r3, [r3, #0]
10007c0a:	2b02      	cmp	r3, #2
10007c0c:	d10a      	bne.n	10007c24 <main+0x608>
10007c0e:	4b90      	ldr	r3, [pc, #576]	; (10007e50 <main+0x834>)
10007c10:	781b      	ldrb	r3, [r3, #0]
10007c12:	2b4e      	cmp	r3, #78	; 0x4e
10007c14:	d106      	bne.n	10007c24 <main+0x608>
			 {
			 	charcount = 3;
10007c16:	4b8f      	ldr	r3, [pc, #572]	; (10007e54 <main+0x838>)
10007c18:	2203      	movs	r2, #3
10007c1a:	701a      	strb	r2, [r3, #0]
			 	synclevel = 3;
10007c1c:	4b8e      	ldr	r3, [pc, #568]	; (10007e58 <main+0x83c>)
10007c1e:	2203      	movs	r2, #3
10007c20:	701a      	strb	r2, [r3, #0]
10007c22:	e08e      	b.n	10007d42 <main+0x726>
			 }
			 else if (  charcount == 3 && synclevel == 3 )
10007c24:	4b8b      	ldr	r3, [pc, #556]	; (10007e54 <main+0x838>)
10007c26:	781b      	ldrb	r3, [r3, #0]
10007c28:	2b03      	cmp	r3, #3
10007c2a:	d10b      	bne.n	10007c44 <main+0x628>
10007c2c:	4b8a      	ldr	r3, [pc, #552]	; (10007e58 <main+0x83c>)
10007c2e:	781b      	ldrb	r3, [r3, #0]
10007c30:	2b03      	cmp	r3, #3
10007c32:	d107      	bne.n	10007c44 <main+0x628>
			 {
			 	charcount = 4;
10007c34:	4b87      	ldr	r3, [pc, #540]	; (10007e54 <main+0x838>)
10007c36:	2204      	movs	r2, #4
10007c38:	701a      	strb	r2, [r3, #0]
			 	node_id_resi = ReadData[0];
10007c3a:	4b85      	ldr	r3, [pc, #532]	; (10007e50 <main+0x834>)
10007c3c:	781a      	ldrb	r2, [r3, #0]
10007c3e:	4b87      	ldr	r3, [pc, #540]	; (10007e5c <main+0x840>)
10007c40:	701a      	strb	r2, [r3, #0]
10007c42:	e07e      	b.n	10007d42 <main+0x726>
			 }
			 else if (  charcount == 4 && synclevel == 3 )
10007c44:	4b83      	ldr	r3, [pc, #524]	; (10007e54 <main+0x838>)
10007c46:	781b      	ldrb	r3, [r3, #0]
10007c48:	2b04      	cmp	r3, #4
10007c4a:	d10b      	bne.n	10007c64 <main+0x648>
10007c4c:	4b82      	ldr	r3, [pc, #520]	; (10007e58 <main+0x83c>)
10007c4e:	781b      	ldrb	r3, [r3, #0]
10007c50:	2b03      	cmp	r3, #3
10007c52:	d107      	bne.n	10007c64 <main+0x648>
			 {
			 	charcount = 5;
10007c54:	4b7f      	ldr	r3, [pc, #508]	; (10007e54 <main+0x838>)
10007c56:	2205      	movs	r2, #5
10007c58:	701a      	strb	r2, [r3, #0]
			 	framelength = ReadData[0];
10007c5a:	4b7d      	ldr	r3, [pc, #500]	; (10007e50 <main+0x834>)
10007c5c:	781a      	ldrb	r2, [r3, #0]
10007c5e:	4b80      	ldr	r3, [pc, #512]	; (10007e60 <main+0x844>)
10007c60:	701a      	strb	r2, [r3, #0]
10007c62:	e06e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 5 && synclevel == 3 )
10007c64:	4b7b      	ldr	r3, [pc, #492]	; (10007e54 <main+0x838>)
10007c66:	781b      	ldrb	r3, [r3, #0]
10007c68:	2b05      	cmp	r3, #5
10007c6a:	d10b      	bne.n	10007c84 <main+0x668>
10007c6c:	4b7a      	ldr	r3, [pc, #488]	; (10007e58 <main+0x83c>)
10007c6e:	781b      	ldrb	r3, [r3, #0]
10007c70:	2b03      	cmp	r3, #3
10007c72:	d107      	bne.n	10007c84 <main+0x668>
			 {
			 	charcount = 6;
10007c74:	4b77      	ldr	r3, [pc, #476]	; (10007e54 <main+0x838>)
10007c76:	2206      	movs	r2, #6
10007c78:	701a      	strb	r2, [r3, #0]
		 		command = ReadData[0];
10007c7a:	4b75      	ldr	r3, [pc, #468]	; (10007e50 <main+0x834>)
10007c7c:	781a      	ldrb	r2, [r3, #0]
10007c7e:	4b79      	ldr	r3, [pc, #484]	; (10007e64 <main+0x848>)
10007c80:	701a      	strb	r2, [r3, #0]
10007c82:	e05e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 6 && synclevel == 3 )
10007c84:	4b73      	ldr	r3, [pc, #460]	; (10007e54 <main+0x838>)
10007c86:	781b      	ldrb	r3, [r3, #0]
10007c88:	2b06      	cmp	r3, #6
10007c8a:	d10b      	bne.n	10007ca4 <main+0x688>
10007c8c:	4b72      	ldr	r3, [pc, #456]	; (10007e58 <main+0x83c>)
10007c8e:	781b      	ldrb	r3, [r3, #0]
10007c90:	2b03      	cmp	r3, #3
10007c92:	d107      	bne.n	10007ca4 <main+0x688>
			 {
			 	charcount = 7;
10007c94:	4b6f      	ldr	r3, [pc, #444]	; (10007e54 <main+0x838>)
10007c96:	2207      	movs	r2, #7
10007c98:	701a      	strb	r2, [r3, #0]
			 	ReadData[1] = ReadData[0];
10007c9a:	4b6d      	ldr	r3, [pc, #436]	; (10007e50 <main+0x834>)
10007c9c:	781a      	ldrb	r2, [r3, #0]
10007c9e:	4b6c      	ldr	r3, [pc, #432]	; (10007e50 <main+0x834>)
10007ca0:	705a      	strb	r2, [r3, #1]
10007ca2:	e04e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 7 && synclevel == 3 )
10007ca4:	4b6b      	ldr	r3, [pc, #428]	; (10007e54 <main+0x838>)
10007ca6:	781b      	ldrb	r3, [r3, #0]
10007ca8:	2b07      	cmp	r3, #7
10007caa:	d10b      	bne.n	10007cc4 <main+0x6a8>
10007cac:	4b6a      	ldr	r3, [pc, #424]	; (10007e58 <main+0x83c>)
10007cae:	781b      	ldrb	r3, [r3, #0]
10007cb0:	2b03      	cmp	r3, #3
10007cb2:	d107      	bne.n	10007cc4 <main+0x6a8>
			 {
			 	charcount = 8;
10007cb4:	4b67      	ldr	r3, [pc, #412]	; (10007e54 <main+0x838>)
10007cb6:	2208      	movs	r2, #8
10007cb8:	701a      	strb	r2, [r3, #0]
			 	ReadData[2] = ReadData[0];
10007cba:	4b65      	ldr	r3, [pc, #404]	; (10007e50 <main+0x834>)
10007cbc:	781a      	ldrb	r2, [r3, #0]
10007cbe:	4b64      	ldr	r3, [pc, #400]	; (10007e50 <main+0x834>)
10007cc0:	709a      	strb	r2, [r3, #2]
10007cc2:	e03e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 8 && synclevel == 3 )
10007cc4:	4b63      	ldr	r3, [pc, #396]	; (10007e54 <main+0x838>)
10007cc6:	781b      	ldrb	r3, [r3, #0]
10007cc8:	2b08      	cmp	r3, #8
10007cca:	d10b      	bne.n	10007ce4 <main+0x6c8>
10007ccc:	4b62      	ldr	r3, [pc, #392]	; (10007e58 <main+0x83c>)
10007cce:	781b      	ldrb	r3, [r3, #0]
10007cd0:	2b03      	cmp	r3, #3
10007cd2:	d107      	bne.n	10007ce4 <main+0x6c8>
			 {
			 	charcount = 9;
10007cd4:	4b5f      	ldr	r3, [pc, #380]	; (10007e54 <main+0x838>)
10007cd6:	2209      	movs	r2, #9
10007cd8:	701a      	strb	r2, [r3, #0]
			 	ReadData[3] = ReadData[0];
10007cda:	4b5d      	ldr	r3, [pc, #372]	; (10007e50 <main+0x834>)
10007cdc:	781a      	ldrb	r2, [r3, #0]
10007cde:	4b5c      	ldr	r3, [pc, #368]	; (10007e50 <main+0x834>)
10007ce0:	70da      	strb	r2, [r3, #3]
10007ce2:	e02e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 9 && synclevel == 3 )
10007ce4:	4b5b      	ldr	r3, [pc, #364]	; (10007e54 <main+0x838>)
10007ce6:	781b      	ldrb	r3, [r3, #0]
10007ce8:	2b09      	cmp	r3, #9
10007cea:	d10b      	bne.n	10007d04 <main+0x6e8>
10007cec:	4b5a      	ldr	r3, [pc, #360]	; (10007e58 <main+0x83c>)
10007cee:	781b      	ldrb	r3, [r3, #0]
10007cf0:	2b03      	cmp	r3, #3
10007cf2:	d107      	bne.n	10007d04 <main+0x6e8>
			 {
			 	charcount = 10;
10007cf4:	4b57      	ldr	r3, [pc, #348]	; (10007e54 <main+0x838>)
10007cf6:	220a      	movs	r2, #10
10007cf8:	701a      	strb	r2, [r3, #0]
			 	ReadData[4] = ReadData[0];
10007cfa:	4b55      	ldr	r3, [pc, #340]	; (10007e50 <main+0x834>)
10007cfc:	781a      	ldrb	r2, [r3, #0]
10007cfe:	4b54      	ldr	r3, [pc, #336]	; (10007e50 <main+0x834>)
10007d00:	711a      	strb	r2, [r3, #4]
10007d02:	e01e      	b.n	10007d42 <main+0x726>
			 }
			 else if ( charcount == 10 && synclevel == 3 && ReadData[0] == 0xFF )
10007d04:	4b53      	ldr	r3, [pc, #332]	; (10007e54 <main+0x838>)
10007d06:	781b      	ldrb	r3, [r3, #0]
10007d08:	2b0a      	cmp	r3, #10
10007d0a:	d111      	bne.n	10007d30 <main+0x714>
10007d0c:	4b52      	ldr	r3, [pc, #328]	; (10007e58 <main+0x83c>)
10007d0e:	781b      	ldrb	r3, [r3, #0]
10007d10:	2b03      	cmp	r3, #3
10007d12:	d10d      	bne.n	10007d30 <main+0x714>
10007d14:	4b4e      	ldr	r3, [pc, #312]	; (10007e50 <main+0x834>)
10007d16:	781b      	ldrb	r3, [r3, #0]
10007d18:	2bff      	cmp	r3, #255	; 0xff
10007d1a:	d109      	bne.n	10007d30 <main+0x714>
			 {
			 	charcount = 0;
10007d1c:	4b4d      	ldr	r3, [pc, #308]	; (10007e54 <main+0x838>)
10007d1e:	2200      	movs	r2, #0
10007d20:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d22:	4b4d      	ldr	r3, [pc, #308]	; (10007e58 <main+0x83c>)
10007d24:	2200      	movs	r2, #0
10007d26:	701a      	strb	r2, [r3, #0]
			 	execute = 1;
10007d28:	4b4f      	ldr	r3, [pc, #316]	; (10007e68 <main+0x84c>)
10007d2a:	2201      	movs	r2, #1
10007d2c:	701a      	strb	r2, [r3, #0]
10007d2e:	e008      	b.n	10007d42 <main+0x726>
			 }
			 else
			 {
			 	charcount = 0;
10007d30:	4b48      	ldr	r3, [pc, #288]	; (10007e54 <main+0x838>)
10007d32:	2200      	movs	r2, #0
10007d34:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d36:	4b48      	ldr	r3, [pc, #288]	; (10007e58 <main+0x83c>)
10007d38:	2200      	movs	r2, #0
10007d3a:	701a      	strb	r2, [r3, #0]
			 	execute = 0;
10007d3c:	4b4a      	ldr	r3, [pc, #296]	; (10007e68 <main+0x84c>)
10007d3e:	2200      	movs	r2, #0
10007d40:	701a      	strb	r2, [r3, #0]
			 }
			 // END UART ###################################################################################
			 if ( execute == 1 )
10007d42:	4b49      	ldr	r3, [pc, #292]	; (10007e68 <main+0x84c>)
10007d44:	781b      	ldrb	r3, [r3, #0]
10007d46:	2b01      	cmp	r3, #1
10007d48:	d001      	beq.n	10007d4e <main+0x732>
10007d4a:	f001 fb30 	bl	100093ae <main+0x1d92>
		{
			 	if (node_id_resi != node_id)
10007d4e:	4b43      	ldr	r3, [pc, #268]	; (10007e5c <main+0x840>)
10007d50:	781a      	ldrb	r2, [r3, #0]
10007d52:	4b46      	ldr	r3, [pc, #280]	; (10007e6c <main+0x850>)
10007d54:	781b      	ldrb	r3, [r3, #0]
10007d56:	429a      	cmp	r2, r3
10007d58:	d100      	bne.n	10007d5c <main+0x740>
10007d5a:	e0da      	b.n	10007f12 <main+0x8f6>
			 {
				// ohne Node übereinstimmung
				switch  (command) {
10007d5c:	4b41      	ldr	r3, [pc, #260]	; (10007e64 <main+0x848>)
10007d5e:	781b      	ldrb	r3, [r3, #0]
10007d60:	2b54      	cmp	r3, #84	; 0x54
10007d62:	d012      	beq.n	10007d8a <main+0x76e>
10007d64:	2b55      	cmp	r3, #85	; 0x55
10007d66:	d100      	bne.n	10007d6a <main+0x74e>
10007d68:	e08d      	b.n	10007e86 <main+0x86a>
10007d6a:	2b4f      	cmp	r3, #79	; 0x4f
10007d6c:	d000      	beq.n	10007d70 <main+0x754>
10007d6e:	e0ca      	b.n	10007f06 <main+0x8ea>
				case command_BroadcastResi : 	new_data_BroadcastBack();
10007d70:	f7f9 fad0 	bl	10001314 <new_data_BroadcastBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007d74:	4b3e      	ldr	r3, [pc, #248]	; (10007e70 <main+0x854>)
10007d76:	781b      	ldrb	r3, [r3, #0]
10007d78:	1c1c      	adds	r4, r3, #0
10007d7a:	4a34      	ldr	r2, [pc, #208]	; (10007e4c <main+0x830>)
10007d7c:	4b3d      	ldr	r3, [pc, #244]	; (10007e74 <main+0x858>)
10007d7e:	1c10      	adds	r0, r2, #0
10007d80:	1c19      	adds	r1, r3, #0
10007d82:	1c22      	adds	r2, r4, #0
10007d84:	f7fb ff62 	bl	10003c4c <UART_Transmit>
											break;
10007d88:	e0c1      	b.n	10007f0e <main+0x8f2>
				case command_all_ledOff_Resi :
											if (ReadData[1] == 5 && ReadData[2] == 5 &&   ReadData[3] ==  secure_all_ledOffH_Resi  &&  ReadData[4] == secure_all_ledOffL_Resi )
10007d8a:	4b31      	ldr	r3, [pc, #196]	; (10007e50 <main+0x834>)
10007d8c:	785b      	ldrb	r3, [r3, #1]
10007d8e:	2b05      	cmp	r3, #5
10007d90:	d000      	beq.n	10007d94 <main+0x778>
10007d92:	e077      	b.n	10007e84 <main+0x868>
10007d94:	4b2e      	ldr	r3, [pc, #184]	; (10007e50 <main+0x834>)
10007d96:	789b      	ldrb	r3, [r3, #2]
10007d98:	2b05      	cmp	r3, #5
10007d9a:	d173      	bne.n	10007e84 <main+0x868>
10007d9c:	4b2c      	ldr	r3, [pc, #176]	; (10007e50 <main+0x834>)
10007d9e:	78db      	ldrb	r3, [r3, #3]
10007da0:	2b34      	cmp	r3, #52	; 0x34
10007da2:	d16f      	bne.n	10007e84 <main+0x868>
10007da4:	4b2a      	ldr	r3, [pc, #168]	; (10007e50 <main+0x834>)
10007da6:	791b      	ldrb	r3, [r3, #4]
10007da8:	2b78      	cmp	r3, #120	; 0x78
10007daa:	d16b      	bne.n	10007e84 <main+0x868>
												{new_data_HalloBack();
10007dac:	f7f9 fc7e 	bl	100016ac <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10007db0:	4b31      	ldr	r3, [pc, #196]	; (10007e78 <main+0x85c>)
10007db2:	2201      	movs	r2, #1
10007db4:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10007db6:	4b23      	ldr	r3, [pc, #140]	; (10007e44 <main+0x828>)
10007db8:	1c18      	adds	r0, r3, #0
10007dba:	f7ff fbed 	bl	10007598 <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_all_ledOffBack ;
10007dbe:	4b2d      	ldr	r3, [pc, #180]	; (10007e74 <main+0x858>)
10007dc0:	2274      	movs	r2, #116	; 0x74
10007dc2:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007dc4:	4b2d      	ldr	r3, [pc, #180]	; (10007e7c <main+0x860>)
10007dc6:	881b      	ldrh	r3, [r3, #0]
10007dc8:	0a1b      	lsrs	r3, r3, #8
10007dca:	b29b      	uxth	r3, r3
10007dcc:	b2da      	uxtb	r2, r3
10007dce:	4b29      	ldr	r3, [pc, #164]	; (10007e74 <main+0x858>)
10007dd0:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007dd2:	4b2a      	ldr	r3, [pc, #168]	; (10007e7c <main+0x860>)
10007dd4:	881b      	ldrh	r3, [r3, #0]
10007dd6:	b2da      	uxtb	r2, r3
10007dd8:	4b26      	ldr	r3, [pc, #152]	; (10007e74 <main+0x858>)
10007dda:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007ddc:	4b28      	ldr	r3, [pc, #160]	; (10007e80 <main+0x864>)
10007dde:	881b      	ldrh	r3, [r3, #0]
10007de0:	0a1b      	lsrs	r3, r3, #8
10007de2:	b29b      	uxth	r3, r3
10007de4:	b2da      	uxtb	r2, r3
10007de6:	4b23      	ldr	r3, [pc, #140]	; (10007e74 <main+0x858>)
10007de8:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007dea:	4b25      	ldr	r3, [pc, #148]	; (10007e80 <main+0x864>)
10007dec:	881b      	ldrh	r3, [r3, #0]
10007dee:	b2da      	uxtb	r2, r3
10007df0:	4b20      	ldr	r3, [pc, #128]	; (10007e74 <main+0x858>)
10007df2:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007df4:	4b1e      	ldr	r3, [pc, #120]	; (10007e70 <main+0x854>)
10007df6:	781b      	ldrb	r3, [r3, #0]
10007df8:	1c1c      	adds	r4, r3, #0
10007dfa:	4a14      	ldr	r2, [pc, #80]	; (10007e4c <main+0x830>)
10007dfc:	4b1d      	ldr	r3, [pc, #116]	; (10007e74 <main+0x858>)
10007dfe:	1c10      	adds	r0, r2, #0
10007e00:	1c19      	adds	r1, r3, #0
10007e02:	1c22      	adds	r2, r4, #0
10007e04:	f7fb ff22 	bl	10003c4c <UART_Transmit>
												}
											break;
10007e08:	e081      	b.n	10007f0e <main+0x8f2>
10007e0a:	46c0      	nop			; (mov r8, r8)
10007e0c:	2000054a 	.word	0x2000054a
10007e10:	200007ec 	.word	0x200007ec
10007e14:	20000842 	.word	0x20000842
10007e18:	20000908 	.word	0x20000908
10007e1c:	2000083e 	.word	0x2000083e
10007e20:	200008ac 	.word	0x200008ac
10007e24:	000007ff 	.word	0x000007ff
10007e28:	200008c0 	.word	0x200008c0
10007e2c:	000f4240 	.word	0x000f4240
10007e30:	10001121 	.word	0x10001121
10007e34:	10002451 	.word	0x10002451
10007e38:	00004e20 	.word	0x00004e20
10007e3c:	10002465 	.word	0x10002465
10007e40:	100096f4 	.word	0x100096f4
10007e44:	10009714 	.word	0x10009714
10007e48:	100097ec 	.word	0x100097ec
10007e4c:	20000560 	.word	0x20000560
10007e50:	20000824 	.word	0x20000824
10007e54:	200007c6 	.word	0x200007c6
10007e58:	2000081e 	.word	0x2000081e
10007e5c:	200008f8 	.word	0x200008f8
10007e60:	20000815 	.word	0x20000815
10007e64:	2000082c 	.word	0x2000082c
10007e68:	200008b0 	.word	0x200008b0
10007e6c:	20000836 	.word	0x20000836
10007e70:	20000550 	.word	0x20000550
10007e74:	20000804 	.word	0x20000804
10007e78:	2000076d 	.word	0x2000076d
10007e7c:	20000830 	.word	0x20000830
10007e80:	200008a8 	.word	0x200008a8
10007e84:	e043      	b.n	10007f0e <main+0x8f2>
				case command_all_ledOn_Resi :
											if (ReadData[1] == 3 && ReadData[2] == 3 &&   ReadData[3] ==  secure_all_ledOnH_Resi  &&  ReadData[4] == secure_all_ledOnL_Resi )
10007e86:	4bed      	ldr	r3, [pc, #948]	; (1000823c <main+0xc20>)
10007e88:	785b      	ldrb	r3, [r3, #1]
10007e8a:	2b03      	cmp	r3, #3
10007e8c:	d13a      	bne.n	10007f04 <main+0x8e8>
10007e8e:	4beb      	ldr	r3, [pc, #940]	; (1000823c <main+0xc20>)
10007e90:	789b      	ldrb	r3, [r3, #2]
10007e92:	2b03      	cmp	r3, #3
10007e94:	d136      	bne.n	10007f04 <main+0x8e8>
10007e96:	4be9      	ldr	r3, [pc, #932]	; (1000823c <main+0xc20>)
10007e98:	78db      	ldrb	r3, [r3, #3]
10007e9a:	2bf5      	cmp	r3, #245	; 0xf5
10007e9c:	d132      	bne.n	10007f04 <main+0x8e8>
10007e9e:	4be7      	ldr	r3, [pc, #924]	; (1000823c <main+0xc20>)
10007ea0:	791b      	ldrb	r3, [r3, #4]
10007ea2:	2bc5      	cmp	r3, #197	; 0xc5
10007ea4:	d12e      	bne.n	10007f04 <main+0x8e8>
												{new_data_HalloBack();
10007ea6:	f7f9 fc01 	bl	100016ac <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
10007eaa:	4be5      	ldr	r3, [pc, #916]	; (10008240 <main+0xc24>)
10007eac:	2200      	movs	r2, #0
10007eae:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007eb0:	4be4      	ldr	r3, [pc, #912]	; (10008244 <main+0xc28>)
10007eb2:	1c18      	adds	r0, r3, #0
10007eb4:	f7ff fb60 	bl	10007578 <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_all_ledOnBack ;
10007eb8:	4be3      	ldr	r3, [pc, #908]	; (10008248 <main+0xc2c>)
10007eba:	2275      	movs	r2, #117	; 0x75
10007ebc:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007ebe:	4be3      	ldr	r3, [pc, #908]	; (1000824c <main+0xc30>)
10007ec0:	881b      	ldrh	r3, [r3, #0]
10007ec2:	0a1b      	lsrs	r3, r3, #8
10007ec4:	b29b      	uxth	r3, r3
10007ec6:	b2da      	uxtb	r2, r3
10007ec8:	4bdf      	ldr	r3, [pc, #892]	; (10008248 <main+0xc2c>)
10007eca:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007ecc:	4bdf      	ldr	r3, [pc, #892]	; (1000824c <main+0xc30>)
10007ece:	881b      	ldrh	r3, [r3, #0]
10007ed0:	b2da      	uxtb	r2, r3
10007ed2:	4bdd      	ldr	r3, [pc, #884]	; (10008248 <main+0xc2c>)
10007ed4:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007ed6:	4bde      	ldr	r3, [pc, #888]	; (10008250 <main+0xc34>)
10007ed8:	881b      	ldrh	r3, [r3, #0]
10007eda:	0a1b      	lsrs	r3, r3, #8
10007edc:	b29b      	uxth	r3, r3
10007ede:	b2da      	uxtb	r2, r3
10007ee0:	4bd9      	ldr	r3, [pc, #868]	; (10008248 <main+0xc2c>)
10007ee2:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007ee4:	4bda      	ldr	r3, [pc, #872]	; (10008250 <main+0xc34>)
10007ee6:	881b      	ldrh	r3, [r3, #0]
10007ee8:	b2da      	uxtb	r2, r3
10007eea:	4bd7      	ldr	r3, [pc, #860]	; (10008248 <main+0xc2c>)
10007eec:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007eee:	4bd9      	ldr	r3, [pc, #868]	; (10008254 <main+0xc38>)
10007ef0:	781b      	ldrb	r3, [r3, #0]
10007ef2:	1c1c      	adds	r4, r3, #0
10007ef4:	4ad8      	ldr	r2, [pc, #864]	; (10008258 <main+0xc3c>)
10007ef6:	4bd4      	ldr	r3, [pc, #848]	; (10008248 <main+0xc2c>)
10007ef8:	1c10      	adds	r0, r2, #0
10007efa:	1c19      	adds	r1, r3, #0
10007efc:	1c22      	adds	r2, r4, #0
10007efe:	f7fb fea5 	bl	10003c4c <UART_Transmit>
												}
											break;
10007f02:	e004      	b.n	10007f0e <main+0x8f2>
10007f04:	e003      	b.n	10007f0e <main+0x8f2>


				default: 						execute = 0;
10007f06:	4bd5      	ldr	r3, [pc, #852]	; (1000825c <main+0xc40>)
10007f08:	2200      	movs	r2, #0
10007f0a:	701a      	strb	r2, [r3, #0]
				break;
10007f0c:	46c0      	nop			; (mov r8, r8)
10007f0e:	f001 fa4b 	bl	100093a8 <main+0x1d8c>
				}
			 }
			 	else //node_id_resi = node_id)
			 {

				switch  (command) {
10007f12:	4bd3      	ldr	r3, [pc, #844]	; (10008260 <main+0xc44>)
10007f14:	781b      	ldrb	r3, [r3, #0]
10007f16:	3b33      	subs	r3, #51	; 0x33
10007f18:	2b20      	cmp	r3, #32
10007f1a:	d901      	bls.n	10007f20 <main+0x904>
10007f1c:	f001 fa43 	bl	100093a6 <main+0x1d8a>
10007f20:	009a      	lsls	r2, r3, #2
10007f22:	4bd0      	ldr	r3, [pc, #832]	; (10008264 <main+0xc48>)
10007f24:	18d3      	adds	r3, r2, r3
10007f26:	681b      	ldr	r3, [r3, #0]
10007f28:	469f      	mov	pc, r3

				case command_BroadcastResi : 	new_data_BroadcastBack();
10007f2a:	f7f9 f9f3 	bl	10001314 <new_data_BroadcastBack>
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f2e:	4bc9      	ldr	r3, [pc, #804]	; (10008254 <main+0xc38>)
10007f30:	781b      	ldrb	r3, [r3, #0]
10007f32:	1c1c      	adds	r4, r3, #0
10007f34:	4ac8      	ldr	r2, [pc, #800]	; (10008258 <main+0xc3c>)
10007f36:	4bc4      	ldr	r3, [pc, #784]	; (10008248 <main+0xc2c>)
10007f38:	1c10      	adds	r0, r2, #0
10007f3a:	1c19      	adds	r1, r3, #0
10007f3c:	1c22      	adds	r2, r4, #0
10007f3e:	f7fb fe85 	bl	10003c4c <UART_Transmit>
											break;
10007f42:	f001 fa31 	bl	100093a8 <main+0x1d8c>
				case command_ana1Resi  :
												new_data_analog1Back();
10007f46:	f7f9 fa25 	bl	10001394 <new_data_analog1Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f4a:	4bc2      	ldr	r3, [pc, #776]	; (10008254 <main+0xc38>)
10007f4c:	781b      	ldrb	r3, [r3, #0]
10007f4e:	1c1c      	adds	r4, r3, #0
10007f50:	4ac1      	ldr	r2, [pc, #772]	; (10008258 <main+0xc3c>)
10007f52:	4bbd      	ldr	r3, [pc, #756]	; (10008248 <main+0xc2c>)
10007f54:	1c10      	adds	r0, r2, #0
10007f56:	1c19      	adds	r1, r3, #0
10007f58:	1c22      	adds	r2, r4, #0
10007f5a:	f7fb fe77 	bl	10003c4c <UART_Transmit>
											break;
10007f5e:	f001 fa23 	bl	100093a8 <main+0x1d8c>
				case command_ana2Resi  :
												new_data_analog2Back();
10007f62:	f7f9 fa57 	bl	10001414 <new_data_analog2Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f66:	4bbb      	ldr	r3, [pc, #748]	; (10008254 <main+0xc38>)
10007f68:	781b      	ldrb	r3, [r3, #0]
10007f6a:	1c1c      	adds	r4, r3, #0
10007f6c:	4aba      	ldr	r2, [pc, #744]	; (10008258 <main+0xc3c>)
10007f6e:	4bb6      	ldr	r3, [pc, #728]	; (10008248 <main+0xc2c>)
10007f70:	1c10      	adds	r0, r2, #0
10007f72:	1c19      	adds	r1, r3, #0
10007f74:	1c22      	adds	r2, r4, #0
10007f76:	f7fb fe69 	bl	10003c4c <UART_Transmit>
											break;
10007f7a:	f001 fa15 	bl	100093a8 <main+0x1d8c>
				case command_aktLichtResi : 	dimAkt_Ww=ReadData[1]*0x100+ReadData[2];
10007f7e:	4baf      	ldr	r3, [pc, #700]	; (1000823c <main+0xc20>)
10007f80:	785b      	ldrb	r3, [r3, #1]
10007f82:	b29b      	uxth	r3, r3
10007f84:	021b      	lsls	r3, r3, #8
10007f86:	b29a      	uxth	r2, r3
10007f88:	4bac      	ldr	r3, [pc, #688]	; (1000823c <main+0xc20>)
10007f8a:	789b      	ldrb	r3, [r3, #2]
10007f8c:	b29b      	uxth	r3, r3
10007f8e:	18d3      	adds	r3, r2, r3
10007f90:	b29a      	uxth	r2, r3
10007f92:	4bb5      	ldr	r3, [pc, #724]	; (10008268 <main+0xc4c>)
10007f94:	801a      	strh	r2, [r3, #0]
												dimAkt_Cw=ReadData[3]*0x100+ReadData[4];
10007f96:	4ba9      	ldr	r3, [pc, #676]	; (1000823c <main+0xc20>)
10007f98:	78db      	ldrb	r3, [r3, #3]
10007f9a:	b29b      	uxth	r3, r3
10007f9c:	021b      	lsls	r3, r3, #8
10007f9e:	b29a      	uxth	r2, r3
10007fa0:	4ba6      	ldr	r3, [pc, #664]	; (1000823c <main+0xc20>)
10007fa2:	791b      	ldrb	r3, [r3, #4]
10007fa4:	b29b      	uxth	r3, r3
10007fa6:	18d3      	adds	r3, r2, r3
10007fa8:	b29a      	uxth	r2, r3
10007faa:	4bb0      	ldr	r3, [pc, #704]	; (1000826c <main+0xc50>)
10007fac:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
10007fae:	f7fa f90b 	bl	100021c8 <bcuAktBerechnung>
											    bcuUebergabe();
10007fb2:	f7fa f8ad 	bl	10002110 <bcuUebergabe>

												new_data_aktLichtBack();
10007fb6:	f7f9 fa6d 	bl	10001494 <new_data_aktLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007fba:	4ba6      	ldr	r3, [pc, #664]	; (10008254 <main+0xc38>)
10007fbc:	781b      	ldrb	r3, [r3, #0]
10007fbe:	1c1c      	adds	r4, r3, #0
10007fc0:	4aa5      	ldr	r2, [pc, #660]	; (10008258 <main+0xc3c>)
10007fc2:	4ba1      	ldr	r3, [pc, #644]	; (10008248 <main+0xc2c>)
10007fc4:	1c10      	adds	r0, r2, #0
10007fc6:	1c19      	adds	r1, r3, #0
10007fc8:	1c22      	adds	r2, r4, #0
10007fca:	f7fb fe3f 	bl	10003c4c <UART_Transmit>
											break;
10007fce:	f001 f9eb 	bl	100093a8 <main+0x1d8c>
				case command_offLichtResi :
											dimOff_Ww=ReadData[1]*0x100+ReadData[2];
10007fd2:	4b9a      	ldr	r3, [pc, #616]	; (1000823c <main+0xc20>)
10007fd4:	785b      	ldrb	r3, [r3, #1]
10007fd6:	b29b      	uxth	r3, r3
10007fd8:	021b      	lsls	r3, r3, #8
10007fda:	b29a      	uxth	r2, r3
10007fdc:	4b97      	ldr	r3, [pc, #604]	; (1000823c <main+0xc20>)
10007fde:	789b      	ldrb	r3, [r3, #2]
10007fe0:	b29b      	uxth	r3, r3
10007fe2:	18d3      	adds	r3, r2, r3
10007fe4:	b29a      	uxth	r2, r3
10007fe6:	4ba2      	ldr	r3, [pc, #648]	; (10008270 <main+0xc54>)
10007fe8:	801a      	strh	r2, [r3, #0]
											dimOff_Cw=ReadData[3]*0x100+ReadData[4];
10007fea:	4b94      	ldr	r3, [pc, #592]	; (1000823c <main+0xc20>)
10007fec:	78db      	ldrb	r3, [r3, #3]
10007fee:	b29b      	uxth	r3, r3
10007ff0:	021b      	lsls	r3, r3, #8
10007ff2:	b29a      	uxth	r2, r3
10007ff4:	4b91      	ldr	r3, [pc, #580]	; (1000823c <main+0xc20>)
10007ff6:	791b      	ldrb	r3, [r3, #4]
10007ff8:	b29b      	uxth	r3, r3
10007ffa:	18d3      	adds	r3, r2, r3
10007ffc:	b29a      	uxth	r2, r3
10007ffe:	4b9d      	ldr	r3, [pc, #628]	; (10008274 <main+0xc58>)
10008000:	801a      	strh	r2, [r3, #0]

												new_data_offLichtBack();
10008002:	f7f9 fa87 	bl	10001514 <new_data_offLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008006:	4b93      	ldr	r3, [pc, #588]	; (10008254 <main+0xc38>)
10008008:	781b      	ldrb	r3, [r3, #0]
1000800a:	1c1c      	adds	r4, r3, #0
1000800c:	4a92      	ldr	r2, [pc, #584]	; (10008258 <main+0xc3c>)
1000800e:	4b8e      	ldr	r3, [pc, #568]	; (10008248 <main+0xc2c>)
10008010:	1c10      	adds	r0, r2, #0
10008012:	1c19      	adds	r1, r3, #0
10008014:	1c22      	adds	r2, r4, #0
10008016:	f7fb fe19 	bl	10003c4c <UART_Transmit>
											break;
1000801a:	f001 f9c5 	bl	100093a8 <main+0x1d8c>
				case command_HalloResi : 		new_data_HalloBack();
1000801e:	f7f9 fb45 	bl	100016ac <new_data_HalloBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008022:	4b8c      	ldr	r3, [pc, #560]	; (10008254 <main+0xc38>)
10008024:	781b      	ldrb	r3, [r3, #0]
10008026:	1c1c      	adds	r4, r3, #0
10008028:	4a8b      	ldr	r2, [pc, #556]	; (10008258 <main+0xc3c>)
1000802a:	4b87      	ldr	r3, [pc, #540]	; (10008248 <main+0xc2c>)
1000802c:	1c10      	adds	r0, r2, #0
1000802e:	1c19      	adds	r1, r3, #0
10008030:	1c22      	adds	r2, r4, #0
10008032:	f7fb fe0b 	bl	10003c4c <UART_Transmit>
											break;
10008036:	f001 f9b7 	bl	100093a8 <main+0x1d8c>
				case command_nextledOff_Resi : 		new_data_HalloBack();
1000803a:	f7f9 fb37 	bl	100016ac <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
1000803e:	4b80      	ldr	r3, [pc, #512]	; (10008240 <main+0xc24>)
10008040:	2201      	movs	r2, #1
10008042:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10008044:	4b7f      	ldr	r3, [pc, #508]	; (10008244 <main+0xc28>)
10008046:	1c18      	adds	r0, r3, #0
10008048:	f7ff faa6 	bl	10007598 <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_nextledOffBack ;
1000804c:	4b7e      	ldr	r3, [pc, #504]	; (10008248 <main+0xc2c>)
1000804e:	2272      	movs	r2, #114	; 0x72
10008050:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10008052:	4b7e      	ldr	r3, [pc, #504]	; (1000824c <main+0xc30>)
10008054:	881b      	ldrh	r3, [r3, #0]
10008056:	0a1b      	lsrs	r3, r3, #8
10008058:	b29b      	uxth	r3, r3
1000805a:	b2da      	uxtb	r2, r3
1000805c:	4b7a      	ldr	r3, [pc, #488]	; (10008248 <main+0xc2c>)
1000805e:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10008060:	4b7a      	ldr	r3, [pc, #488]	; (1000824c <main+0xc30>)
10008062:	881b      	ldrh	r3, [r3, #0]
10008064:	b2da      	uxtb	r2, r3
10008066:	4b78      	ldr	r3, [pc, #480]	; (10008248 <main+0xc2c>)
10008068:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
1000806a:	4b79      	ldr	r3, [pc, #484]	; (10008250 <main+0xc34>)
1000806c:	881b      	ldrh	r3, [r3, #0]
1000806e:	0a1b      	lsrs	r3, r3, #8
10008070:	b29b      	uxth	r3, r3
10008072:	b2da      	uxtb	r2, r3
10008074:	4b74      	ldr	r3, [pc, #464]	; (10008248 <main+0xc2c>)
10008076:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10008078:	4b75      	ldr	r3, [pc, #468]	; (10008250 <main+0xc34>)
1000807a:	881b      	ldrh	r3, [r3, #0]
1000807c:	b2da      	uxtb	r2, r3
1000807e:	4b72      	ldr	r3, [pc, #456]	; (10008248 <main+0xc2c>)
10008080:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008082:	4b74      	ldr	r3, [pc, #464]	; (10008254 <main+0xc38>)
10008084:	781b      	ldrb	r3, [r3, #0]
10008086:	1c1c      	adds	r4, r3, #0
10008088:	4a73      	ldr	r2, [pc, #460]	; (10008258 <main+0xc3c>)
1000808a:	4b6f      	ldr	r3, [pc, #444]	; (10008248 <main+0xc2c>)
1000808c:	1c10      	adds	r0, r2, #0
1000808e:	1c19      	adds	r1, r3, #0
10008090:	1c22      	adds	r2, r4, #0
10008092:	f7fb fddb 	bl	10003c4c <UART_Transmit>
											break;
10008096:	f001 f987 	bl	100093a8 <main+0x1d8c>
				case command_nextledOn_Resi : 		new_data_HalloBack();
1000809a:	f7f9 fb07 	bl	100016ac <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
1000809e:	4b68      	ldr	r3, [pc, #416]	; (10008240 <main+0xc24>)
100080a0:	2200      	movs	r2, #0
100080a2:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
100080a4:	4b67      	ldr	r3, [pc, #412]	; (10008244 <main+0xc28>)
100080a6:	1c18      	adds	r0, r3, #0
100080a8:	f7ff fa66 	bl	10007578 <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_nextledOnBack ;
100080ac:	4b66      	ldr	r3, [pc, #408]	; (10008248 <main+0xc2c>)
100080ae:	2273      	movs	r2, #115	; 0x73
100080b0:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
100080b2:	4b66      	ldr	r3, [pc, #408]	; (1000824c <main+0xc30>)
100080b4:	881b      	ldrh	r3, [r3, #0]
100080b6:	0a1b      	lsrs	r3, r3, #8
100080b8:	b29b      	uxth	r3, r3
100080ba:	b2da      	uxtb	r2, r3
100080bc:	4b62      	ldr	r3, [pc, #392]	; (10008248 <main+0xc2c>)
100080be:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
100080c0:	4b62      	ldr	r3, [pc, #392]	; (1000824c <main+0xc30>)
100080c2:	881b      	ldrh	r3, [r3, #0]
100080c4:	b2da      	uxtb	r2, r3
100080c6:	4b60      	ldr	r3, [pc, #384]	; (10008248 <main+0xc2c>)
100080c8:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
100080ca:	4b61      	ldr	r3, [pc, #388]	; (10008250 <main+0xc34>)
100080cc:	881b      	ldrh	r3, [r3, #0]
100080ce:	0a1b      	lsrs	r3, r3, #8
100080d0:	b29b      	uxth	r3, r3
100080d2:	b2da      	uxtb	r2, r3
100080d4:	4b5c      	ldr	r3, [pc, #368]	; (10008248 <main+0xc2c>)
100080d6:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
100080d8:	4b5d      	ldr	r3, [pc, #372]	; (10008250 <main+0xc34>)
100080da:	881b      	ldrh	r3, [r3, #0]
100080dc:	b2da      	uxtb	r2, r3
100080de:	4b5a      	ldr	r3, [pc, #360]	; (10008248 <main+0xc2c>)
100080e0:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100080e2:	4b5c      	ldr	r3, [pc, #368]	; (10008254 <main+0xc38>)
100080e4:	781b      	ldrb	r3, [r3, #0]
100080e6:	1c1c      	adds	r4, r3, #0
100080e8:	4a5b      	ldr	r2, [pc, #364]	; (10008258 <main+0xc3c>)
100080ea:	4b57      	ldr	r3, [pc, #348]	; (10008248 <main+0xc2c>)
100080ec:	1c10      	adds	r0, r2, #0
100080ee:	1c19      	adds	r1, r3, #0
100080f0:	1c22      	adds	r2, r4, #0
100080f2:	f7fb fdab 	bl	10003c4c <UART_Transmit>
											break;
100080f6:	f001 f957 	bl	100093a8 <main+0x1d8c>

				case command_Bright_Color_Resi :	Brightness_Gen=ReadData[1]*0x100+ReadData[2];
100080fa:	4b50      	ldr	r3, [pc, #320]	; (1000823c <main+0xc20>)
100080fc:	785b      	ldrb	r3, [r3, #1]
100080fe:	b29b      	uxth	r3, r3
10008100:	021b      	lsls	r3, r3, #8
10008102:	b29a      	uxth	r2, r3
10008104:	4b4d      	ldr	r3, [pc, #308]	; (1000823c <main+0xc20>)
10008106:	789b      	ldrb	r3, [r3, #2]
10008108:	b29b      	uxth	r3, r3
1000810a:	18d3      	adds	r3, r2, r3
1000810c:	b29a      	uxth	r2, r3
1000810e:	4b5a      	ldr	r3, [pc, #360]	; (10008278 <main+0xc5c>)
10008110:	801a      	strh	r2, [r3, #0]
													ColorQuot_Gen=ReadData[3]*0x100+ReadData[4];
10008112:	4b4a      	ldr	r3, [pc, #296]	; (1000823c <main+0xc20>)
10008114:	78db      	ldrb	r3, [r3, #3]
10008116:	b29b      	uxth	r3, r3
10008118:	021b      	lsls	r3, r3, #8
1000811a:	b29a      	uxth	r2, r3
1000811c:	4b47      	ldr	r3, [pc, #284]	; (1000823c <main+0xc20>)
1000811e:	791b      	ldrb	r3, [r3, #4]
10008120:	b29b      	uxth	r3, r3
10008122:	18d3      	adds	r3, r2, r3
10008124:	b29a      	uxth	r2, r3
10008126:	4b55      	ldr	r3, [pc, #340]	; (1000827c <main+0xc60>)
10008128:	801a      	strh	r2, [r3, #0]


													bcuColorBerechnung();
1000812a:	f7fa f8b7 	bl	1000229c <bcuColorBerechnung>
													bcuAktBerechnung();
1000812e:	f7fa f84b 	bl	100021c8 <bcuAktBerechnung>
													  bcuUebergabe();
10008132:	f7f9 ffed 	bl	10002110 <bcuUebergabe>
													  //DimmUebergabe();

													new_data_Bright_Color_Back();
10008136:	f7f9 fa39 	bl	100015ac <new_data_Bright_Color_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000813a:	4b46      	ldr	r3, [pc, #280]	; (10008254 <main+0xc38>)
1000813c:	781b      	ldrb	r3, [r3, #0]
1000813e:	1c1c      	adds	r4, r3, #0
10008140:	4a45      	ldr	r2, [pc, #276]	; (10008258 <main+0xc3c>)
10008142:	4b41      	ldr	r3, [pc, #260]	; (10008248 <main+0xc2c>)
10008144:	1c10      	adds	r0, r2, #0
10008146:	1c19      	adds	r1, r3, #0
10008148:	1c22      	adds	r2, r4, #0
1000814a:	f7fb fd7f 	bl	10003c4c <UART_Transmit>
											break;
1000814e:	f001 f92b 	bl	100093a8 <main+0x1d8c>

				case command_Quot_Walk_Resi :	linearwalk_gen = ReadData[1]*0x100+ReadData[2];
10008152:	4b3a      	ldr	r3, [pc, #232]	; (1000823c <main+0xc20>)
10008154:	785b      	ldrb	r3, [r3, #1]
10008156:	b29b      	uxth	r3, r3
10008158:	021b      	lsls	r3, r3, #8
1000815a:	b29a      	uxth	r2, r3
1000815c:	4b37      	ldr	r3, [pc, #220]	; (1000823c <main+0xc20>)
1000815e:	789b      	ldrb	r3, [r3, #2]
10008160:	b29b      	uxth	r3, r3
10008162:	18d3      	adds	r3, r2, r3
10008164:	b29a      	uxth	r2, r3
10008166:	4b46      	ldr	r3, [pc, #280]	; (10008280 <main+0xc64>)
10008168:	801a      	strh	r2, [r3, #0]
												linearwalk_ww1 = linearwalk_gen;
1000816a:	4b45      	ldr	r3, [pc, #276]	; (10008280 <main+0xc64>)
1000816c:	881a      	ldrh	r2, [r3, #0]
1000816e:	4b45      	ldr	r3, [pc, #276]	; (10008284 <main+0xc68>)
10008170:	801a      	strh	r2, [r3, #0]
												linearwalk_ww2 = linearwalk_gen;
10008172:	4b43      	ldr	r3, [pc, #268]	; (10008280 <main+0xc64>)
10008174:	881a      	ldrh	r2, [r3, #0]
10008176:	4b44      	ldr	r3, [pc, #272]	; (10008288 <main+0xc6c>)
10008178:	801a      	strh	r2, [r3, #0]
												linearwalk_cw1 = linearwalk_gen;
1000817a:	4b41      	ldr	r3, [pc, #260]	; (10008280 <main+0xc64>)
1000817c:	881a      	ldrh	r2, [r3, #0]
1000817e:	4b43      	ldr	r3, [pc, #268]	; (1000828c <main+0xc70>)
10008180:	801a      	strh	r2, [r3, #0]
												linearwalk_cw2 = linearwalk_gen;
10008182:	4b3f      	ldr	r3, [pc, #252]	; (10008280 <main+0xc64>)
10008184:	881a      	ldrh	r2, [r3, #0]
10008186:	4b42      	ldr	r3, [pc, #264]	; (10008290 <main+0xc74>)
10008188:	801a      	strh	r2, [r3, #0]

												Farbe_wwcw_Quot_gen=ReadData[3]*0x100+ReadData[4];
1000818a:	4b2c      	ldr	r3, [pc, #176]	; (1000823c <main+0xc20>)
1000818c:	78db      	ldrb	r3, [r3, #3]
1000818e:	b29b      	uxth	r3, r3
10008190:	021b      	lsls	r3, r3, #8
10008192:	b29a      	uxth	r2, r3
10008194:	4b29      	ldr	r3, [pc, #164]	; (1000823c <main+0xc20>)
10008196:	791b      	ldrb	r3, [r3, #4]
10008198:	b29b      	uxth	r3, r3
1000819a:	18d3      	adds	r3, r2, r3
1000819c:	b29a      	uxth	r2, r3
1000819e:	4b3d      	ldr	r3, [pc, #244]	; (10008294 <main+0xc78>)
100081a0:	801a      	strh	r2, [r3, #0]
												Farbe_ww1_Quot = ReadData[3];
100081a2:	4b26      	ldr	r3, [pc, #152]	; (1000823c <main+0xc20>)
100081a4:	78db      	ldrb	r3, [r3, #3]
100081a6:	b29a      	uxth	r2, r3
100081a8:	4b3b      	ldr	r3, [pc, #236]	; (10008298 <main+0xc7c>)
100081aa:	801a      	strh	r2, [r3, #0]
												Farbe_cw1_Quot = ReadData[3];
100081ac:	4b23      	ldr	r3, [pc, #140]	; (1000823c <main+0xc20>)
100081ae:	78db      	ldrb	r3, [r3, #3]
100081b0:	b29a      	uxth	r2, r3
100081b2:	4b3a      	ldr	r3, [pc, #232]	; (1000829c <main+0xc80>)
100081b4:	801a      	strh	r2, [r3, #0]
												Farbe_ww2_Quot = ReadData[4];
100081b6:	4b21      	ldr	r3, [pc, #132]	; (1000823c <main+0xc20>)
100081b8:	791b      	ldrb	r3, [r3, #4]
100081ba:	b29a      	uxth	r2, r3
100081bc:	4b38      	ldr	r3, [pc, #224]	; (100082a0 <main+0xc84>)
100081be:	801a      	strh	r2, [r3, #0]
												Farbe_cw2_Quot = ReadData[4];
100081c0:	4b1e      	ldr	r3, [pc, #120]	; (1000823c <main+0xc20>)
100081c2:	791b      	ldrb	r3, [r3, #4]
100081c4:	b29a      	uxth	r2, r3
100081c6:	4b37      	ldr	r3, [pc, #220]	; (100082a4 <main+0xc88>)
100081c8:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
100081ca:	f7f9 fffd 	bl	100021c8 <bcuAktBerechnung>
												  bcuUebergabe();
100081ce:	f7f9 ff9f 	bl	10002110 <bcuUebergabe>
												 // DimmUebergabe();

													new_data_Quot_Walk_Back();
100081d2:	f7f9 fa2b 	bl	1000162c <new_data_Quot_Walk_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100081d6:	4b1f      	ldr	r3, [pc, #124]	; (10008254 <main+0xc38>)
100081d8:	781b      	ldrb	r3, [r3, #0]
100081da:	1c1c      	adds	r4, r3, #0
100081dc:	4a1e      	ldr	r2, [pc, #120]	; (10008258 <main+0xc3c>)
100081de:	4b1a      	ldr	r3, [pc, #104]	; (10008248 <main+0xc2c>)
100081e0:	1c10      	adds	r0, r2, #0
100081e2:	1c19      	adds	r1, r3, #0
100081e4:	1c22      	adds	r2, r4, #0
100081e6:	f7fb fd31 	bl	10003c4c <UART_Transmit>
											break;
100081ea:	f001 f8dd 	bl	100093a8 <main+0x1d8c>





				case command_neuNodeIdResi :	if (ReadData[1] == ReadData[2] &&  Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]))
100081ee:	4b13      	ldr	r3, [pc, #76]	; (1000823c <main+0xc20>)
100081f0:	785a      	ldrb	r2, [r3, #1]
100081f2:	4b12      	ldr	r3, [pc, #72]	; (1000823c <main+0xc20>)
100081f4:	789b      	ldrb	r3, [r3, #2]
100081f6:	429a      	cmp	r2, r3
100081f8:	d15a      	bne.n	100082b0 <main+0xc94>
100081fa:	4b15      	ldr	r3, [pc, #84]	; (10008250 <main+0xc34>)
100081fc:	881b      	ldrh	r3, [r3, #0]
100081fe:	1c19      	adds	r1, r3, #0
10008200:	4b0e      	ldr	r3, [pc, #56]	; (1000823c <main+0xc20>)
10008202:	78db      	ldrb	r3, [r3, #3]
10008204:	021b      	lsls	r3, r3, #8
10008206:	4a0d      	ldr	r2, [pc, #52]	; (1000823c <main+0xc20>)
10008208:	7912      	ldrb	r2, [r2, #4]
1000820a:	189b      	adds	r3, r3, r2
1000820c:	4299      	cmp	r1, r3
1000820e:	d14f      	bne.n	100082b0 <main+0xc94>
												{
												node_id_neu = ReadData[1];
10008210:	4b0a      	ldr	r3, [pc, #40]	; (1000823c <main+0xc20>)
10008212:	785a      	ldrb	r2, [r3, #1]
10008214:	4b24      	ldr	r3, [pc, #144]	; (100082a8 <main+0xc8c>)
10008216:	701a      	strb	r2, [r3, #0]
												command_nr=0x30;
10008218:	4b24      	ldr	r3, [pc, #144]	; (100082ac <main+0xc90>)
1000821a:	2230      	movs	r2, #48	; 0x30
1000821c:	801a      	strh	r2, [r3, #0]
												new_data_neuNodeIdBack();
1000821e:	f7f9 fa75 	bl	1000170c <new_data_neuNodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008222:	4b0c      	ldr	r3, [pc, #48]	; (10008254 <main+0xc38>)
10008224:	781b      	ldrb	r3, [r3, #0]
10008226:	1c1c      	adds	r4, r3, #0
10008228:	4a0b      	ldr	r2, [pc, #44]	; (10008258 <main+0xc3c>)
1000822a:	4b07      	ldr	r3, [pc, #28]	; (10008248 <main+0xc2c>)
1000822c:	1c10      	adds	r0, r2, #0
1000822e:	1c19      	adds	r1, r3, #0
10008230:	1c22      	adds	r2, r4, #0
10008232:	f7fb fd0b 	bl	10003c4c <UART_Transmit>
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
10008236:	f001 f8b7 	bl	100093a8 <main+0x1d8c>
1000823a:	46c0      	nop			; (mov r8, r8)
1000823c:	20000824 	.word	0x20000824
10008240:	2000076d 	.word	0x2000076d
10008244:	10009714 	.word	0x10009714
10008248:	20000804 	.word	0x20000804
1000824c:	20000830 	.word	0x20000830
10008250:	200008a8 	.word	0x200008a8
10008254:	20000550 	.word	0x20000550
10008258:	20000560 	.word	0x20000560
1000825c:	200008b0 	.word	0x200008b0
10008260:	2000082c 	.word	0x2000082c
10008264:	10009808 	.word	0x10009808
10008268:	200008ac 	.word	0x200008ac
1000826c:	200008c0 	.word	0x200008c0
10008270:	20000900 	.word	0x20000900
10008274:	20000864 	.word	0x20000864
10008278:	2000054c 	.word	0x2000054c
1000827c:	2000054e 	.word	0x2000054e
10008280:	2000054a 	.word	0x2000054a
10008284:	200007ec 	.word	0x200007ec
10008288:	20000842 	.word	0x20000842
1000828c:	20000908 	.word	0x20000908
10008290:	2000083e 	.word	0x2000083e
10008294:	200008a0 	.word	0x200008a0
10008298:	20000832 	.word	0x20000832
1000829c:	200008f4 	.word	0x200008f4
100082a0:	2000081c 	.word	0x2000081c
100082a4:	200008a6 	.word	0x200008a6
100082a8:	200007ca 	.word	0x200007ca
100082ac:	20000c2e 	.word	0x20000c2e
												command_nr=0x30;
												new_data_neuNodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else {
												node_id_neu = node_id;
100082b0:	4bf0      	ldr	r3, [pc, #960]	; (10008674 <main+0x1058>)
100082b2:	781a      	ldrb	r2, [r3, #0]
100082b4:	4bf0      	ldr	r3, [pc, #960]	; (10008678 <main+0x105c>)
100082b6:	701a      	strb	r2, [r3, #0]
												command_nr=0x0;
100082b8:	4bf0      	ldr	r3, [pc, #960]	; (1000867c <main+0x1060>)
100082ba:	2200      	movs	r2, #0
100082bc:	801a      	strh	r2, [r3, #0]
												 new_data_HalloBack();
100082be:	f7f9 f9f5 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='e';
100082c2:	4bef      	ldr	r3, [pc, #956]	; (10008680 <main+0x1064>)
100082c4:	2265      	movs	r2, #101	; 0x65
100082c6:	719a      	strb	r2, [r3, #6]
												 new_data[7]= 4;
100082c8:	4bed      	ldr	r3, [pc, #948]	; (10008680 <main+0x1064>)
100082ca:	2204      	movs	r2, #4
100082cc:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
100082ce:	4bed      	ldr	r3, [pc, #948]	; (10008684 <main+0x1068>)
100082d0:	881b      	ldrh	r3, [r3, #0]
100082d2:	0a1b      	lsrs	r3, r3, #8
100082d4:	b29b      	uxth	r3, r3
100082d6:	b2da      	uxtb	r2, r3
100082d8:	4be9      	ldr	r3, [pc, #932]	; (10008680 <main+0x1064>)
100082da:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
100082dc:	4be9      	ldr	r3, [pc, #932]	; (10008684 <main+0x1068>)
100082de:	881b      	ldrh	r3, [r3, #0]
100082e0:	b2da      	uxtb	r2, r3
100082e2:	4be7      	ldr	r3, [pc, #924]	; (10008680 <main+0x1064>)
100082e4:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100082e6:	4be8      	ldr	r3, [pc, #928]	; (10008688 <main+0x106c>)
100082e8:	781b      	ldrb	r3, [r3, #0]
100082ea:	1c1c      	adds	r4, r3, #0
100082ec:	4ae7      	ldr	r2, [pc, #924]	; (1000868c <main+0x1070>)
100082ee:	4be4      	ldr	r3, [pc, #912]	; (10008680 <main+0x1064>)
100082f0:	1c10      	adds	r0, r2, #0
100082f2:	1c19      	adds	r1, r3, #0
100082f4:	1c22      	adds	r2, r4, #0
100082f6:	f7fb fca9 	bl	10003c4c <UART_Transmit>
												}

											break;
100082fa:	f001 f855 	bl	100093a8 <main+0x1d8c>

				case command_neuSerNrResi :
												command_nr = 0x45;
100082fe:	4bdf      	ldr	r3, [pc, #892]	; (1000867c <main+0x1060>)
10008300:	2245      	movs	r2, #69	; 0x45
10008302:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrH  = ReadData[1] * 0x100 + ReadData[2];
10008304:	4be2      	ldr	r3, [pc, #904]	; (10008690 <main+0x1074>)
10008306:	785b      	ldrb	r3, [r3, #1]
10008308:	b29b      	uxth	r3, r3
1000830a:	021b      	lsls	r3, r3, #8
1000830c:	b29a      	uxth	r2, r3
1000830e:	4be0      	ldr	r3, [pc, #896]	; (10008690 <main+0x1074>)
10008310:	789b      	ldrb	r3, [r3, #2]
10008312:	b29b      	uxth	r3, r3
10008314:	18d3      	adds	r3, r2, r3
10008316:	b29a      	uxth	r2, r3
10008318:	4bde      	ldr	r3, [pc, #888]	; (10008694 <main+0x1078>)
1000831a:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrL  = ReadData[3] * 0x100 + ReadData[4];
1000831c:	4bdc      	ldr	r3, [pc, #880]	; (10008690 <main+0x1074>)
1000831e:	78db      	ldrb	r3, [r3, #3]
10008320:	b29b      	uxth	r3, r3
10008322:	021b      	lsls	r3, r3, #8
10008324:	b29a      	uxth	r2, r3
10008326:	4bda      	ldr	r3, [pc, #872]	; (10008690 <main+0x1074>)
10008328:	791b      	ldrb	r3, [r3, #4]
1000832a:	b29b      	uxth	r3, r3
1000832c:	18d3      	adds	r3, r2, r3
1000832e:	b29a      	uxth	r2, r3
10008330:	4bd9      	ldr	r3, [pc, #868]	; (10008698 <main+0x107c>)
10008332:	801a      	strh	r2, [r3, #0]
												new_data_neuSerNrBack();
10008334:	f7f9 fa30 	bl	10001798 <new_data_neuSerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008338:	4bd3      	ldr	r3, [pc, #844]	; (10008688 <main+0x106c>)
1000833a:	781b      	ldrb	r3, [r3, #0]
1000833c:	1c1c      	adds	r4, r3, #0
1000833e:	4ad3      	ldr	r2, [pc, #844]	; (1000868c <main+0x1070>)
10008340:	4bcf      	ldr	r3, [pc, #828]	; (10008680 <main+0x1064>)
10008342:	1c10      	adds	r0, r2, #0
10008344:	1c19      	adds	r1, r3, #0
10008346:	1c22      	adds	r2, r4, #0
10008348:	f7fb fc80 	bl	10003c4c <UART_Transmit>
											break;
1000834c:	f001 f82c 	bl	100093a8 <main+0x1d8c>
				case command_SerNrResi :		tester = readSerNrEEprom();
10008350:	f7f9 fbba 	bl	10001ac8 <readSerNrEEprom>
10008354:	1c03      	adds	r3, r0, #0
10008356:	1c1a      	adds	r2, r3, #0
10008358:	4bd0      	ldr	r3, [pc, #832]	; (1000869c <main+0x1080>)
1000835a:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
1000835c:	4bcf      	ldr	r3, [pc, #828]	; (1000869c <main+0x1080>)
1000835e:	681b      	ldr	r3, [r3, #0]
10008360:	2b03      	cmp	r3, #3
10008362:	d125      	bne.n	100083b0 <main+0xd94>
												{
												Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
10008364:	4bce      	ldr	r3, [pc, #824]	; (100086a0 <main+0x1084>)
10008366:	781b      	ldrb	r3, [r3, #0]
10008368:	b29b      	uxth	r3, r3
1000836a:	021b      	lsls	r3, r3, #8
1000836c:	b29a      	uxth	r2, r3
1000836e:	4bcc      	ldr	r3, [pc, #816]	; (100086a0 <main+0x1084>)
10008370:	785b      	ldrb	r3, [r3, #1]
10008372:	b29b      	uxth	r3, r3
10008374:	18d3      	adds	r3, r2, r3
10008376:	b29a      	uxth	r2, r3
10008378:	4bca      	ldr	r3, [pc, #808]	; (100086a4 <main+0x1088>)
1000837a:	801a      	strh	r2, [r3, #0]
												Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
1000837c:	4bc8      	ldr	r3, [pc, #800]	; (100086a0 <main+0x1084>)
1000837e:	789b      	ldrb	r3, [r3, #2]
10008380:	b29b      	uxth	r3, r3
10008382:	021b      	lsls	r3, r3, #8
10008384:	b29a      	uxth	r2, r3
10008386:	4bc6      	ldr	r3, [pc, #792]	; (100086a0 <main+0x1084>)
10008388:	78db      	ldrb	r3, [r3, #3]
1000838a:	b29b      	uxth	r3, r3
1000838c:	18d3      	adds	r3, r2, r3
1000838e:	b29a      	uxth	r2, r3
10008390:	4bbc      	ldr	r3, [pc, #752]	; (10008684 <main+0x1068>)
10008392:	801a      	strh	r2, [r3, #0]
												new_data_SerNrBack();
10008394:	f7f9 faa6 	bl	100018e4 <new_data_SerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008398:	4bbb      	ldr	r3, [pc, #748]	; (10008688 <main+0x106c>)
1000839a:	781b      	ldrb	r3, [r3, #0]
1000839c:	1c1c      	adds	r4, r3, #0
1000839e:	4abb      	ldr	r2, [pc, #748]	; (1000868c <main+0x1070>)
100083a0:	4bb7      	ldr	r3, [pc, #732]	; (10008680 <main+0x1064>)
100083a2:	1c10      	adds	r0, r2, #0
100083a4:	1c19      	adds	r1, r3, #0
100083a6:	1c22      	adds	r2, r4, #0
100083a8:	f7fb fc50 	bl	10003c4c <UART_Transmit>
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
100083ac:	f000 fffc 	bl	100093a8 <main+0x1d8c>
												new_data_SerNrBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
100083b0:	f7f9 f97c 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
100083b4:	4bb2      	ldr	r3, [pc, #712]	; (10008680 <main+0x1064>)
100083b6:	2265      	movs	r2, #101	; 0x65
100083b8:	719a      	strb	r2, [r3, #6]
												new_data[7]=10;
100083ba:	4bb1      	ldr	r3, [pc, #708]	; (10008680 <main+0x1064>)
100083bc:	220a      	movs	r2, #10
100083be:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100083c0:	4bb6      	ldr	r3, [pc, #728]	; (1000869c <main+0x1080>)
100083c2:	681b      	ldr	r3, [r3, #0]
100083c4:	b2da      	uxtb	r2, r3
100083c6:	4bae      	ldr	r3, [pc, #696]	; (10008680 <main+0x1064>)
100083c8:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100083ca:	4bad      	ldr	r3, [pc, #692]	; (10008680 <main+0x1064>)
100083cc:	2200      	movs	r2, #0
100083ce:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083d0:	4bad      	ldr	r3, [pc, #692]	; (10008688 <main+0x106c>)
100083d2:	781b      	ldrb	r3, [r3, #0]
100083d4:	1c1c      	adds	r4, r3, #0
100083d6:	4aad      	ldr	r2, [pc, #692]	; (1000868c <main+0x1070>)
100083d8:	4ba9      	ldr	r3, [pc, #676]	; (10008680 <main+0x1064>)
100083da:	1c10      	adds	r0, r2, #0
100083dc:	1c19      	adds	r1, r3, #0
100083de:	1c22      	adds	r2, r4, #0
100083e0:	f7fb fc34 	bl	10003c4c <UART_Transmit>
												}

											break;
100083e4:	f000 ffe0 	bl	100093a8 <main+0x1d8c>
				case command_NodeIdResi :		tester = readNodeIdEEprom();
100083e8:	f7f9 fb96 	bl	10001b18 <readNodeIdEEprom>
100083ec:	1c03      	adds	r3, r0, #0
100083ee:	1c1a      	adds	r2, r3, #0
100083f0:	4baa      	ldr	r3, [pc, #680]	; (1000869c <main+0x1080>)
100083f2:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100083f4:	4ba9      	ldr	r3, [pc, #676]	; (1000869c <main+0x1080>)
100083f6:	681b      	ldr	r3, [r3, #0]
100083f8:	2b03      	cmp	r3, #3
100083fa:	d123      	bne.n	10008444 <main+0xe28>
												{
												node_id_alt = ReadBuffer2[0];
100083fc:	4baa      	ldr	r3, [pc, #680]	; (100086a8 <main+0x108c>)
100083fe:	781a      	ldrb	r2, [r3, #0]
10008400:	4baa      	ldr	r3, [pc, #680]	; (100086ac <main+0x1090>)
10008402:	701a      	strb	r2, [r3, #0]
												node_id  = ReadBuffer2[1];
10008404:	4ba8      	ldr	r3, [pc, #672]	; (100086a8 <main+0x108c>)
10008406:	785a      	ldrb	r2, [r3, #1]
10008408:	4b9a      	ldr	r3, [pc, #616]	; (10008674 <main+0x1058>)
1000840a:	701a      	strb	r2, [r3, #0]
												node_id_16bit = ReadBuffer2[2] * 0xFF + ReadBuffer2[3];
1000840c:	4ba6      	ldr	r3, [pc, #664]	; (100086a8 <main+0x108c>)
1000840e:	789b      	ldrb	r3, [r3, #2]
10008410:	b29b      	uxth	r3, r3
10008412:	1c1a      	adds	r2, r3, #0
10008414:	0212      	lsls	r2, r2, #8
10008416:	1ad3      	subs	r3, r2, r3
10008418:	b29a      	uxth	r2, r3
1000841a:	4ba3      	ldr	r3, [pc, #652]	; (100086a8 <main+0x108c>)
1000841c:	78db      	ldrb	r3, [r3, #3]
1000841e:	b29b      	uxth	r3, r3
10008420:	18d3      	adds	r3, r2, r3
10008422:	b29a      	uxth	r2, r3
10008424:	4ba2      	ldr	r3, [pc, #648]	; (100086b0 <main+0x1094>)
10008426:	801a      	strh	r2, [r3, #0]
												new_data_NodeIdBack();
10008428:	f7f9 fa12 	bl	10001850 <new_data_NodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000842c:	4b96      	ldr	r3, [pc, #600]	; (10008688 <main+0x106c>)
1000842e:	781b      	ldrb	r3, [r3, #0]
10008430:	1c1c      	adds	r4, r3, #0
10008432:	4a96      	ldr	r2, [pc, #600]	; (1000868c <main+0x1070>)
10008434:	4b92      	ldr	r3, [pc, #584]	; (10008680 <main+0x1064>)
10008436:	1c10      	adds	r0, r2, #0
10008438:	1c19      	adds	r1, r3, #0
1000843a:	1c22      	adds	r2, r4, #0
1000843c:	f7fb fc06 	bl	10003c4c <UART_Transmit>
												new_data[7]=11;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008440:	f000 ffb2 	bl	100093a8 <main+0x1d8c>
												new_data_NodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008444:	f7f9 f932 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
10008448:	4b8d      	ldr	r3, [pc, #564]	; (10008680 <main+0x1064>)
1000844a:	2265      	movs	r2, #101	; 0x65
1000844c:	719a      	strb	r2, [r3, #6]
												new_data[7]=11;
1000844e:	4b8c      	ldr	r3, [pc, #560]	; (10008680 <main+0x1064>)
10008450:	220b      	movs	r2, #11
10008452:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008454:	4b91      	ldr	r3, [pc, #580]	; (1000869c <main+0x1080>)
10008456:	681b      	ldr	r3, [r3, #0]
10008458:	b2da      	uxtb	r2, r3
1000845a:	4b89      	ldr	r3, [pc, #548]	; (10008680 <main+0x1064>)
1000845c:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
1000845e:	4b88      	ldr	r3, [pc, #544]	; (10008680 <main+0x1064>)
10008460:	2200      	movs	r2, #0
10008462:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008464:	4b88      	ldr	r3, [pc, #544]	; (10008688 <main+0x106c>)
10008466:	781b      	ldrb	r3, [r3, #0]
10008468:	1c1c      	adds	r4, r3, #0
1000846a:	4a88      	ldr	r2, [pc, #544]	; (1000868c <main+0x1070>)
1000846c:	4b84      	ldr	r3, [pc, #528]	; (10008680 <main+0x1064>)
1000846e:	1c10      	adds	r0, r2, #0
10008470:	1c19      	adds	r1, r3, #0
10008472:	1c22      	adds	r2, r4, #0
10008474:	f7fb fbea 	bl	10003c4c <UART_Transmit>
												}
											break;
10008478:	f000 ff96 	bl	100093a8 <main+0x1d8c>

				case command_akt_lightEEResi :		tester = read_akt_light_EEprom();
1000847c:	f7f9 fb74 	bl	10001b68 <read_akt_light_EEprom>
10008480:	1c03      	adds	r3, r0, #0
10008482:	1c1a      	adds	r2, r3, #0
10008484:	4b85      	ldr	r3, [pc, #532]	; (1000869c <main+0x1080>)
10008486:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
10008488:	4b84      	ldr	r3, [pc, #528]	; (1000869c <main+0x1080>)
1000848a:	681b      	ldr	r3, [r3, #0]
1000848c:	2b03      	cmp	r3, #3
1000848e:	d110      	bne.n	100084b2 <main+0xe96>
												{
													new_data_readbuff2Back();
10008490:	f7f9 fa68 	bl	10001964 <new_data_readbuff2Back>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
10008494:	4b7a      	ldr	r3, [pc, #488]	; (10008680 <main+0x1064>)
10008496:	2204      	movs	r2, #4
10008498:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000849a:	4b7b      	ldr	r3, [pc, #492]	; (10008688 <main+0x106c>)
1000849c:	781b      	ldrb	r3, [r3, #0]
1000849e:	1c1c      	adds	r4, r3, #0
100084a0:	4a7a      	ldr	r2, [pc, #488]	; (1000868c <main+0x1070>)
100084a2:	4b77      	ldr	r3, [pc, #476]	; (10008680 <main+0x1064>)
100084a4:	1c10      	adds	r0, r2, #0
100084a6:	1c19      	adds	r1, r3, #0
100084a8:	1c22      	adds	r2, r4, #0
100084aa:	f7fb fbcf 	bl	10003c4c <UART_Transmit>
												new_data[7]=45;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
100084ae:	f000 ff7b 	bl	100093a8 <main+0x1d8c>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
100084b2:	f7f9 f8fb 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
100084b6:	4b72      	ldr	r3, [pc, #456]	; (10008680 <main+0x1064>)
100084b8:	2265      	movs	r2, #101	; 0x65
100084ba:	719a      	strb	r2, [r3, #6]
												new_data[7]=45;
100084bc:	4b70      	ldr	r3, [pc, #448]	; (10008680 <main+0x1064>)
100084be:	222d      	movs	r2, #45	; 0x2d
100084c0:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100084c2:	4b76      	ldr	r3, [pc, #472]	; (1000869c <main+0x1080>)
100084c4:	681b      	ldr	r3, [r3, #0]
100084c6:	b2da      	uxtb	r2, r3
100084c8:	4b6d      	ldr	r3, [pc, #436]	; (10008680 <main+0x1064>)
100084ca:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100084cc:	4b6c      	ldr	r3, [pc, #432]	; (10008680 <main+0x1064>)
100084ce:	2200      	movs	r2, #0
100084d0:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084d2:	4b6d      	ldr	r3, [pc, #436]	; (10008688 <main+0x106c>)
100084d4:	781b      	ldrb	r3, [r3, #0]
100084d6:	1c1c      	adds	r4, r3, #0
100084d8:	4a6c      	ldr	r2, [pc, #432]	; (1000868c <main+0x1070>)
100084da:	4b69      	ldr	r3, [pc, #420]	; (10008680 <main+0x1064>)
100084dc:	1c10      	adds	r0, r2, #0
100084de:	1c19      	adds	r1, r3, #0
100084e0:	1c22      	adds	r2, r4, #0
100084e2:	f7fb fbb3 	bl	10003c4c <UART_Transmit>
												}
											break;
100084e6:	f000 ff5f 	bl	100093a8 <main+0x1d8c>
				case command_offlightEEResi :		tester = read_off_light_EEprom();
100084ea:	f7f9 fb65 	bl	10001bb8 <read_off_light_EEprom>
100084ee:	1c03      	adds	r3, r0, #0
100084f0:	1c1a      	adds	r2, r3, #0
100084f2:	4b6a      	ldr	r3, [pc, #424]	; (1000869c <main+0x1080>)
100084f4:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100084f6:	4b69      	ldr	r3, [pc, #420]	; (1000869c <main+0x1080>)
100084f8:	681b      	ldr	r3, [r3, #0]
100084fa:	2b03      	cmp	r3, #3
100084fc:	d110      	bne.n	10008520 <main+0xf04>
												{
													new_data_readbuff2Back();
100084fe:	f7f9 fa31 	bl	10001964 <new_data_readbuff2Back>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
10008502:	4b5f      	ldr	r3, [pc, #380]	; (10008680 <main+0x1064>)
10008504:	2205      	movs	r2, #5
10008506:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008508:	4b5f      	ldr	r3, [pc, #380]	; (10008688 <main+0x106c>)
1000850a:	781b      	ldrb	r3, [r3, #0]
1000850c:	1c1c      	adds	r4, r3, #0
1000850e:	4a5f      	ldr	r2, [pc, #380]	; (1000868c <main+0x1070>)
10008510:	4b5b      	ldr	r3, [pc, #364]	; (10008680 <main+0x1064>)
10008512:	1c10      	adds	r0, r2, #0
10008514:	1c19      	adds	r1, r3, #0
10008516:	1c22      	adds	r2, r4, #0
10008518:	f7fb fb98 	bl	10003c4c <UART_Transmit>
												new_data[7]=21;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
1000851c:	f000 ff44 	bl	100093a8 <main+0x1d8c>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008520:	f7f9 f8c4 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
10008524:	4b56      	ldr	r3, [pc, #344]	; (10008680 <main+0x1064>)
10008526:	2265      	movs	r2, #101	; 0x65
10008528:	719a      	strb	r2, [r3, #6]
												new_data[7]=21;
1000852a:	4b55      	ldr	r3, [pc, #340]	; (10008680 <main+0x1064>)
1000852c:	2215      	movs	r2, #21
1000852e:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008530:	4b5a      	ldr	r3, [pc, #360]	; (1000869c <main+0x1080>)
10008532:	681b      	ldr	r3, [r3, #0]
10008534:	b2da      	uxtb	r2, r3
10008536:	4b52      	ldr	r3, [pc, #328]	; (10008680 <main+0x1064>)
10008538:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
1000853a:	4b51      	ldr	r3, [pc, #324]	; (10008680 <main+0x1064>)
1000853c:	2200      	movs	r2, #0
1000853e:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008540:	4b51      	ldr	r3, [pc, #324]	; (10008688 <main+0x106c>)
10008542:	781b      	ldrb	r3, [r3, #0]
10008544:	1c1c      	adds	r4, r3, #0
10008546:	4a51      	ldr	r2, [pc, #324]	; (1000868c <main+0x1070>)
10008548:	4b4d      	ldr	r3, [pc, #308]	; (10008680 <main+0x1064>)
1000854a:	1c10      	adds	r0, r2, #0
1000854c:	1c19      	adds	r1, r3, #0
1000854e:	1c22      	adds	r2, r4, #0
10008550:	f7fb fb7c 	bl	10003c4c <UART_Transmit>
												}
											break;
10008554:	f000 ff28 	bl	100093a8 <main+0x1d8c>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008558:	4b48      	ldr	r3, [pc, #288]	; (1000867c <main+0x1060>)
1000855a:	881b      	ldrh	r3, [r3, #0]
1000855c:	2b47      	cmp	r3, #71	; 0x47
1000855e:	d000      	beq.n	10008562 <main+0xf46>
10008560:	e0aa      	b.n	100086b8 <main+0x109c>
10008562:	4b50      	ldr	r3, [pc, #320]	; (100086a4 <main+0x1088>)
10008564:	881b      	ldrh	r3, [r3, #0]
10008566:	1c19      	adds	r1, r3, #0
10008568:	4b49      	ldr	r3, [pc, #292]	; (10008690 <main+0x1074>)
1000856a:	785b      	ldrb	r3, [r3, #1]
1000856c:	021b      	lsls	r3, r3, #8
1000856e:	4a48      	ldr	r2, [pc, #288]	; (10008690 <main+0x1074>)
10008570:	7892      	ldrb	r2, [r2, #2]
10008572:	189b      	adds	r3, r3, r2
10008574:	4299      	cmp	r1, r3
10008576:	d000      	beq.n	1000857a <main+0xf5e>
10008578:	e09e      	b.n	100086b8 <main+0x109c>
1000857a:	4b42      	ldr	r3, [pc, #264]	; (10008684 <main+0x1068>)
1000857c:	881b      	ldrh	r3, [r3, #0]
1000857e:	1c19      	adds	r1, r3, #0
10008580:	4b43      	ldr	r3, [pc, #268]	; (10008690 <main+0x1074>)
10008582:	78db      	ldrb	r3, [r3, #3]
10008584:	021b      	lsls	r3, r3, #8
10008586:	4a42      	ldr	r2, [pc, #264]	; (10008690 <main+0x1074>)
10008588:	7912      	ldrb	r2, [r2, #4]
1000858a:	189b      	adds	r3, r3, r2
1000858c:	4299      	cmp	r1, r3
1000858e:	d000      	beq.n	10008592 <main+0xf76>
10008590:	e092      	b.n	100086b8 <main+0x109c>
												{
												tester = readNodeIdEEprom();
10008592:	f7f9 fac1 	bl	10001b18 <readNodeIdEEprom>
10008596:	1c03      	adds	r3, r0, #0
10008598:	1c1a      	adds	r2, r3, #0
1000859a:	4b40      	ldr	r3, [pc, #256]	; (1000869c <main+0x1080>)
1000859c:	601a      	str	r2, [r3, #0]
												  if (tester == 0x03)
1000859e:	4b3f      	ldr	r3, [pc, #252]	; (1000869c <main+0x1080>)
100085a0:	681b      	ldr	r3, [r3, #0]
100085a2:	2b03      	cmp	r3, #3
100085a4:	d14b      	bne.n	1000863e <main+0x1022>
											      {
												  ReadBuffer2[0]= 	node_id; //highbyte
100085a6:	4b33      	ldr	r3, [pc, #204]	; (10008674 <main+0x1058>)
100085a8:	781a      	ldrb	r2, [r3, #0]
100085aa:	4b3f      	ldr	r3, [pc, #252]	; (100086a8 <main+0x108c>)
100085ac:	701a      	strb	r2, [r3, #0]
												  ReadBuffer2[1]= 	node_id_neu; //lowbyte
100085ae:	4b32      	ldr	r3, [pc, #200]	; (10008678 <main+0x105c>)
100085b0:	781a      	ldrb	r2, [r3, #0]
100085b2:	4b3d      	ldr	r3, [pc, #244]	; (100086a8 <main+0x108c>)
100085b4:	705a      	strb	r2, [r3, #1]
												  tester2 = writeNodeid_B2_EEprom();
100085b6:	f7f9 fb5d 	bl	10001c74 <writeNodeid_B2_EEprom>
100085ba:	1c03      	adds	r3, r0, #0
100085bc:	b29a      	uxth	r2, r3
100085be:	4b3d      	ldr	r3, [pc, #244]	; (100086b4 <main+0x1098>)
100085c0:	801a      	strh	r2, [r3, #0]
												    if( tester2  == 0x03 )
100085c2:	4b3c      	ldr	r3, [pc, #240]	; (100086b4 <main+0x1098>)
100085c4:	881b      	ldrh	r3, [r3, #0]
100085c6:	2b03      	cmp	r3, #3
100085c8:	d11c      	bne.n	10008604 <main+0xfe8>
											        {
														new_data_HalloBack();
100085ca:	f7f9 f86f 	bl	100016ac <new_data_HalloBack>
														 new_data[6]='i';
100085ce:	4b2c      	ldr	r3, [pc, #176]	; (10008680 <main+0x1064>)
100085d0:	2269      	movs	r2, #105	; 0x69
100085d2:	719a      	strb	r2, [r3, #6]
														 new_data[7]='n';
100085d4:	4b2a      	ldr	r3, [pc, #168]	; (10008680 <main+0x1064>)
100085d6:	226e      	movs	r2, #110	; 0x6e
100085d8:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
100085da:	4b30      	ldr	r3, [pc, #192]	; (1000869c <main+0x1080>)
100085dc:	681b      	ldr	r3, [r3, #0]
100085de:	b2da      	uxtb	r2, r3
100085e0:	4b27      	ldr	r3, [pc, #156]	; (10008680 <main+0x1064>)
100085e2:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
100085e4:	4b33      	ldr	r3, [pc, #204]	; (100086b4 <main+0x1098>)
100085e6:	881b      	ldrh	r3, [r3, #0]
100085e8:	b2da      	uxtb	r2, r3
100085ea:	4b25      	ldr	r3, [pc, #148]	; (10008680 <main+0x1064>)
100085ec:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
100085ee:	4b26      	ldr	r3, [pc, #152]	; (10008688 <main+0x106c>)
100085f0:	781b      	ldrb	r3, [r3, #0]
100085f2:	1c1c      	adds	r4, r3, #0
100085f4:	4a25      	ldr	r2, [pc, #148]	; (1000868c <main+0x1070>)
100085f6:	4b22      	ldr	r3, [pc, #136]	; (10008680 <main+0x1064>)
100085f8:	1c10      	adds	r0, r2, #0
100085fa:	1c19      	adds	r1, r3, #0
100085fc:	1c22      	adds	r2, r4, #0
100085fe:	f7fb fb25 	bl	10003c4c <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008602:	e075      	b.n	100086f0 <main+0x10d4>
														 new_data[9]=tester2;
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
											        }
												    else
												    {
													new_data_HalloBack();
10008604:	f7f9 f852 	bl	100016ac <new_data_HalloBack>
														 new_data[6]='e';
10008608:	4b1d      	ldr	r3, [pc, #116]	; (10008680 <main+0x1064>)
1000860a:	2265      	movs	r2, #101	; 0x65
1000860c:	719a      	strb	r2, [r3, #6]
														 new_data[7]=7;
1000860e:	4b1c      	ldr	r3, [pc, #112]	; (10008680 <main+0x1064>)
10008610:	2207      	movs	r2, #7
10008612:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
10008614:	4b21      	ldr	r3, [pc, #132]	; (1000869c <main+0x1080>)
10008616:	681b      	ldr	r3, [r3, #0]
10008618:	b2da      	uxtb	r2, r3
1000861a:	4b19      	ldr	r3, [pc, #100]	; (10008680 <main+0x1064>)
1000861c:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
1000861e:	4b25      	ldr	r3, [pc, #148]	; (100086b4 <main+0x1098>)
10008620:	881b      	ldrh	r3, [r3, #0]
10008622:	b2da      	uxtb	r2, r3
10008624:	4b16      	ldr	r3, [pc, #88]	; (10008680 <main+0x1064>)
10008626:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008628:	4b17      	ldr	r3, [pc, #92]	; (10008688 <main+0x106c>)
1000862a:	781b      	ldrb	r3, [r3, #0]
1000862c:	1c1c      	adds	r4, r3, #0
1000862e:	4a17      	ldr	r2, [pc, #92]	; (1000868c <main+0x1070>)
10008630:	4b13      	ldr	r3, [pc, #76]	; (10008680 <main+0x1064>)
10008632:	1c10      	adds	r0, r2, #0
10008634:	1c19      	adds	r1, r3, #0
10008636:	1c22      	adds	r2, r4, #0
10008638:	f7fb fb08 	bl	10003c4c <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
1000863c:	e058      	b.n	100086f0 <main+0x10d4>
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
											      }
												    else
												  {
												  new_data_HalloBack();
1000863e:	f7f9 f835 	bl	100016ac <new_data_HalloBack>
												  new_data[6]='e';
10008642:	4b0f      	ldr	r3, [pc, #60]	; (10008680 <main+0x1064>)
10008644:	2265      	movs	r2, #101	; 0x65
10008646:	719a      	strb	r2, [r3, #6]
												  new_data[7]=8;
10008648:	4b0d      	ldr	r3, [pc, #52]	; (10008680 <main+0x1064>)
1000864a:	2208      	movs	r2, #8
1000864c:	71da      	strb	r2, [r3, #7]
												  new_data[8]=tester;
1000864e:	4b13      	ldr	r3, [pc, #76]	; (1000869c <main+0x1080>)
10008650:	681b      	ldr	r3, [r3, #0]
10008652:	b2da      	uxtb	r2, r3
10008654:	4b0a      	ldr	r3, [pc, #40]	; (10008680 <main+0x1064>)
10008656:	721a      	strb	r2, [r3, #8]
												  new_data[9]=0;
10008658:	4b09      	ldr	r3, [pc, #36]	; (10008680 <main+0x1064>)
1000865a:	2200      	movs	r2, #0
1000865c:	725a      	strb	r2, [r3, #9]
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000865e:	4b0a      	ldr	r3, [pc, #40]	; (10008688 <main+0x106c>)
10008660:	781b      	ldrb	r3, [r3, #0]
10008662:	1c1c      	adds	r4, r3, #0
10008664:	4a09      	ldr	r2, [pc, #36]	; (1000868c <main+0x1070>)
10008666:	4b06      	ldr	r3, [pc, #24]	; (10008680 <main+0x1064>)
10008668:	1c10      	adds	r0, r2, #0
1000866a:	1c19      	adds	r1, r3, #0
1000866c:	1c22      	adds	r2, r4, #0
1000866e:	f7fb faed 	bl	10003c4c <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008672:	e03d      	b.n	100086f0 <main+0x10d4>
10008674:	20000836 	.word	0x20000836
10008678:	200007ca 	.word	0x200007ca
1000867c:	20000c2e 	.word	0x20000c2e
10008680:	20000804 	.word	0x20000804
10008684:	200008a8 	.word	0x200008a8
10008688:	20000550 	.word	0x20000550
1000868c:	20000560 	.word	0x20000560
10008690:	20000824 	.word	0x20000824
10008694:	20000816 	.word	0x20000816
10008698:	20000904 	.word	0x20000904
1000869c:	20000c28 	.word	0x20000c28
100086a0:	20000890 	.word	0x20000890
100086a4:	20000830 	.word	0x20000830
100086a8:	20000848 	.word	0x20000848
100086ac:	20000844 	.word	0x20000844
100086b0:	20000860 	.word	0x20000860
100086b4:	20000c34 	.word	0x20000c34
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
												}
										        else
										        {
										         new_data_HalloBack();
100086b8:	f7f8 fff8 	bl	100016ac <new_data_HalloBack>
										         new_data[6]='e';
100086bc:	4bc5      	ldr	r3, [pc, #788]	; (100089d4 <main+0x13b8>)
100086be:	2265      	movs	r2, #101	; 0x65
100086c0:	719a      	strb	r2, [r3, #6]
										         new_data[7]=9;
100086c2:	4bc4      	ldr	r3, [pc, #784]	; (100089d4 <main+0x13b8>)
100086c4:	2209      	movs	r2, #9
100086c6:	71da      	strb	r2, [r3, #7]
										         new_data[8]=command_nr;
100086c8:	4bc3      	ldr	r3, [pc, #780]	; (100089d8 <main+0x13bc>)
100086ca:	881b      	ldrh	r3, [r3, #0]
100086cc:	b2da      	uxtb	r2, r3
100086ce:	4bc1      	ldr	r3, [pc, #772]	; (100089d4 <main+0x13b8>)
100086d0:	721a      	strb	r2, [r3, #8]
										         new_data[9]=0;
100086d2:	4bc0      	ldr	r3, [pc, #768]	; (100089d4 <main+0x13b8>)
100086d4:	2200      	movs	r2, #0
100086d6:	725a      	strb	r2, [r3, #9]
										         UART_Transmit(&UART_1, new_data,transmit_buf_size);
100086d8:	4bc0      	ldr	r3, [pc, #768]	; (100089dc <main+0x13c0>)
100086da:	781b      	ldrb	r3, [r3, #0]
100086dc:	1c1c      	adds	r4, r3, #0
100086de:	4ac0      	ldr	r2, [pc, #768]	; (100089e0 <main+0x13c4>)
100086e0:	4bbc      	ldr	r3, [pc, #752]	; (100089d4 <main+0x13b8>)
100086e2:	1c10      	adds	r0, r2, #0
100086e4:	1c19      	adds	r1, r3, #0
100086e6:	1c22      	adds	r2, r4, #0
100086e8:	f7fb fab0 	bl	10003c4c <UART_Transmit>
										         }

											break;
100086ec:	f000 fe5c 	bl	100093a8 <main+0x1d8c>
100086f0:	f000 fe5a 	bl	100093a8 <main+0x1d8c>

				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100086f4:	4bb8      	ldr	r3, [pc, #736]	; (100089d8 <main+0x13bc>)
100086f6:	881b      	ldrh	r3, [r3, #0]
100086f8:	2b66      	cmp	r3, #102	; 0x66
100086fa:	d000      	beq.n	100086fe <main+0x10e2>
100086fc:	e07a      	b.n	100087f4 <main+0x11d8>
100086fe:	4bb9      	ldr	r3, [pc, #740]	; (100089e4 <main+0x13c8>)
10008700:	881b      	ldrh	r3, [r3, #0]
10008702:	1c19      	adds	r1, r3, #0
10008704:	4bb8      	ldr	r3, [pc, #736]	; (100089e8 <main+0x13cc>)
10008706:	785b      	ldrb	r3, [r3, #1]
10008708:	021b      	lsls	r3, r3, #8
1000870a:	4ab7      	ldr	r2, [pc, #732]	; (100089e8 <main+0x13cc>)
1000870c:	7892      	ldrb	r2, [r2, #2]
1000870e:	189b      	adds	r3, r3, r2
10008710:	4299      	cmp	r1, r3
10008712:	d16f      	bne.n	100087f4 <main+0x11d8>
10008714:	4bb5      	ldr	r3, [pc, #724]	; (100089ec <main+0x13d0>)
10008716:	881b      	ldrh	r3, [r3, #0]
10008718:	1c19      	adds	r1, r3, #0
1000871a:	4bb3      	ldr	r3, [pc, #716]	; (100089e8 <main+0x13cc>)
1000871c:	78db      	ldrb	r3, [r3, #3]
1000871e:	021b      	lsls	r3, r3, #8
10008720:	4ab1      	ldr	r2, [pc, #708]	; (100089e8 <main+0x13cc>)
10008722:	7912      	ldrb	r2, [r2, #4]
10008724:	189b      	adds	r3, r3, r2
10008726:	4299      	cmp	r1, r3
10008728:	d164      	bne.n	100087f4 <main+0x11d8>
											{
												tester2=0xff;
1000872a:	4bb1      	ldr	r3, [pc, #708]	; (100089f0 <main+0x13d4>)
1000872c:	22ff      	movs	r2, #255	; 0xff
1000872e:	801a      	strh	r2, [r3, #0]
												tester = readSerNrEEprom();
10008730:	f7f9 f9ca 	bl	10001ac8 <readSerNrEEprom>
10008734:	1c03      	adds	r3, r0, #0
10008736:	1c1a      	adds	r2, r3, #0
10008738:	4bae      	ldr	r3, [pc, #696]	; (100089f4 <main+0x13d8>)
1000873a:	601a      	str	r2, [r3, #0]
											    if( tester  == 0x03 )
1000873c:	4bad      	ldr	r3, [pc, #692]	; (100089f4 <main+0x13d8>)
1000873e:	681b      	ldr	r3, [r3, #0]
10008740:	2b03      	cmp	r3, #3
10008742:	d13a      	bne.n	100087ba <main+0x119e>

											    {
												 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008744:	4ba7      	ldr	r3, [pc, #668]	; (100089e4 <main+0x13c8>)
10008746:	881b      	ldrh	r3, [r3, #0]
10008748:	0a1b      	lsrs	r3, r3, #8
1000874a:	b29b      	uxth	r3, r3
1000874c:	b2da      	uxtb	r2, r3
1000874e:	4baa      	ldr	r3, [pc, #680]	; (100089f8 <main+0x13dc>)
10008750:	701a      	strb	r2, [r3, #0]
												 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
10008752:	4ba4      	ldr	r3, [pc, #656]	; (100089e4 <main+0x13c8>)
10008754:	881b      	ldrh	r3, [r3, #0]
10008756:	b2da      	uxtb	r2, r3
10008758:	4ba7      	ldr	r3, [pc, #668]	; (100089f8 <main+0x13dc>)
1000875a:	705a      	strb	r2, [r3, #1]
												 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
1000875c:	4ba3      	ldr	r3, [pc, #652]	; (100089ec <main+0x13d0>)
1000875e:	881b      	ldrh	r3, [r3, #0]
10008760:	0a1b      	lsrs	r3, r3, #8
10008762:	b29b      	uxth	r3, r3
10008764:	b2da      	uxtb	r2, r3
10008766:	4ba4      	ldr	r3, [pc, #656]	; (100089f8 <main+0x13dc>)
10008768:	709a      	strb	r2, [r3, #2]
												 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
1000876a:	4ba0      	ldr	r3, [pc, #640]	; (100089ec <main+0x13d0>)
1000876c:	881b      	ldrh	r3, [r3, #0]
1000876e:	b2da      	uxtb	r2, r3
10008770:	4ba1      	ldr	r3, [pc, #644]	; (100089f8 <main+0x13dc>)
10008772:	70da      	strb	r2, [r3, #3]
												 tester2 = writeSernr_B1_EEprom() ;
10008774:	f7f9 fa48 	bl	10001c08 <writeSernr_B1_EEprom>
10008778:	1c03      	adds	r3, r0, #0
1000877a:	b29a      	uxth	r2, r3
1000877c:	4b9c      	ldr	r3, [pc, #624]	; (100089f0 <main+0x13d4>)
1000877e:	801a      	strh	r2, [r3, #0]
												new_data_HalloBack();
10008780:	f7f8 ff94 	bl	100016ac <new_data_HalloBack>
												new_data[6]='i';
10008784:	4b93      	ldr	r3, [pc, #588]	; (100089d4 <main+0x13b8>)
10008786:	2269      	movs	r2, #105	; 0x69
10008788:	719a      	strb	r2, [r3, #6]
												new_data[7]='n';
1000878a:	4b92      	ldr	r3, [pc, #584]	; (100089d4 <main+0x13b8>)
1000878c:	226e      	movs	r2, #110	; 0x6e
1000878e:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008790:	4b98      	ldr	r3, [pc, #608]	; (100089f4 <main+0x13d8>)
10008792:	681b      	ldr	r3, [r3, #0]
10008794:	b2da      	uxtb	r2, r3
10008796:	4b8f      	ldr	r3, [pc, #572]	; (100089d4 <main+0x13b8>)
10008798:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
1000879a:	4b95      	ldr	r3, [pc, #596]	; (100089f0 <main+0x13d4>)
1000879c:	881b      	ldrh	r3, [r3, #0]
1000879e:	b2da      	uxtb	r2, r3
100087a0:	4b8c      	ldr	r3, [pc, #560]	; (100089d4 <main+0x13b8>)
100087a2:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100087a4:	4b8d      	ldr	r3, [pc, #564]	; (100089dc <main+0x13c0>)
100087a6:	781b      	ldrb	r3, [r3, #0]
100087a8:	1c1c      	adds	r4, r3, #0
100087aa:	4a8d      	ldr	r2, [pc, #564]	; (100089e0 <main+0x13c4>)
100087ac:	4b89      	ldr	r3, [pc, #548]	; (100089d4 <main+0x13b8>)
100087ae:	1c10      	adds	r0, r2, #0
100087b0:	1c19      	adds	r1, r3, #0
100087b2:	1c22      	adds	r2, r4, #0
100087b4:	f7fb fa4a 	bl	10003c4c <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
100087b8:	e03a      	b.n	10008830 <main+0x1214>
												new_data[8]=tester;
												new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											    else {
												new_data_HalloBack();
100087ba:	f7f8 ff77 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='e';
100087be:	4b85      	ldr	r3, [pc, #532]	; (100089d4 <main+0x13b8>)
100087c0:	2265      	movs	r2, #101	; 0x65
100087c2:	719a      	strb	r2, [r3, #6]
												 new_data[7]=17;
100087c4:	4b83      	ldr	r3, [pc, #524]	; (100089d4 <main+0x13b8>)
100087c6:	2211      	movs	r2, #17
100087c8:	71da      	strb	r2, [r3, #7]
												 new_data[8]=tester;
100087ca:	4b8a      	ldr	r3, [pc, #552]	; (100089f4 <main+0x13d8>)
100087cc:	681b      	ldr	r3, [r3, #0]
100087ce:	b2da      	uxtb	r2, r3
100087d0:	4b80      	ldr	r3, [pc, #512]	; (100089d4 <main+0x13b8>)
100087d2:	721a      	strb	r2, [r3, #8]
												 new_data[9]=tester2;
100087d4:	4b86      	ldr	r3, [pc, #536]	; (100089f0 <main+0x13d4>)
100087d6:	881b      	ldrh	r3, [r3, #0]
100087d8:	b2da      	uxtb	r2, r3
100087da:	4b7e      	ldr	r3, [pc, #504]	; (100089d4 <main+0x13b8>)
100087dc:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100087de:	4b7f      	ldr	r3, [pc, #508]	; (100089dc <main+0x13c0>)
100087e0:	781b      	ldrb	r3, [r3, #0]
100087e2:	1c1c      	adds	r4, r3, #0
100087e4:	4a7e      	ldr	r2, [pc, #504]	; (100089e0 <main+0x13c4>)
100087e6:	4b7b      	ldr	r3, [pc, #492]	; (100089d4 <main+0x13b8>)
100087e8:	1c10      	adds	r0, r2, #0
100087ea:	1c19      	adds	r1, r3, #0
100087ec:	1c22      	adds	r2, r4, #0
100087ee:	f7fb fa2d 	bl	10003c4c <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
100087f2:	e01d      	b.n	10008830 <main+0x1214>
												 new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											}
											 else {
											new_data_HalloBack();
100087f4:	f7f8 ff5a 	bl	100016ac <new_data_HalloBack>
											new_data[6]='e';
100087f8:	4b76      	ldr	r3, [pc, #472]	; (100089d4 <main+0x13b8>)
100087fa:	2265      	movs	r2, #101	; 0x65
100087fc:	719a      	strb	r2, [r3, #6]
											new_data[7]=18;
100087fe:	4b75      	ldr	r3, [pc, #468]	; (100089d4 <main+0x13b8>)
10008800:	2212      	movs	r2, #18
10008802:	71da      	strb	r2, [r3, #7]
											new_data[8]=tester;
10008804:	4b7b      	ldr	r3, [pc, #492]	; (100089f4 <main+0x13d8>)
10008806:	681b      	ldr	r3, [r3, #0]
10008808:	b2da      	uxtb	r2, r3
1000880a:	4b72      	ldr	r3, [pc, #456]	; (100089d4 <main+0x13b8>)
1000880c:	721a      	strb	r2, [r3, #8]
											new_data[9]=tester2;
1000880e:	4b78      	ldr	r3, [pc, #480]	; (100089f0 <main+0x13d4>)
10008810:	881b      	ldrh	r3, [r3, #0]
10008812:	b2da      	uxtb	r2, r3
10008814:	4b6f      	ldr	r3, [pc, #444]	; (100089d4 <main+0x13b8>)
10008816:	725a      	strb	r2, [r3, #9]
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008818:	4b70      	ldr	r3, [pc, #448]	; (100089dc <main+0x13c0>)
1000881a:	781b      	ldrb	r3, [r3, #0]
1000881c:	1c1c      	adds	r4, r3, #0
1000881e:	4a70      	ldr	r2, [pc, #448]	; (100089e0 <main+0x13c4>)
10008820:	4b6c      	ldr	r3, [pc, #432]	; (100089d4 <main+0x13b8>)
10008822:	1c10      	adds	r0, r2, #0
10008824:	1c19      	adds	r1, r3, #0
10008826:	1c22      	adds	r2, r4, #0
10008828:	f7fb fa10 	bl	10003c4c <UART_Transmit>
											 }
											break;
1000882c:	f000 fdbc 	bl	100093a8 <main+0x1d8c>
10008830:	f000 fdba 	bl	100093a8 <main+0x1d8c>
				case command_neuakt_lightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008834:	4b6b      	ldr	r3, [pc, #428]	; (100089e4 <main+0x13c8>)
10008836:	881b      	ldrh	r3, [r3, #0]
10008838:	1c19      	adds	r1, r3, #0
1000883a:	4b6b      	ldr	r3, [pc, #428]	; (100089e8 <main+0x13cc>)
1000883c:	785b      	ldrb	r3, [r3, #1]
1000883e:	021b      	lsls	r3, r3, #8
10008840:	4a69      	ldr	r2, [pc, #420]	; (100089e8 <main+0x13cc>)
10008842:	7892      	ldrb	r2, [r2, #2]
10008844:	189b      	adds	r3, r3, r2
10008846:	4299      	cmp	r1, r3
10008848:	d000      	beq.n	1000884c <main+0x1230>
1000884a:	e0a5      	b.n	10008998 <main+0x137c>
1000884c:	4b67      	ldr	r3, [pc, #412]	; (100089ec <main+0x13d0>)
1000884e:	881b      	ldrh	r3, [r3, #0]
10008850:	1c19      	adds	r1, r3, #0
10008852:	4b65      	ldr	r3, [pc, #404]	; (100089e8 <main+0x13cc>)
10008854:	78db      	ldrb	r3, [r3, #3]
10008856:	021b      	lsls	r3, r3, #8
10008858:	4a63      	ldr	r2, [pc, #396]	; (100089e8 <main+0x13cc>)
1000885a:	7912      	ldrb	r2, [r2, #4]
1000885c:	189b      	adds	r3, r3, r2
1000885e:	4299      	cmp	r1, r3
10008860:	d000      	beq.n	10008864 <main+0x1248>
10008862:	e099      	b.n	10008998 <main+0x137c>
												{
													    ReadBuffer2[0]=Dimm_Gamma;
10008864:	4b65      	ldr	r3, [pc, #404]	; (100089fc <main+0x13e0>)
10008866:	781a      	ldrb	r2, [r3, #0]
10008868:	4b65      	ldr	r3, [pc, #404]	; (10008a00 <main+0x13e4>)
1000886a:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=Dimm_Stufen;
1000886c:	4b65      	ldr	r3, [pc, #404]	; (10008a04 <main+0x13e8>)
1000886e:	781a      	ldrb	r2, [r3, #0]
10008870:	4b63      	ldr	r3, [pc, #396]	; (10008a00 <main+0x13e4>)
10008872:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Dimm_StufenGR;
10008874:	4b64      	ldr	r3, [pc, #400]	; (10008a08 <main+0x13ec>)
10008876:	781a      	ldrb	r2, [r3, #0]
10008878:	4b61      	ldr	r3, [pc, #388]	; (10008a00 <main+0x13e4>)
1000887a:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Dimm_Valu;
1000887c:	4b63      	ldr	r3, [pc, #396]	; (10008a0c <main+0x13f0>)
1000887e:	781a      	ldrb	r2, [r3, #0]
10008880:	4b5f      	ldr	r3, [pc, #380]	; (10008a00 <main+0x13e4>)
10008882:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = Smooth_Value / 0x100;
10008884:	4b62      	ldr	r3, [pc, #392]	; (10008a10 <main+0x13f4>)
10008886:	881b      	ldrh	r3, [r3, #0]
10008888:	0a1b      	lsrs	r3, r3, #8
1000888a:	b29b      	uxth	r3, r3
1000888c:	b2da      	uxtb	r2, r3
1000888e:	4b5c      	ldr	r3, [pc, #368]	; (10008a00 <main+0x13e4>)
10008890:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = Smooth_Value & 0xff;
10008892:	4b5f      	ldr	r3, [pc, #380]	; (10008a10 <main+0x13f4>)
10008894:	881b      	ldrh	r3, [r3, #0]
10008896:	b2da      	uxtb	r2, r3
10008898:	4b59      	ldr	r3, [pc, #356]	; (10008a00 <main+0x13e4>)
1000889a:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = linearwalk_gen /0x100;
1000889c:	4b5d      	ldr	r3, [pc, #372]	; (10008a14 <main+0x13f8>)
1000889e:	881b      	ldrh	r3, [r3, #0]
100088a0:	0a1b      	lsrs	r3, r3, #8
100088a2:	b29b      	uxth	r3, r3
100088a4:	b2da      	uxtb	r2, r3
100088a6:	4b56      	ldr	r3, [pc, #344]	; (10008a00 <main+0x13e4>)
100088a8:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = linearwalk_gen & 0xff;
100088aa:	4b5a      	ldr	r3, [pc, #360]	; (10008a14 <main+0x13f8>)
100088ac:	881b      	ldrh	r3, [r3, #0]
100088ae:	b2da      	uxtb	r2, r3
100088b0:	4b53      	ldr	r3, [pc, #332]	; (10008a00 <main+0x13e4>)
100088b2:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = Farbe_wwcw_Quot_gen / 0x100;
100088b4:	4b58      	ldr	r3, [pc, #352]	; (10008a18 <main+0x13fc>)
100088b6:	881b      	ldrh	r3, [r3, #0]
100088b8:	0a1b      	lsrs	r3, r3, #8
100088ba:	b29b      	uxth	r3, r3
100088bc:	b2da      	uxtb	r2, r3
100088be:	4b50      	ldr	r3, [pc, #320]	; (10008a00 <main+0x13e4>)
100088c0:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = Farbe_wwcw_Quot_gen & 0xff;
100088c2:	4b55      	ldr	r3, [pc, #340]	; (10008a18 <main+0x13fc>)
100088c4:	881b      	ldrh	r3, [r3, #0]
100088c6:	b2da      	uxtb	r2, r3
100088c8:	4b4d      	ldr	r3, [pc, #308]	; (10008a00 <main+0x13e4>)
100088ca:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = Reserve_1 /0x100;
100088cc:	4b53      	ldr	r3, [pc, #332]	; (10008a1c <main+0x1400>)
100088ce:	881b      	ldrh	r3, [r3, #0]
100088d0:	0a1b      	lsrs	r3, r3, #8
100088d2:	b29b      	uxth	r3, r3
100088d4:	b2da      	uxtb	r2, r3
100088d6:	4b4a      	ldr	r3, [pc, #296]	; (10008a00 <main+0x13e4>)
100088d8:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = Reserve_1 & 0xff;
100088da:	4b50      	ldr	r3, [pc, #320]	; (10008a1c <main+0x1400>)
100088dc:	881b      	ldrh	r3, [r3, #0]
100088de:	b2da      	uxtb	r2, r3
100088e0:	4b47      	ldr	r3, [pc, #284]	; (10008a00 <main+0x13e4>)
100088e2:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
100088e4:	4b4e      	ldr	r3, [pc, #312]	; (10008a20 <main+0x1404>)
100088e6:	881b      	ldrh	r3, [r3, #0]
100088e8:	0a1b      	lsrs	r3, r3, #8
100088ea:	b29b      	uxth	r3, r3
100088ec:	b2da      	uxtb	r2, r3
100088ee:	4b44      	ldr	r3, [pc, #272]	; (10008a00 <main+0x13e4>)
100088f0:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
100088f2:	4b4b      	ldr	r3, [pc, #300]	; (10008a20 <main+0x1404>)
100088f4:	881b      	ldrh	r3, [r3, #0]
100088f6:	b2da      	uxtb	r2, r3
100088f8:	4b41      	ldr	r3, [pc, #260]	; (10008a00 <main+0x13e4>)
100088fa:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
100088fc:	4b49      	ldr	r3, [pc, #292]	; (10008a24 <main+0x1408>)
100088fe:	881b      	ldrh	r3, [r3, #0]
10008900:	0a1b      	lsrs	r3, r3, #8
10008902:	b29b      	uxth	r3, r3
10008904:	b2da      	uxtb	r2, r3
10008906:	4b3e      	ldr	r3, [pc, #248]	; (10008a00 <main+0x13e4>)
10008908:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;
1000890a:	4b46      	ldr	r3, [pc, #280]	; (10008a24 <main+0x1408>)
1000890c:	881b      	ldrh	r3, [r3, #0]
1000890e:	b2da      	uxtb	r2, r3
10008910:	4b3b      	ldr	r3, [pc, #236]	; (10008a00 <main+0x13e4>)
10008912:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008914:	4b44      	ldr	r3, [pc, #272]	; (10008a28 <main+0x140c>)
10008916:	881a      	ldrh	r2, [r3, #0]
10008918:	23ba      	movs	r3, #186	; 0xba
1000891a:	011b      	lsls	r3, r3, #4
1000891c:	429a      	cmp	r2, r3
1000891e:	d920      	bls.n	10008962 <main+0x1346>
												   {
											        tester2 = writeakt_light_data_B4_EEprom();
10008920:	f7f9 fa14 	bl	10001d4c <writeakt_light_data_B4_EEprom>
10008924:	1c03      	adds	r3, r0, #0
10008926:	b29a      	uxth	r2, r3
10008928:	4b31      	ldr	r3, [pc, #196]	; (100089f0 <main+0x13d4>)
1000892a:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
1000892c:	f7f8 febe 	bl	100016ac <new_data_HalloBack>
													new_data[6]='i';
10008930:	4b28      	ldr	r3, [pc, #160]	; (100089d4 <main+0x13b8>)
10008932:	2269      	movs	r2, #105	; 0x69
10008934:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
10008936:	4b27      	ldr	r3, [pc, #156]	; (100089d4 <main+0x13b8>)
10008938:	226e      	movs	r2, #110	; 0x6e
1000893a:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
1000893c:	4b25      	ldr	r3, [pc, #148]	; (100089d4 <main+0x13b8>)
1000893e:	2200      	movs	r2, #0
10008940:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008942:	4b2b      	ldr	r3, [pc, #172]	; (100089f0 <main+0x13d4>)
10008944:	881b      	ldrh	r3, [r3, #0]
10008946:	b2da      	uxtb	r2, r3
10008948:	4b22      	ldr	r3, [pc, #136]	; (100089d4 <main+0x13b8>)
1000894a:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000894c:	4b23      	ldr	r3, [pc, #140]	; (100089dc <main+0x13c0>)
1000894e:	781b      	ldrb	r3, [r3, #0]
10008950:	1c1c      	adds	r4, r3, #0
10008952:	4a23      	ldr	r2, [pc, #140]	; (100089e0 <main+0x13c4>)
10008954:	4b1f      	ldr	r3, [pc, #124]	; (100089d4 <main+0x13b8>)
10008956:	1c10      	adds	r0, r2, #0
10008958:	1c19      	adds	r1, r3, #0
1000895a:	1c22      	adds	r2, r4, #0
1000895c:	f7fb f976 	bl	10003c4c <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008960:	e036      	b.n	100089d0 <main+0x13b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
10008962:	f7f8 fea3 	bl	100016ac <new_data_HalloBack>
													 new_data[6]='e';
10008966:	4b1b      	ldr	r3, [pc, #108]	; (100089d4 <main+0x13b8>)
10008968:	2265      	movs	r2, #101	; 0x65
1000896a:	719a      	strb	r2, [r3, #6]
													 new_data[7]=75;
1000896c:	4b19      	ldr	r3, [pc, #100]	; (100089d4 <main+0x13b8>)
1000896e:	224b      	movs	r2, #75	; 0x4b
10008970:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
10008972:	4b18      	ldr	r3, [pc, #96]	; (100089d4 <main+0x13b8>)
10008974:	2200      	movs	r2, #0
10008976:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008978:	4b1d      	ldr	r3, [pc, #116]	; (100089f0 <main+0x13d4>)
1000897a:	881b      	ldrh	r3, [r3, #0]
1000897c:	b2da      	uxtb	r2, r3
1000897e:	4b15      	ldr	r3, [pc, #84]	; (100089d4 <main+0x13b8>)
10008980:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008982:	4b16      	ldr	r3, [pc, #88]	; (100089dc <main+0x13c0>)
10008984:	781b      	ldrb	r3, [r3, #0]
10008986:	1c1c      	adds	r4, r3, #0
10008988:	4a15      	ldr	r2, [pc, #84]	; (100089e0 <main+0x13c4>)
1000898a:	4b12      	ldr	r3, [pc, #72]	; (100089d4 <main+0x13b8>)
1000898c:	1c10      	adds	r0, r2, #0
1000898e:	1c19      	adds	r1, r3, #0
10008990:	1c22      	adds	r2, r4, #0
10008992:	f7fb f95b 	bl	10003c4c <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008996:	e01b      	b.n	100089d0 <main+0x13b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
10008998:	f7f8 fe88 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
1000899c:	4b0d      	ldr	r3, [pc, #52]	; (100089d4 <main+0x13b8>)
1000899e:	2265      	movs	r2, #101	; 0x65
100089a0:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
100089a2:	4b0c      	ldr	r3, [pc, #48]	; (100089d4 <main+0x13b8>)
100089a4:	221c      	movs	r2, #28
100089a6:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
100089a8:	4b0a      	ldr	r3, [pc, #40]	; (100089d4 <main+0x13b8>)
100089aa:	2200      	movs	r2, #0
100089ac:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
100089ae:	4b10      	ldr	r3, [pc, #64]	; (100089f0 <main+0x13d4>)
100089b0:	881b      	ldrh	r3, [r3, #0]
100089b2:	b2da      	uxtb	r2, r3
100089b4:	4b07      	ldr	r3, [pc, #28]	; (100089d4 <main+0x13b8>)
100089b6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100089b8:	4b08      	ldr	r3, [pc, #32]	; (100089dc <main+0x13c0>)
100089ba:	781b      	ldrb	r3, [r3, #0]
100089bc:	1c1c      	adds	r4, r3, #0
100089be:	4a08      	ldr	r2, [pc, #32]	; (100089e0 <main+0x13c4>)
100089c0:	4b04      	ldr	r3, [pc, #16]	; (100089d4 <main+0x13b8>)
100089c2:	1c10      	adds	r0, r2, #0
100089c4:	1c19      	adds	r1, r3, #0
100089c6:	1c22      	adds	r2, r4, #0
100089c8:	f7fb f940 	bl	10003c4c <UART_Transmit>
												 }
												break;
100089cc:	f000 fcec 	bl	100093a8 <main+0x1d8c>
100089d0:	f000 fcea 	bl	100093a8 <main+0x1d8c>
100089d4:	20000804 	.word	0x20000804
100089d8:	20000c2e 	.word	0x20000c2e
100089dc:	20000550 	.word	0x20000550
100089e0:	20000560 	.word	0x20000560
100089e4:	20000830 	.word	0x20000830
100089e8:	20000824 	.word	0x20000824
100089ec:	200008a8 	.word	0x200008a8
100089f0:	20000c34 	.word	0x20000c34
100089f4:	20000c28 	.word	0x20000c28
100089f8:	20000890 	.word	0x20000890
100089fc:	20000862 	.word	0x20000862
10008a00:	20000848 	.word	0x20000848
10008a04:	20000840 	.word	0x20000840
10008a08:	2000088a 	.word	0x2000088a
10008a0c:	20000814 	.word	0x20000814
10008a10:	200008aa 	.word	0x200008aa
10008a14:	2000054a 	.word	0x2000054a
10008a18:	200008a0 	.word	0x200008a0
10008a1c:	200008b8 	.word	0x200008b8
10008a20:	20000838 	.word	0x20000838
10008a24:	2000088c 	.word	0x2000088c
10008a28:	200007fe 	.word	0x200007fe
				case command_neuofflightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008a2c:	4bd2      	ldr	r3, [pc, #840]	; (10008d78 <main+0x175c>)
10008a2e:	881b      	ldrh	r3, [r3, #0]
10008a30:	1c19      	adds	r1, r3, #0
10008a32:	4bd2      	ldr	r3, [pc, #840]	; (10008d7c <main+0x1760>)
10008a34:	785b      	ldrb	r3, [r3, #1]
10008a36:	021b      	lsls	r3, r3, #8
10008a38:	4ad0      	ldr	r2, [pc, #832]	; (10008d7c <main+0x1760>)
10008a3a:	7892      	ldrb	r2, [r2, #2]
10008a3c:	189b      	adds	r3, r3, r2
10008a3e:	4299      	cmp	r1, r3
10008a40:	d000      	beq.n	10008a44 <main+0x1428>
10008a42:	e0a9      	b.n	10008b98 <main+0x157c>
10008a44:	4bce      	ldr	r3, [pc, #824]	; (10008d80 <main+0x1764>)
10008a46:	881b      	ldrh	r3, [r3, #0]
10008a48:	1c19      	adds	r1, r3, #0
10008a4a:	4bcc      	ldr	r3, [pc, #816]	; (10008d7c <main+0x1760>)
10008a4c:	78db      	ldrb	r3, [r3, #3]
10008a4e:	021b      	lsls	r3, r3, #8
10008a50:	4aca      	ldr	r2, [pc, #808]	; (10008d7c <main+0x1760>)
10008a52:	7912      	ldrb	r2, [r2, #4]
10008a54:	189b      	adds	r3, r3, r2
10008a56:	4299      	cmp	r1, r3
10008a58:	d000      	beq.n	10008a5c <main+0x1440>
10008a5a:	e09d      	b.n	10008b98 <main+0x157c>
												{
													    ReadBuffer2[0]=RegOnOff;
10008a5c:	4bc9      	ldr	r3, [pc, #804]	; (10008d84 <main+0x1768>)
10008a5e:	781a      	ldrb	r2, [r3, #0]
10008a60:	4bc9      	ldr	r3, [pc, #804]	; (10008d88 <main+0x176c>)
10008a62:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
10008a64:	4bc9      	ldr	r3, [pc, #804]	; (10008d8c <main+0x1770>)
10008a66:	781a      	ldrb	r2, [r3, #0]
10008a68:	4bc7      	ldr	r3, [pc, #796]	; (10008d88 <main+0x176c>)
10008a6a:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
10008a6c:	4bc8      	ldr	r3, [pc, #800]	; (10008d90 <main+0x1774>)
10008a6e:	881b      	ldrh	r3, [r3, #0]
10008a70:	0a1b      	lsrs	r3, r3, #8
10008a72:	b29b      	uxth	r3, r3
10008a74:	b2da      	uxtb	r2, r3
10008a76:	4bc4      	ldr	r3, [pc, #784]	; (10008d88 <main+0x176c>)
10008a78:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
10008a7a:	4bc5      	ldr	r3, [pc, #788]	; (10008d90 <main+0x1774>)
10008a7c:	881b      	ldrh	r3, [r3, #0]
10008a7e:	b2da      	uxtb	r2, r3
10008a80:	4bc1      	ldr	r3, [pc, #772]	; (10008d88 <main+0x176c>)
10008a82:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
10008a84:	4bc3      	ldr	r3, [pc, #780]	; (10008d94 <main+0x1778>)
10008a86:	881b      	ldrh	r3, [r3, #0]
10008a88:	0a1b      	lsrs	r3, r3, #8
10008a8a:	b29b      	uxth	r3, r3
10008a8c:	b2da      	uxtb	r2, r3
10008a8e:	4bbe      	ldr	r3, [pc, #760]	; (10008d88 <main+0x176c>)
10008a90:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
10008a92:	4bc0      	ldr	r3, [pc, #768]	; (10008d94 <main+0x1778>)
10008a94:	881b      	ldrh	r3, [r3, #0]
10008a96:	b2da      	uxtb	r2, r3
10008a98:	4bbb      	ldr	r3, [pc, #748]	; (10008d88 <main+0x176c>)
10008a9a:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10008a9c:	4bbe      	ldr	r3, [pc, #760]	; (10008d98 <main+0x177c>)
10008a9e:	881b      	ldrh	r3, [r3, #0]
10008aa0:	0a1b      	lsrs	r3, r3, #8
10008aa2:	b29b      	uxth	r3, r3
10008aa4:	b2da      	uxtb	r2, r3
10008aa6:	4bb8      	ldr	r3, [pc, #736]	; (10008d88 <main+0x176c>)
10008aa8:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Cw & 0xff;
10008aaa:	4bbb      	ldr	r3, [pc, #748]	; (10008d98 <main+0x177c>)
10008aac:	881b      	ldrh	r3, [r3, #0]
10008aae:	b2da      	uxtb	r2, r3
10008ab0:	4bb5      	ldr	r3, [pc, #724]	; (10008d88 <main+0x176c>)
10008ab2:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww / 0x100;
10008ab4:	4bb9      	ldr	r3, [pc, #740]	; (10008d9c <main+0x1780>)
10008ab6:	881b      	ldrh	r3, [r3, #0]
10008ab8:	0a1b      	lsrs	r3, r3, #8
10008aba:	b29b      	uxth	r3, r3
10008abc:	b2da      	uxtb	r2, r3
10008abe:	4bb2      	ldr	r3, [pc, #712]	; (10008d88 <main+0x176c>)
10008ac0:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10008ac2:	4bb6      	ldr	r3, [pc, #728]	; (10008d9c <main+0x1780>)
10008ac4:	881b      	ldrh	r3, [r3, #0]
10008ac6:	b2da      	uxtb	r2, r3
10008ac8:	4baf      	ldr	r3, [pc, #700]	; (10008d88 <main+0x176c>)
10008aca:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw / 0x100;
10008acc:	4bb4      	ldr	r3, [pc, #720]	; (10008da0 <main+0x1784>)
10008ace:	881b      	ldrh	r3, [r3, #0]
10008ad0:	0a1b      	lsrs	r3, r3, #8
10008ad2:	b29b      	uxth	r3, r3
10008ad4:	b2da      	uxtb	r2, r3
10008ad6:	4bac      	ldr	r3, [pc, #688]	; (10008d88 <main+0x176c>)
10008ad8:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
10008ada:	4bb1      	ldr	r3, [pc, #708]	; (10008da0 <main+0x1784>)
10008adc:	881b      	ldrh	r3, [r3, #0]
10008ade:	b2da      	uxtb	r2, r3
10008ae0:	4ba9      	ldr	r3, [pc, #676]	; (10008d88 <main+0x176c>)
10008ae2:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10008ae4:	4baf      	ldr	r3, [pc, #700]	; (10008da4 <main+0x1788>)
10008ae6:	881b      	ldrh	r3, [r3, #0]
10008ae8:	0a1b      	lsrs	r3, r3, #8
10008aea:	b29b      	uxth	r3, r3
10008aec:	b2da      	uxtb	r2, r3
10008aee:	4ba6      	ldr	r3, [pc, #664]	; (10008d88 <main+0x176c>)
10008af0:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10008af2:	4bac      	ldr	r3, [pc, #688]	; (10008da4 <main+0x1788>)
10008af4:	881b      	ldrh	r3, [r3, #0]
10008af6:	b2da      	uxtb	r2, r3
10008af8:	4ba3      	ldr	r3, [pc, #652]	; (10008d88 <main+0x176c>)
10008afa:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
10008afc:	4baa      	ldr	r3, [pc, #680]	; (10008da8 <main+0x178c>)
10008afe:	881b      	ldrh	r3, [r3, #0]
10008b00:	0a1b      	lsrs	r3, r3, #8
10008b02:	b29b      	uxth	r3, r3
10008b04:	b2da      	uxtb	r2, r3
10008b06:	4ba0      	ldr	r3, [pc, #640]	; (10008d88 <main+0x176c>)
10008b08:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10008b0a:	4ba7      	ldr	r3, [pc, #668]	; (10008da8 <main+0x178c>)
10008b0c:	881b      	ldrh	r3, [r3, #0]
10008b0e:	b2da      	uxtb	r2, r3
10008b10:	4b9d      	ldr	r3, [pc, #628]	; (10008d88 <main+0x176c>)
10008b12:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b14:	4ba5      	ldr	r3, [pc, #660]	; (10008dac <main+0x1790>)
10008b16:	881a      	ldrh	r2, [r3, #0]
10008b18:	23ba      	movs	r3, #186	; 0xba
10008b1a:	011b      	lsls	r3, r3, #4
10008b1c:	429a      	cmp	r2, r3
10008b1e:	d920      	bls.n	10008b62 <main+0x1546>
												   {
											        tester2 = writeOff_light_B5_EEprom();
10008b20:	f7f9 f94a 	bl	10001db8 <writeOff_light_B5_EEprom>
10008b24:	1c03      	adds	r3, r0, #0
10008b26:	b29a      	uxth	r2, r3
10008b28:	4ba1      	ldr	r3, [pc, #644]	; (10008db0 <main+0x1794>)
10008b2a:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008b2c:	f7f8 fdbe 	bl	100016ac <new_data_HalloBack>
													new_data[6]='i';
10008b30:	4ba0      	ldr	r3, [pc, #640]	; (10008db4 <main+0x1798>)
10008b32:	2269      	movs	r2, #105	; 0x69
10008b34:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
10008b36:	4b9f      	ldr	r3, [pc, #636]	; (10008db4 <main+0x1798>)
10008b38:	226e      	movs	r2, #110	; 0x6e
10008b3a:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008b3c:	4b9d      	ldr	r3, [pc, #628]	; (10008db4 <main+0x1798>)
10008b3e:	2200      	movs	r2, #0
10008b40:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008b42:	4b9b      	ldr	r3, [pc, #620]	; (10008db0 <main+0x1794>)
10008b44:	881b      	ldrh	r3, [r3, #0]
10008b46:	b2da      	uxtb	r2, r3
10008b48:	4b9a      	ldr	r3, [pc, #616]	; (10008db4 <main+0x1798>)
10008b4a:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008b4c:	4b9a      	ldr	r3, [pc, #616]	; (10008db8 <main+0x179c>)
10008b4e:	781b      	ldrb	r3, [r3, #0]
10008b50:	1c1c      	adds	r4, r3, #0
10008b52:	4a9a      	ldr	r2, [pc, #616]	; (10008dbc <main+0x17a0>)
10008b54:	4b97      	ldr	r3, [pc, #604]	; (10008db4 <main+0x1798>)
10008b56:	1c10      	adds	r0, r2, #0
10008b58:	1c19      	adds	r1, r3, #0
10008b5a:	1c22      	adds	r2, r4, #0
10008b5c:	f7fb f876 	bl	10003c4c <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b60:	e036      	b.n	10008bd0 <main+0x15b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
10008b62:	f7f8 fda3 	bl	100016ac <new_data_HalloBack>
													 new_data[6]='e';
10008b66:	4b93      	ldr	r3, [pc, #588]	; (10008db4 <main+0x1798>)
10008b68:	2265      	movs	r2, #101	; 0x65
10008b6a:	719a      	strb	r2, [r3, #6]
													 new_data[7]=27;
10008b6c:	4b91      	ldr	r3, [pc, #580]	; (10008db4 <main+0x1798>)
10008b6e:	221b      	movs	r2, #27
10008b70:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
10008b72:	4b90      	ldr	r3, [pc, #576]	; (10008db4 <main+0x1798>)
10008b74:	2200      	movs	r2, #0
10008b76:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008b78:	4b8d      	ldr	r3, [pc, #564]	; (10008db0 <main+0x1794>)
10008b7a:	881b      	ldrh	r3, [r3, #0]
10008b7c:	b2da      	uxtb	r2, r3
10008b7e:	4b8d      	ldr	r3, [pc, #564]	; (10008db4 <main+0x1798>)
10008b80:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008b82:	4b8d      	ldr	r3, [pc, #564]	; (10008db8 <main+0x179c>)
10008b84:	781b      	ldrb	r3, [r3, #0]
10008b86:	1c1c      	adds	r4, r3, #0
10008b88:	4a8c      	ldr	r2, [pc, #560]	; (10008dbc <main+0x17a0>)
10008b8a:	4b8a      	ldr	r3, [pc, #552]	; (10008db4 <main+0x1798>)
10008b8c:	1c10      	adds	r0, r2, #0
10008b8e:	1c19      	adds	r1, r3, #0
10008b90:	1c22      	adds	r2, r4, #0
10008b92:	f7fb f85b 	bl	10003c4c <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b96:	e01b      	b.n	10008bd0 <main+0x15b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
10008b98:	f7f8 fd88 	bl	100016ac <new_data_HalloBack>
												new_data[6]='e';
10008b9c:	4b85      	ldr	r3, [pc, #532]	; (10008db4 <main+0x1798>)
10008b9e:	2265      	movs	r2, #101	; 0x65
10008ba0:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
10008ba2:	4b84      	ldr	r3, [pc, #528]	; (10008db4 <main+0x1798>)
10008ba4:	221c      	movs	r2, #28
10008ba6:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
10008ba8:	4b82      	ldr	r3, [pc, #520]	; (10008db4 <main+0x1798>)
10008baa:	2200      	movs	r2, #0
10008bac:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008bae:	4b80      	ldr	r3, [pc, #512]	; (10008db0 <main+0x1794>)
10008bb0:	881b      	ldrh	r3, [r3, #0]
10008bb2:	b2da      	uxtb	r2, r3
10008bb4:	4b7f      	ldr	r3, [pc, #508]	; (10008db4 <main+0x1798>)
10008bb6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008bb8:	4b7f      	ldr	r3, [pc, #508]	; (10008db8 <main+0x179c>)
10008bba:	781b      	ldrb	r3, [r3, #0]
10008bbc:	1c1c      	adds	r4, r3, #0
10008bbe:	4a7f      	ldr	r2, [pc, #508]	; (10008dbc <main+0x17a0>)
10008bc0:	4b7c      	ldr	r3, [pc, #496]	; (10008db4 <main+0x1798>)
10008bc2:	1c10      	adds	r0, r2, #0
10008bc4:	1c19      	adds	r1, r3, #0
10008bc6:	1c22      	adds	r2, r4, #0
10008bc8:	f7fb f840 	bl	10003c4c <UART_Transmit>
												 }
												break;
10008bcc:	f000 fbec 	bl	100093a8 <main+0x1d8c>
10008bd0:	f000 fbea 	bl	100093a8 <main+0x1d8c>


				case command_neuNodeConResi:
												if (command_nr == 0x30 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008bd4:	4b7a      	ldr	r3, [pc, #488]	; (10008dc0 <main+0x17a4>)
10008bd6:	881b      	ldrh	r3, [r3, #0]
10008bd8:	2b30      	cmp	r3, #48	; 0x30
10008bda:	d141      	bne.n	10008c60 <main+0x1644>
10008bdc:	4b66      	ldr	r3, [pc, #408]	; (10008d78 <main+0x175c>)
10008bde:	881b      	ldrh	r3, [r3, #0]
10008be0:	1c19      	adds	r1, r3, #0
10008be2:	4b66      	ldr	r3, [pc, #408]	; (10008d7c <main+0x1760>)
10008be4:	785b      	ldrb	r3, [r3, #1]
10008be6:	021b      	lsls	r3, r3, #8
10008be8:	4a64      	ldr	r2, [pc, #400]	; (10008d7c <main+0x1760>)
10008bea:	7892      	ldrb	r2, [r2, #2]
10008bec:	189b      	adds	r3, r3, r2
10008bee:	4299      	cmp	r1, r3
10008bf0:	d136      	bne.n	10008c60 <main+0x1644>
10008bf2:	4b63      	ldr	r3, [pc, #396]	; (10008d80 <main+0x1764>)
10008bf4:	881b      	ldrh	r3, [r3, #0]
10008bf6:	1c19      	adds	r1, r3, #0
10008bf8:	4b60      	ldr	r3, [pc, #384]	; (10008d7c <main+0x1760>)
10008bfa:	78db      	ldrb	r3, [r3, #3]
10008bfc:	021b      	lsls	r3, r3, #8
10008bfe:	4a5f      	ldr	r2, [pc, #380]	; (10008d7c <main+0x1760>)
10008c00:	7912      	ldrb	r2, [r2, #4]
10008c02:	189b      	adds	r3, r3, r2
10008c04:	4299      	cmp	r1, r3
10008c06:	d12b      	bne.n	10008c60 <main+0x1644>
				                                { command_nr = command_nr + 0x17;
10008c08:	4b6d      	ldr	r3, [pc, #436]	; (10008dc0 <main+0x17a4>)
10008c0a:	881b      	ldrh	r3, [r3, #0]
10008c0c:	3317      	adds	r3, #23
10008c0e:	b29a      	uxth	r2, r3
10008c10:	4b6b      	ldr	r3, [pc, #428]	; (10008dc0 <main+0x17a4>)
10008c12:	801a      	strh	r2, [r3, #0]
				                                node_id = node_id_neu;
10008c14:	4b6b      	ldr	r3, [pc, #428]	; (10008dc4 <main+0x17a8>)
10008c16:	781a      	ldrb	r2, [r3, #0]
10008c18:	4b6b      	ldr	r3, [pc, #428]	; (10008dc8 <main+0x17ac>)
10008c1a:	701a      	strb	r2, [r3, #0]

												new_data_HalloBack();
10008c1c:	f7f8 fd46 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='i';
10008c20:	4b64      	ldr	r3, [pc, #400]	; (10008db4 <main+0x1798>)
10008c22:	2269      	movs	r2, #105	; 0x69
10008c24:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c26:	4b66      	ldr	r3, [pc, #408]	; (10008dc0 <main+0x17a4>)
10008c28:	881b      	ldrh	r3, [r3, #0]
10008c2a:	b2da      	uxtb	r2, r3
10008c2c:	4b61      	ldr	r3, [pc, #388]	; (10008db4 <main+0x1798>)
10008c2e:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c30:	4b53      	ldr	r3, [pc, #332]	; (10008d80 <main+0x1764>)
10008c32:	881b      	ldrh	r3, [r3, #0]
10008c34:	0a1b      	lsrs	r3, r3, #8
10008c36:	b29b      	uxth	r3, r3
10008c38:	b2da      	uxtb	r2, r3
10008c3a:	4b5e      	ldr	r3, [pc, #376]	; (10008db4 <main+0x1798>)
10008c3c:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c3e:	4b50      	ldr	r3, [pc, #320]	; (10008d80 <main+0x1764>)
10008c40:	881b      	ldrh	r3, [r3, #0]
10008c42:	b2da      	uxtb	r2, r3
10008c44:	4b5b      	ldr	r3, [pc, #364]	; (10008db4 <main+0x1798>)
10008c46:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c48:	4b5b      	ldr	r3, [pc, #364]	; (10008db8 <main+0x179c>)
10008c4a:	781b      	ldrb	r3, [r3, #0]
10008c4c:	1c1c      	adds	r4, r3, #0
10008c4e:	4a5b      	ldr	r2, [pc, #364]	; (10008dbc <main+0x17a0>)
10008c50:	4b58      	ldr	r3, [pc, #352]	; (10008db4 <main+0x1798>)
10008c52:	1c10      	adds	r0, r2, #0
10008c54:	1c19      	adds	r1, r3, #0
10008c56:	1c22      	adds	r2, r4, #0
10008c58:	f7fa fff8 	bl	10003c4c <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008c5c:	f000 fba4 	bl	100093a8 <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008c60:	f7f8 fd24 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='e';
10008c64:	4b53      	ldr	r3, [pc, #332]	; (10008db4 <main+0x1798>)
10008c66:	2265      	movs	r2, #101	; 0x65
10008c68:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c6a:	4b55      	ldr	r3, [pc, #340]	; (10008dc0 <main+0x17a4>)
10008c6c:	881b      	ldrh	r3, [r3, #0]
10008c6e:	b2da      	uxtb	r2, r3
10008c70:	4b50      	ldr	r3, [pc, #320]	; (10008db4 <main+0x1798>)
10008c72:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c74:	4b42      	ldr	r3, [pc, #264]	; (10008d80 <main+0x1764>)
10008c76:	881b      	ldrh	r3, [r3, #0]
10008c78:	0a1b      	lsrs	r3, r3, #8
10008c7a:	b29b      	uxth	r3, r3
10008c7c:	b2da      	uxtb	r2, r3
10008c7e:	4b4d      	ldr	r3, [pc, #308]	; (10008db4 <main+0x1798>)
10008c80:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c82:	4b3f      	ldr	r3, [pc, #252]	; (10008d80 <main+0x1764>)
10008c84:	881b      	ldrh	r3, [r3, #0]
10008c86:	b2da      	uxtb	r2, r3
10008c88:	4b4a      	ldr	r3, [pc, #296]	; (10008db4 <main+0x1798>)
10008c8a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c8c:	4b4a      	ldr	r3, [pc, #296]	; (10008db8 <main+0x179c>)
10008c8e:	781b      	ldrb	r3, [r3, #0]
10008c90:	1c1c      	adds	r4, r3, #0
10008c92:	4a4a      	ldr	r2, [pc, #296]	; (10008dbc <main+0x17a0>)
10008c94:	4b47      	ldr	r3, [pc, #284]	; (10008db4 <main+0x1798>)
10008c96:	1c10      	adds	r0, r2, #0
10008c98:	1c19      	adds	r1, r3, #0
10008c9a:	1c22      	adds	r2, r4, #0
10008c9c:	f7fa ffd6 	bl	10003c4c <UART_Transmit>
												}
											break;
10008ca0:	e382      	b.n	100093a8 <main+0x1d8c>
				case command_neuSerNrConResi:
												if (command_nr == 0x45 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008ca2:	4b47      	ldr	r3, [pc, #284]	; (10008dc0 <main+0x17a4>)
10008ca4:	881b      	ldrh	r3, [r3, #0]
10008ca6:	2b45      	cmp	r3, #69	; 0x45
10008ca8:	d144      	bne.n	10008d34 <main+0x1718>
10008caa:	4b33      	ldr	r3, [pc, #204]	; (10008d78 <main+0x175c>)
10008cac:	881b      	ldrh	r3, [r3, #0]
10008cae:	1c19      	adds	r1, r3, #0
10008cb0:	4b32      	ldr	r3, [pc, #200]	; (10008d7c <main+0x1760>)
10008cb2:	785b      	ldrb	r3, [r3, #1]
10008cb4:	021b      	lsls	r3, r3, #8
10008cb6:	4a31      	ldr	r2, [pc, #196]	; (10008d7c <main+0x1760>)
10008cb8:	7892      	ldrb	r2, [r2, #2]
10008cba:	189b      	adds	r3, r3, r2
10008cbc:	4299      	cmp	r1, r3
10008cbe:	d139      	bne.n	10008d34 <main+0x1718>
10008cc0:	4b2f      	ldr	r3, [pc, #188]	; (10008d80 <main+0x1764>)
10008cc2:	881b      	ldrh	r3, [r3, #0]
10008cc4:	1c19      	adds	r1, r3, #0
10008cc6:	4b2d      	ldr	r3, [pc, #180]	; (10008d7c <main+0x1760>)
10008cc8:	78db      	ldrb	r3, [r3, #3]
10008cca:	021b      	lsls	r3, r3, #8
10008ccc:	4a2b      	ldr	r2, [pc, #172]	; (10008d7c <main+0x1760>)
10008cce:	7912      	ldrb	r2, [r2, #4]
10008cd0:	189b      	adds	r3, r3, r2
10008cd2:	4299      	cmp	r1, r3
10008cd4:	d12e      	bne.n	10008d34 <main+0x1718>
				                                { command_nr = command_nr + 0x21;
10008cd6:	4b3a      	ldr	r3, [pc, #232]	; (10008dc0 <main+0x17a4>)
10008cd8:	881b      	ldrh	r3, [r3, #0]
10008cda:	3321      	adds	r3, #33	; 0x21
10008cdc:	b29a      	uxth	r2, r3
10008cde:	4b38      	ldr	r3, [pc, #224]	; (10008dc0 <main+0x17a4>)
10008ce0:	801a      	strh	r2, [r3, #0]
				                                Ser_NrH=neu_Ser_NrH;
10008ce2:	4b3a      	ldr	r3, [pc, #232]	; (10008dcc <main+0x17b0>)
10008ce4:	881a      	ldrh	r2, [r3, #0]
10008ce6:	4b24      	ldr	r3, [pc, #144]	; (10008d78 <main+0x175c>)
10008ce8:	801a      	strh	r2, [r3, #0]
				                                Ser_NrL=neu_Ser_NrL;
10008cea:	4b39      	ldr	r3, [pc, #228]	; (10008dd0 <main+0x17b4>)
10008cec:	881a      	ldrh	r2, [r3, #0]
10008cee:	4b24      	ldr	r3, [pc, #144]	; (10008d80 <main+0x1764>)
10008cf0:	801a      	strh	r2, [r3, #0]

												new_data_HalloBack();
10008cf2:	f7f8 fcdb 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='i';
10008cf6:	4b2f      	ldr	r3, [pc, #188]	; (10008db4 <main+0x1798>)
10008cf8:	2269      	movs	r2, #105	; 0x69
10008cfa:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008cfc:	4b30      	ldr	r3, [pc, #192]	; (10008dc0 <main+0x17a4>)
10008cfe:	881b      	ldrh	r3, [r3, #0]
10008d00:	b2da      	uxtb	r2, r3
10008d02:	4b2c      	ldr	r3, [pc, #176]	; (10008db4 <main+0x1798>)
10008d04:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d06:	4b1e      	ldr	r3, [pc, #120]	; (10008d80 <main+0x1764>)
10008d08:	881b      	ldrh	r3, [r3, #0]
10008d0a:	0a1b      	lsrs	r3, r3, #8
10008d0c:	b29b      	uxth	r3, r3
10008d0e:	b2da      	uxtb	r2, r3
10008d10:	4b28      	ldr	r3, [pc, #160]	; (10008db4 <main+0x1798>)
10008d12:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008d14:	4b1a      	ldr	r3, [pc, #104]	; (10008d80 <main+0x1764>)
10008d16:	881b      	ldrh	r3, [r3, #0]
10008d18:	b2da      	uxtb	r2, r3
10008d1a:	4b26      	ldr	r3, [pc, #152]	; (10008db4 <main+0x1798>)
10008d1c:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008d1e:	4b26      	ldr	r3, [pc, #152]	; (10008db8 <main+0x179c>)
10008d20:	781b      	ldrb	r3, [r3, #0]
10008d22:	1c1c      	adds	r4, r3, #0
10008d24:	4a25      	ldr	r2, [pc, #148]	; (10008dbc <main+0x17a0>)
10008d26:	4b23      	ldr	r3, [pc, #140]	; (10008db4 <main+0x1798>)
10008d28:	1c10      	adds	r0, r2, #0
10008d2a:	1c19      	adds	r1, r3, #0
10008d2c:	1c22      	adds	r2, r4, #0
10008d2e:	f7fa ff8d 	bl	10003c4c <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008d32:	e339      	b.n	100093a8 <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008d34:	f7f8 fcba 	bl	100016ac <new_data_HalloBack>
												 new_data[6]='e';
10008d38:	4b1e      	ldr	r3, [pc, #120]	; (10008db4 <main+0x1798>)
10008d3a:	2265      	movs	r2, #101	; 0x65
10008d3c:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008d3e:	4b20      	ldr	r3, [pc, #128]	; (10008dc0 <main+0x17a4>)
10008d40:	881b      	ldrh	r3, [r3, #0]
10008d42:	b2da      	uxtb	r2, r3
10008d44:	4b1b      	ldr	r3, [pc, #108]	; (10008db4 <main+0x1798>)
10008d46:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d48:	4b0d      	ldr	r3, [pc, #52]	; (10008d80 <main+0x1764>)
10008d4a:	881b      	ldrh	r3, [r3, #0]
10008d4c:	0a1b      	lsrs	r3, r3, #8
10008d4e:	b29b      	uxth	r3, r3
10008d50:	b2da      	uxtb	r2, r3
10008d52:	4b18      	ldr	r3, [pc, #96]	; (10008db4 <main+0x1798>)
10008d54:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008d56:	4b0a      	ldr	r3, [pc, #40]	; (10008d80 <main+0x1764>)
10008d58:	881b      	ldrh	r3, [r3, #0]
10008d5a:	b2da      	uxtb	r2, r3
10008d5c:	4b15      	ldr	r3, [pc, #84]	; (10008db4 <main+0x1798>)
10008d5e:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008d60:	4b15      	ldr	r3, [pc, #84]	; (10008db8 <main+0x179c>)
10008d62:	781b      	ldrb	r3, [r3, #0]
10008d64:	1c1c      	adds	r4, r3, #0
10008d66:	4a15      	ldr	r2, [pc, #84]	; (10008dbc <main+0x17a0>)
10008d68:	4b12      	ldr	r3, [pc, #72]	; (10008db4 <main+0x1798>)
10008d6a:	1c10      	adds	r0, r2, #0
10008d6c:	1c19      	adds	r1, r3, #0
10008d6e:	1c22      	adds	r2, r4, #0
10008d70:	f7fa ff6c 	bl	10003c4c <UART_Transmit>
												}
											break;
10008d74:	e318      	b.n	100093a8 <main+0x1d8c>
10008d76:	46c0      	nop			; (mov r8, r8)
10008d78:	20000830 	.word	0x20000830
10008d7c:	20000824 	.word	0x20000824
10008d80:	200008a8 	.word	0x200008a8
10008d84:	2000085a 	.word	0x2000085a
10008d88:	20000848 	.word	0x20000848
10008d8c:	20000818 	.word	0x20000818
10008d90:	200007f4 	.word	0x200007f4
10008d94:	20000900 	.word	0x20000900
10008d98:	20000864 	.word	0x20000864
10008d9c:	200008a4 	.word	0x200008a4
10008da0:	200008b2 	.word	0x200008b2
10008da4:	200007c8 	.word	0x200007c8
10008da8:	20000970 	.word	0x20000970
10008dac:	200007fe 	.word	0x200007fe
10008db0:	20000c34 	.word	0x20000c34
10008db4:	20000804 	.word	0x20000804
10008db8:	20000550 	.word	0x20000550
10008dbc:	20000560 	.word	0x20000560
10008dc0:	20000c2e 	.word	0x20000c2e
10008dc4:	200007ca 	.word	0x200007ca
10008dc8:	20000836 	.word	0x20000836
10008dcc:	20000816 	.word	0x20000816
10008dd0:	20000904 	.word	0x20000904
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008dd4:	4bda      	ldr	r3, [pc, #872]	; (10009140 <main+0x1b24>)
10008dd6:	781b      	ldrb	r3, [r3, #0]
10008dd8:	2bfe      	cmp	r3, #254	; 0xfe
10008dda:	d000      	beq.n	10008dde <main+0x17c2>
10008ddc:	e2c9      	b.n	10009372 <main+0x1d56>
10008dde:	4bd9      	ldr	r3, [pc, #868]	; (10009144 <main+0x1b28>)
10008de0:	881b      	ldrh	r3, [r3, #0]
10008de2:	4ad9      	ldr	r2, [pc, #868]	; (10009148 <main+0x1b2c>)
10008de4:	4293      	cmp	r3, r2
10008de6:	d000      	beq.n	10008dea <main+0x17ce>
10008de8:	e2c3      	b.n	10009372 <main+0x1d56>
10008dea:	4bd6      	ldr	r3, [pc, #856]	; (10009144 <main+0x1b28>)
10008dec:	881b      	ldrh	r3, [r3, #0]
10008dee:	1c19      	adds	r1, r3, #0
10008df0:	4bd6      	ldr	r3, [pc, #856]	; (1000914c <main+0x1b30>)
10008df2:	785b      	ldrb	r3, [r3, #1]
10008df4:	021b      	lsls	r3, r3, #8
10008df6:	4ad5      	ldr	r2, [pc, #852]	; (1000914c <main+0x1b30>)
10008df8:	7892      	ldrb	r2, [r2, #2]
10008dfa:	189b      	adds	r3, r3, r2
10008dfc:	4299      	cmp	r1, r3
10008dfe:	d000      	beq.n	10008e02 <main+0x17e6>
10008e00:	e2b7      	b.n	10009372 <main+0x1d56>
10008e02:	4bd3      	ldr	r3, [pc, #844]	; (10009150 <main+0x1b34>)
10008e04:	881b      	ldrh	r3, [r3, #0]
10008e06:	4ad3      	ldr	r2, [pc, #844]	; (10009154 <main+0x1b38>)
10008e08:	4293      	cmp	r3, r2
10008e0a:	d000      	beq.n	10008e0e <main+0x17f2>
10008e0c:	e2b1      	b.n	10009372 <main+0x1d56>
10008e0e:	4bd0      	ldr	r3, [pc, #832]	; (10009150 <main+0x1b34>)
10008e10:	881b      	ldrh	r3, [r3, #0]
10008e12:	1c19      	adds	r1, r3, #0
10008e14:	4bcd      	ldr	r3, [pc, #820]	; (1000914c <main+0x1b30>)
10008e16:	78db      	ldrb	r3, [r3, #3]
10008e18:	021b      	lsls	r3, r3, #8
10008e1a:	4acc      	ldr	r2, [pc, #816]	; (1000914c <main+0x1b30>)
10008e1c:	7912      	ldrb	r2, [r2, #4]
10008e1e:	189b      	adds	r3, r3, r2
10008e20:	4299      	cmp	r1, r3
10008e22:	d000      	beq.n	10008e26 <main+0x180a>
10008e24:	e2a5      	b.n	10009372 <main+0x1d56>
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10008e26:	4bcc      	ldr	r3, [pc, #816]	; (10009158 <main+0x1b3c>)
10008e28:	781b      	ldrb	r3, [r3, #0]
10008e2a:	2b00      	cmp	r3, #0
10008e2c:	d000      	beq.n	10008e30 <main+0x1814>
10008e2e:	e286      	b.n	1000933e <main+0x1d22>
											 {
												 if (resultB2 > min_EEP_Voltage_Uin)
10008e30:	4bca      	ldr	r3, [pc, #808]	; (1000915c <main+0x1b40>)
10008e32:	881a      	ldrh	r2, [r3, #0]
10008e34:	23ba      	movs	r3, #186	; 0xba
10008e36:	011b      	lsls	r3, r3, #4
10008e38:	429a      	cmp	r2, r3
10008e3a:	d800      	bhi.n	10008e3e <main+0x1822>
10008e3c:	e266      	b.n	1000930c <main+0x1cf0>
												 {
											//    	XMC_FLASH_ErasePages( (uint32_t*)E_EEPROM_XMC1_FLASH_BANK0_BASE,16);
													clearEpromBuffer();
10008e3e:	f7f8 fdfb 	bl	10001a38 <clearEpromBuffer>
													sysiniValueB1();
10008e42:	f7f8 ffef 	bl	10001e24 <sysiniValueB1>

													 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008e46:	4bbf      	ldr	r3, [pc, #764]	; (10009144 <main+0x1b28>)
10008e48:	881b      	ldrh	r3, [r3, #0]
10008e4a:	0a1b      	lsrs	r3, r3, #8
10008e4c:	b29b      	uxth	r3, r3
10008e4e:	b2da      	uxtb	r2, r3
10008e50:	4bc3      	ldr	r3, [pc, #780]	; (10009160 <main+0x1b44>)
10008e52:	701a      	strb	r2, [r3, #0]
													 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
10008e54:	4bbb      	ldr	r3, [pc, #748]	; (10009144 <main+0x1b28>)
10008e56:	881b      	ldrh	r3, [r3, #0]
10008e58:	b2da      	uxtb	r2, r3
10008e5a:	4bc1      	ldr	r3, [pc, #772]	; (10009160 <main+0x1b44>)
10008e5c:	705a      	strb	r2, [r3, #1]
													 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
10008e5e:	4bbc      	ldr	r3, [pc, #752]	; (10009150 <main+0x1b34>)
10008e60:	881b      	ldrh	r3, [r3, #0]
10008e62:	0a1b      	lsrs	r3, r3, #8
10008e64:	b29b      	uxth	r3, r3
10008e66:	b2da      	uxtb	r2, r3
10008e68:	4bbd      	ldr	r3, [pc, #756]	; (10009160 <main+0x1b44>)
10008e6a:	709a      	strb	r2, [r3, #2]
													 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
10008e6c:	4bb8      	ldr	r3, [pc, #736]	; (10009150 <main+0x1b34>)
10008e6e:	881b      	ldrh	r3, [r3, #0]
10008e70:	b2da      	uxtb	r2, r3
10008e72:	4bbb      	ldr	r3, [pc, #748]	; (10009160 <main+0x1b44>)
10008e74:	70da      	strb	r2, [r3, #3]
													 ReadBuffer1[4]= 	Hard_Vers  / 0x100; //highbyte
10008e76:	4bbb      	ldr	r3, [pc, #748]	; (10009164 <main+0x1b48>)
10008e78:	881b      	ldrh	r3, [r3, #0]
10008e7a:	0a1b      	lsrs	r3, r3, #8
10008e7c:	b29b      	uxth	r3, r3
10008e7e:	b2da      	uxtb	r2, r3
10008e80:	4bb7      	ldr	r3, [pc, #732]	; (10009160 <main+0x1b44>)
10008e82:	711a      	strb	r2, [r3, #4]
													 ReadBuffer1[5]= 	Hard_Vers  & 0xff; //lowbyte
10008e84:	4bb7      	ldr	r3, [pc, #732]	; (10009164 <main+0x1b48>)
10008e86:	881b      	ldrh	r3, [r3, #0]
10008e88:	b2da      	uxtb	r2, r3
10008e8a:	4bb5      	ldr	r3, [pc, #724]	; (10009160 <main+0x1b44>)
10008e8c:	715a      	strb	r2, [r3, #5]
													 ReadBuffer1[6]= 	Soft_Vers  / 0x100; //highbyte
10008e8e:	4bb6      	ldr	r3, [pc, #728]	; (10009168 <main+0x1b4c>)
10008e90:	881b      	ldrh	r3, [r3, #0]
10008e92:	0a1b      	lsrs	r3, r3, #8
10008e94:	b29b      	uxth	r3, r3
10008e96:	b2da      	uxtb	r2, r3
10008e98:	4bb1      	ldr	r3, [pc, #708]	; (10009160 <main+0x1b44>)
10008e9a:	719a      	strb	r2, [r3, #6]
													 ReadBuffer1[7]= 	Soft_Vers  & 0xff; //lowbyte
10008e9c:	4bb2      	ldr	r3, [pc, #712]	; (10009168 <main+0x1b4c>)
10008e9e:	881b      	ldrh	r3, [r3, #0]
10008ea0:	b2da      	uxtb	r2, r3
10008ea2:	4baf      	ldr	r3, [pc, #700]	; (10009160 <main+0x1b44>)
10008ea4:	71da      	strb	r2, [r3, #7]
													 ReadBuffer1[8]= 	GEH_Vers  / 0x100; //highbyte
10008ea6:	4bb1      	ldr	r3, [pc, #708]	; (1000916c <main+0x1b50>)
10008ea8:	881b      	ldrh	r3, [r3, #0]
10008eaa:	0a1b      	lsrs	r3, r3, #8
10008eac:	b29b      	uxth	r3, r3
10008eae:	b2da      	uxtb	r2, r3
10008eb0:	4bab      	ldr	r3, [pc, #684]	; (10009160 <main+0x1b44>)
10008eb2:	721a      	strb	r2, [r3, #8]
													 ReadBuffer1[9]= 	GEH_Vers  & 0xff; //lowbyte
10008eb4:	4bad      	ldr	r3, [pc, #692]	; (1000916c <main+0x1b50>)
10008eb6:	881b      	ldrh	r3, [r3, #0]
10008eb8:	b2da      	uxtb	r2, r3
10008eba:	4ba9      	ldr	r3, [pc, #676]	; (10009160 <main+0x1b44>)
10008ebc:	725a      	strb	r2, [r3, #9]
													 ReadBuffer1[10]= 	Mon_Vers  / 0x100; //highbyte
10008ebe:	4bac      	ldr	r3, [pc, #688]	; (10009170 <main+0x1b54>)
10008ec0:	881b      	ldrh	r3, [r3, #0]
10008ec2:	0a1b      	lsrs	r3, r3, #8
10008ec4:	b29b      	uxth	r3, r3
10008ec6:	b2da      	uxtb	r2, r3
10008ec8:	4ba5      	ldr	r3, [pc, #660]	; (10009160 <main+0x1b44>)
10008eca:	729a      	strb	r2, [r3, #10]
													 ReadBuffer1[11]= 	Mon_Vers  & 0xff; //lowbyte
10008ecc:	4ba8      	ldr	r3, [pc, #672]	; (10009170 <main+0x1b54>)
10008ece:	881b      	ldrh	r3, [r3, #0]
10008ed0:	b2da      	uxtb	r2, r3
10008ed2:	4ba3      	ldr	r3, [pc, #652]	; (10009160 <main+0x1b44>)
10008ed4:	72da      	strb	r2, [r3, #11]
													 ReadBuffer1[12]= 	LED_WW_Vers  / 0x100; //highbyte
10008ed6:	4ba7      	ldr	r3, [pc, #668]	; (10009174 <main+0x1b58>)
10008ed8:	881b      	ldrh	r3, [r3, #0]
10008eda:	0a1b      	lsrs	r3, r3, #8
10008edc:	b29b      	uxth	r3, r3
10008ede:	b2da      	uxtb	r2, r3
10008ee0:	4b9f      	ldr	r3, [pc, #636]	; (10009160 <main+0x1b44>)
10008ee2:	731a      	strb	r2, [r3, #12]
													 ReadBuffer1[13]= 	LED_WW_Vers  & 0xff; //lowbyte
10008ee4:	4ba3      	ldr	r3, [pc, #652]	; (10009174 <main+0x1b58>)
10008ee6:	881b      	ldrh	r3, [r3, #0]
10008ee8:	b2da      	uxtb	r2, r3
10008eea:	4b9d      	ldr	r3, [pc, #628]	; (10009160 <main+0x1b44>)
10008eec:	735a      	strb	r2, [r3, #13]
													 ReadBuffer1[14]= 	LED_CW_Vers  / 0x100; //highbyte
10008eee:	4ba2      	ldr	r3, [pc, #648]	; (10009178 <main+0x1b5c>)
10008ef0:	881b      	ldrh	r3, [r3, #0]
10008ef2:	0a1b      	lsrs	r3, r3, #8
10008ef4:	b29b      	uxth	r3, r3
10008ef6:	b2da      	uxtb	r2, r3
10008ef8:	4b99      	ldr	r3, [pc, #612]	; (10009160 <main+0x1b44>)
10008efa:	739a      	strb	r2, [r3, #14]
													 ReadBuffer1[15]= 	LED_CW_Vers  & 0xff; //lowbyte
10008efc:	4b9e      	ldr	r3, [pc, #632]	; (10009178 <main+0x1b5c>)
10008efe:	881b      	ldrh	r3, [r3, #0]
10008f00:	b2da      	uxtb	r2, r3
10008f02:	4b97      	ldr	r3, [pc, #604]	; (10009160 <main+0x1b44>)
10008f04:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008f06:	4b95      	ldr	r3, [pc, #596]	; (1000915c <main+0x1b40>)
10008f08:	881a      	ldrh	r2, [r3, #0]
10008f0a:	23ba      	movs	r3, #186	; 0xba
10008f0c:	011b      	lsls	r3, r3, #4
10008f0e:	429a      	cmp	r2, r3
10008f10:	d905      	bls.n	10008f1e <main+0x1902>
													 {	tester1 = writeSernr_B1_EEprom();
10008f12:	f7f8 fe79 	bl	10001c08 <writeSernr_B1_EEprom>
10008f16:	1c03      	adds	r3, r0, #0
10008f18:	b29a      	uxth	r2, r3
10008f1a:	4b98      	ldr	r3, [pc, #608]	; (1000917c <main+0x1b60>)
10008f1c:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB2();
10008f1e:	f7f8 ffc1 	bl	10001ea4 <sysiniValueB2>
													 ReadBuffer2[0]= 	node_id_alt; //highbyte
10008f22:	4b97      	ldr	r3, [pc, #604]	; (10009180 <main+0x1b64>)
10008f24:	781a      	ldrb	r2, [r3, #0]
10008f26:	4b97      	ldr	r3, [pc, #604]	; (10009184 <main+0x1b68>)
10008f28:	701a      	strb	r2, [r3, #0]
													 ReadBuffer2[1]= 	node_id; //lowbyte
10008f2a:	4b97      	ldr	r3, [pc, #604]	; (10009188 <main+0x1b6c>)
10008f2c:	781a      	ldrb	r2, [r3, #0]
10008f2e:	4b95      	ldr	r3, [pc, #596]	; (10009184 <main+0x1b68>)
10008f30:	705a      	strb	r2, [r3, #1]
													 ReadBuffer2[2]= 	node_id_16bit  / 0x100; //highbyte
10008f32:	4b96      	ldr	r3, [pc, #600]	; (1000918c <main+0x1b70>)
10008f34:	881b      	ldrh	r3, [r3, #0]
10008f36:	0a1b      	lsrs	r3, r3, #8
10008f38:	b29b      	uxth	r3, r3
10008f3a:	b2da      	uxtb	r2, r3
10008f3c:	4b91      	ldr	r3, [pc, #580]	; (10009184 <main+0x1b68>)
10008f3e:	709a      	strb	r2, [r3, #2]
													 ReadBuffer2[3]= 	node_id_16bit   & 0xff; //highbyte
10008f40:	4b92      	ldr	r3, [pc, #584]	; (1000918c <main+0x1b70>)
10008f42:	881b      	ldrh	r3, [r3, #0]
10008f44:	b2da      	uxtb	r2, r3
10008f46:	4b8f      	ldr	r3, [pc, #572]	; (10009184 <main+0x1b68>)
10008f48:	70da      	strb	r2, [r3, #3]
													 ReadBuffer2[4]= 	val_Pow_Nom  / 0x100; //highbyte
10008f4a:	4b91      	ldr	r3, [pc, #580]	; (10009190 <main+0x1b74>)
10008f4c:	881b      	ldrh	r3, [r3, #0]
10008f4e:	0a1b      	lsrs	r3, r3, #8
10008f50:	b29b      	uxth	r3, r3
10008f52:	b2da      	uxtb	r2, r3
10008f54:	4b8b      	ldr	r3, [pc, #556]	; (10009184 <main+0x1b68>)
10008f56:	711a      	strb	r2, [r3, #4]
													 ReadBuffer2[5]= 	val_Pow_Nom  & 0xff; //lowbyte
10008f58:	4b8d      	ldr	r3, [pc, #564]	; (10009190 <main+0x1b74>)
10008f5a:	881b      	ldrh	r3, [r3, #0]
10008f5c:	b2da      	uxtb	r2, r3
10008f5e:	4b89      	ldr	r3, [pc, #548]	; (10009184 <main+0x1b68>)
10008f60:	715a      	strb	r2, [r3, #5]
													 ReadBuffer2[6]= 	val_Pow_max  / 0x100; //highbyte
10008f62:	4b8c      	ldr	r3, [pc, #560]	; (10009194 <main+0x1b78>)
10008f64:	881b      	ldrh	r3, [r3, #0]
10008f66:	0a1b      	lsrs	r3, r3, #8
10008f68:	b29b      	uxth	r3, r3
10008f6a:	b2da      	uxtb	r2, r3
10008f6c:	4b85      	ldr	r3, [pc, #532]	; (10009184 <main+0x1b68>)
10008f6e:	719a      	strb	r2, [r3, #6]
													 ReadBuffer2[7]= 	val_Pow_max  & 0xff; //lowbyte
10008f70:	4b88      	ldr	r3, [pc, #544]	; (10009194 <main+0x1b78>)
10008f72:	881b      	ldrh	r3, [r3, #0]
10008f74:	b2da      	uxtb	r2, r3
10008f76:	4b83      	ldr	r3, [pc, #524]	; (10009184 <main+0x1b68>)
10008f78:	71da      	strb	r2, [r3, #7]
													 ReadBuffer2[8]= 	val_Spannung_min / 0x100; //highbyte
10008f7a:	4b87      	ldr	r3, [pc, #540]	; (10009198 <main+0x1b7c>)
10008f7c:	881b      	ldrh	r3, [r3, #0]
10008f7e:	0a1b      	lsrs	r3, r3, #8
10008f80:	b29b      	uxth	r3, r3
10008f82:	b2da      	uxtb	r2, r3
10008f84:	4b7f      	ldr	r3, [pc, #508]	; (10009184 <main+0x1b68>)
10008f86:	721a      	strb	r2, [r3, #8]
													 ReadBuffer2[9]= 	val_Spannung_min  & 0xff; //lowbyte
10008f88:	4b83      	ldr	r3, [pc, #524]	; (10009198 <main+0x1b7c>)
10008f8a:	881b      	ldrh	r3, [r3, #0]
10008f8c:	b2da      	uxtb	r2, r3
10008f8e:	4b7d      	ldr	r3, [pc, #500]	; (10009184 <main+0x1b68>)
10008f90:	725a      	strb	r2, [r3, #9]
													 ReadBuffer2[10]= 	val_Spannung_max  / 0x100; //highbyte
10008f92:	4b82      	ldr	r3, [pc, #520]	; (1000919c <main+0x1b80>)
10008f94:	881b      	ldrh	r3, [r3, #0]
10008f96:	0a1b      	lsrs	r3, r3, #8
10008f98:	b29b      	uxth	r3, r3
10008f9a:	b2da      	uxtb	r2, r3
10008f9c:	4b79      	ldr	r3, [pc, #484]	; (10009184 <main+0x1b68>)
10008f9e:	729a      	strb	r2, [r3, #10]
													 ReadBuffer2[11]= 	val_Spannung_max  & 0xff; //lowbyte
10008fa0:	4b7e      	ldr	r3, [pc, #504]	; (1000919c <main+0x1b80>)
10008fa2:	881b      	ldrh	r3, [r3, #0]
10008fa4:	b2da      	uxtb	r2, r3
10008fa6:	4b77      	ldr	r3, [pc, #476]	; (10009184 <main+0x1b68>)
10008fa8:	72da      	strb	r2, [r3, #11]
													 ReadBuffer2[12]= 	led_grupp  / 0x100; //highbyte
10008faa:	4b7d      	ldr	r3, [pc, #500]	; (100091a0 <main+0x1b84>)
10008fac:	881b      	ldrh	r3, [r3, #0]
10008fae:	0a1b      	lsrs	r3, r3, #8
10008fb0:	b29b      	uxth	r3, r3
10008fb2:	b2da      	uxtb	r2, r3
10008fb4:	4b73      	ldr	r3, [pc, #460]	; (10009184 <main+0x1b68>)
10008fb6:	731a      	strb	r2, [r3, #12]
													 ReadBuffer2[13]= 	led_grupp  & 0xff; //lowbyte
10008fb8:	4b79      	ldr	r3, [pc, #484]	; (100091a0 <main+0x1b84>)
10008fba:	881b      	ldrh	r3, [r3, #0]
10008fbc:	b2da      	uxtb	r2, r3
10008fbe:	4b71      	ldr	r3, [pc, #452]	; (10009184 <main+0x1b68>)
10008fc0:	735a      	strb	r2, [r3, #13]
													 ReadBuffer2[14]= 	led_Strom  / 0x100; //highbyte
10008fc2:	4b78      	ldr	r3, [pc, #480]	; (100091a4 <main+0x1b88>)
10008fc4:	881b      	ldrh	r3, [r3, #0]
10008fc6:	0a1b      	lsrs	r3, r3, #8
10008fc8:	b29b      	uxth	r3, r3
10008fca:	b2da      	uxtb	r2, r3
10008fcc:	4b6d      	ldr	r3, [pc, #436]	; (10009184 <main+0x1b68>)
10008fce:	739a      	strb	r2, [r3, #14]
													 ReadBuffer2[15]= 	led_Strom  & 0xff; //lowbyte
10008fd0:	4b74      	ldr	r3, [pc, #464]	; (100091a4 <main+0x1b88>)
10008fd2:	881b      	ldrh	r3, [r3, #0]
10008fd4:	b2da      	uxtb	r2, r3
10008fd6:	4b6b      	ldr	r3, [pc, #428]	; (10009184 <main+0x1b68>)
10008fd8:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008fda:	4b60      	ldr	r3, [pc, #384]	; (1000915c <main+0x1b40>)
10008fdc:	881a      	ldrh	r2, [r3, #0]
10008fde:	23ba      	movs	r3, #186	; 0xba
10008fe0:	011b      	lsls	r3, r3, #4
10008fe2:	429a      	cmp	r2, r3
10008fe4:	d905      	bls.n	10008ff2 <main+0x19d6>
													 {
													 tester2 = writeNodeid_B2_EEprom();
10008fe6:	f7f8 fe45 	bl	10001c74 <writeNodeid_B2_EEprom>
10008fea:	1c03      	adds	r3, r0, #0
10008fec:	b29a      	uxth	r2, r3
10008fee:	4b6e      	ldr	r3, [pc, #440]	; (100091a8 <main+0x1b8c>)
10008ff0:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB4();
10008ff2:	f7f8 ff95 	bl	10001f20 <sysiniValueB4>
													ReadBuffer2[0]= 	Dimm_Gamma; //highbyte
10008ff6:	4b6d      	ldr	r3, [pc, #436]	; (100091ac <main+0x1b90>)
10008ff8:	781a      	ldrb	r2, [r3, #0]
10008ffa:	4b62      	ldr	r3, [pc, #392]	; (10009184 <main+0x1b68>)
10008ffc:	701a      	strb	r2, [r3, #0]
													ReadBuffer2[1]= 	Dimm_Stufen; //lowbyte
10008ffe:	4b6c      	ldr	r3, [pc, #432]	; (100091b0 <main+0x1b94>)
10009000:	781a      	ldrb	r2, [r3, #0]
10009002:	4b60      	ldr	r3, [pc, #384]	; (10009184 <main+0x1b68>)
10009004:	705a      	strb	r2, [r3, #1]
													ReadBuffer2[2]= 	Dimm_StufenGR  ; //highbyte
10009006:	4b6b      	ldr	r3, [pc, #428]	; (100091b4 <main+0x1b98>)
10009008:	781a      	ldrb	r2, [r3, #0]
1000900a:	4b5e      	ldr	r3, [pc, #376]	; (10009184 <main+0x1b68>)
1000900c:	709a      	strb	r2, [r3, #2]
													ReadBuffer2[3]= 	Dimm_Valu   ; //highbyte
1000900e:	4b6a      	ldr	r3, [pc, #424]	; (100091b8 <main+0x1b9c>)
10009010:	781a      	ldrb	r2, [r3, #0]
10009012:	4b5c      	ldr	r3, [pc, #368]	; (10009184 <main+0x1b68>)
10009014:	70da      	strb	r2, [r3, #3]
													ReadBuffer2[4]= 	Smooth_Value  / 0x100; //highbyte
10009016:	4b69      	ldr	r3, [pc, #420]	; (100091bc <main+0x1ba0>)
10009018:	881b      	ldrh	r3, [r3, #0]
1000901a:	0a1b      	lsrs	r3, r3, #8
1000901c:	b29b      	uxth	r3, r3
1000901e:	b2da      	uxtb	r2, r3
10009020:	4b58      	ldr	r3, [pc, #352]	; (10009184 <main+0x1b68>)
10009022:	711a      	strb	r2, [r3, #4]
													ReadBuffer2[5]= 	Smooth_Value  & 0xff; //lowbyte
10009024:	4b65      	ldr	r3, [pc, #404]	; (100091bc <main+0x1ba0>)
10009026:	881b      	ldrh	r3, [r3, #0]
10009028:	b2da      	uxtb	r2, r3
1000902a:	4b56      	ldr	r3, [pc, #344]	; (10009184 <main+0x1b68>)
1000902c:	715a      	strb	r2, [r3, #5]
													ReadBuffer2[6]= 	linearwalk_gen  / 0x100; //highbyte
1000902e:	4b64      	ldr	r3, [pc, #400]	; (100091c0 <main+0x1ba4>)
10009030:	881b      	ldrh	r3, [r3, #0]
10009032:	0a1b      	lsrs	r3, r3, #8
10009034:	b29b      	uxth	r3, r3
10009036:	b2da      	uxtb	r2, r3
10009038:	4b52      	ldr	r3, [pc, #328]	; (10009184 <main+0x1b68>)
1000903a:	719a      	strb	r2, [r3, #6]
													ReadBuffer2[7]= 	linearwalk_gen  & 0xff; //lowbyte
1000903c:	4b60      	ldr	r3, [pc, #384]	; (100091c0 <main+0x1ba4>)
1000903e:	881b      	ldrh	r3, [r3, #0]
10009040:	b2da      	uxtb	r2, r3
10009042:	4b50      	ldr	r3, [pc, #320]	; (10009184 <main+0x1b68>)
10009044:	71da      	strb	r2, [r3, #7]
													ReadBuffer2[8]= 	Farbe_wwcw_Quot_gen / 0x100; //highbyte
10009046:	4b5f      	ldr	r3, [pc, #380]	; (100091c4 <main+0x1ba8>)
10009048:	881b      	ldrh	r3, [r3, #0]
1000904a:	0a1b      	lsrs	r3, r3, #8
1000904c:	b29b      	uxth	r3, r3
1000904e:	b2da      	uxtb	r2, r3
10009050:	4b4c      	ldr	r3, [pc, #304]	; (10009184 <main+0x1b68>)
10009052:	721a      	strb	r2, [r3, #8]
													ReadBuffer2[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
10009054:	4b5b      	ldr	r3, [pc, #364]	; (100091c4 <main+0x1ba8>)
10009056:	881b      	ldrh	r3, [r3, #0]
10009058:	b2da      	uxtb	r2, r3
1000905a:	4b4a      	ldr	r3, [pc, #296]	; (10009184 <main+0x1b68>)
1000905c:	725a      	strb	r2, [r3, #9]
													ReadBuffer2[10]= 	Reserve_1  / 0x100; //highbyte
1000905e:	4b5a      	ldr	r3, [pc, #360]	; (100091c8 <main+0x1bac>)
10009060:	881b      	ldrh	r3, [r3, #0]
10009062:	0a1b      	lsrs	r3, r3, #8
10009064:	b29b      	uxth	r3, r3
10009066:	b2da      	uxtb	r2, r3
10009068:	4b46      	ldr	r3, [pc, #280]	; (10009184 <main+0x1b68>)
1000906a:	729a      	strb	r2, [r3, #10]
													ReadBuffer2[11]= 	Reserve_1  & 0xff; //lowbyte
1000906c:	4b56      	ldr	r3, [pc, #344]	; (100091c8 <main+0x1bac>)
1000906e:	881b      	ldrh	r3, [r3, #0]
10009070:	b2da      	uxtb	r2, r3
10009072:	4b44      	ldr	r3, [pc, #272]	; (10009184 <main+0x1b68>)
10009074:	72da      	strb	r2, [r3, #11]
													ReadBuffer2[12]= 	Dimm_Max_WW  / 0x100; //highbyte
10009076:	4b55      	ldr	r3, [pc, #340]	; (100091cc <main+0x1bb0>)
10009078:	881b      	ldrh	r3, [r3, #0]
1000907a:	0a1b      	lsrs	r3, r3, #8
1000907c:	b29b      	uxth	r3, r3
1000907e:	b2da      	uxtb	r2, r3
10009080:	4b40      	ldr	r3, [pc, #256]	; (10009184 <main+0x1b68>)
10009082:	731a      	strb	r2, [r3, #12]
													ReadBuffer2[13]= 	Dimm_Max_WW  & 0xff; //lowbyte
10009084:	4b51      	ldr	r3, [pc, #324]	; (100091cc <main+0x1bb0>)
10009086:	881b      	ldrh	r3, [r3, #0]
10009088:	b2da      	uxtb	r2, r3
1000908a:	4b3e      	ldr	r3, [pc, #248]	; (10009184 <main+0x1b68>)
1000908c:	735a      	strb	r2, [r3, #13]
													ReadBuffer2[14]= 	Dimm_Max_CW  / 0x100; //highbyte
1000908e:	4b50      	ldr	r3, [pc, #320]	; (100091d0 <main+0x1bb4>)
10009090:	881b      	ldrh	r3, [r3, #0]
10009092:	0a1b      	lsrs	r3, r3, #8
10009094:	b29b      	uxth	r3, r3
10009096:	b2da      	uxtb	r2, r3
10009098:	4b3a      	ldr	r3, [pc, #232]	; (10009184 <main+0x1b68>)
1000909a:	739a      	strb	r2, [r3, #14]
													ReadBuffer2[15]= 	Dimm_Max_CW & 0xff; //lowbyte
1000909c:	4b4c      	ldr	r3, [pc, #304]	; (100091d0 <main+0x1bb4>)
1000909e:	881b      	ldrh	r3, [r3, #0]
100090a0:	b2da      	uxtb	r2, r3
100090a2:	4b38      	ldr	r3, [pc, #224]	; (10009184 <main+0x1b68>)
100090a4:	73da      	strb	r2, [r3, #15]

											       if (resultB2 > min_EEP_Voltage_Uin)
100090a6:	4b2d      	ldr	r3, [pc, #180]	; (1000915c <main+0x1b40>)
100090a8:	881a      	ldrh	r2, [r3, #0]
100090aa:	23ba      	movs	r3, #186	; 0xba
100090ac:	011b      	lsls	r3, r3, #4
100090ae:	429a      	cmp	r2, r3
100090b0:	d905      	bls.n	100090be <main+0x1aa2>
													 {
													tester3 = writeakt_light_data_B4_EEprom();
100090b2:	f7f8 fe4b 	bl	10001d4c <writeakt_light_data_B4_EEprom>
100090b6:	1c03      	adds	r3, r0, #0
100090b8:	b29a      	uxth	r2, r3
100090ba:	4b46      	ldr	r3, [pc, #280]	; (100091d4 <main+0x1bb8>)
100090bc:	801a      	strh	r2, [r3, #0]
													 }
													sysiniValueB5();
100090be:	f7f8 ffa3 	bl	10002008 <sysiniValueB5>
													    ReadBuffer2[0]=RegOnOff;
100090c2:	4b45      	ldr	r3, [pc, #276]	; (100091d8 <main+0x1bbc>)
100090c4:	781a      	ldrb	r2, [r3, #0]
100090c6:	4b2f      	ldr	r3, [pc, #188]	; (10009184 <main+0x1b68>)
100090c8:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
100090ca:	4b44      	ldr	r3, [pc, #272]	; (100091dc <main+0x1bc0>)
100090cc:	781a      	ldrb	r2, [r3, #0]
100090ce:	4b2d      	ldr	r3, [pc, #180]	; (10009184 <main+0x1b68>)
100090d0:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
100090d2:	4b43      	ldr	r3, [pc, #268]	; (100091e0 <main+0x1bc4>)
100090d4:	881b      	ldrh	r3, [r3, #0]
100090d6:	0a1b      	lsrs	r3, r3, #8
100090d8:	b29b      	uxth	r3, r3
100090da:	b2da      	uxtb	r2, r3
100090dc:	4b29      	ldr	r3, [pc, #164]	; (10009184 <main+0x1b68>)
100090de:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
100090e0:	4b3f      	ldr	r3, [pc, #252]	; (100091e0 <main+0x1bc4>)
100090e2:	881b      	ldrh	r3, [r3, #0]
100090e4:	b2da      	uxtb	r2, r3
100090e6:	4b27      	ldr	r3, [pc, #156]	; (10009184 <main+0x1b68>)
100090e8:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
100090ea:	4b3e      	ldr	r3, [pc, #248]	; (100091e4 <main+0x1bc8>)
100090ec:	881b      	ldrh	r3, [r3, #0]
100090ee:	0a1b      	lsrs	r3, r3, #8
100090f0:	b29b      	uxth	r3, r3
100090f2:	b2da      	uxtb	r2, r3
100090f4:	4b23      	ldr	r3, [pc, #140]	; (10009184 <main+0x1b68>)
100090f6:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
100090f8:	4b3a      	ldr	r3, [pc, #232]	; (100091e4 <main+0x1bc8>)
100090fa:	881b      	ldrh	r3, [r3, #0]
100090fc:	b2da      	uxtb	r2, r3
100090fe:	4b21      	ldr	r3, [pc, #132]	; (10009184 <main+0x1b68>)
10009100:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10009102:	4b39      	ldr	r3, [pc, #228]	; (100091e8 <main+0x1bcc>)
10009104:	881b      	ldrh	r3, [r3, #0]
10009106:	0a1b      	lsrs	r3, r3, #8
10009108:	b29b      	uxth	r3, r3
1000910a:	b2da      	uxtb	r2, r3
1000910c:	4b1d      	ldr	r3, [pc, #116]	; (10009184 <main+0x1b68>)
1000910e:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Ww & 0xff;
10009110:	4b34      	ldr	r3, [pc, #208]	; (100091e4 <main+0x1bc8>)
10009112:	881b      	ldrh	r3, [r3, #0]
10009114:	b2da      	uxtb	r2, r3
10009116:	4b1b      	ldr	r3, [pc, #108]	; (10009184 <main+0x1b68>)
10009118:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww /0x100;
1000911a:	4b34      	ldr	r3, [pc, #208]	; (100091ec <main+0x1bd0>)
1000911c:	881b      	ldrh	r3, [r3, #0]
1000911e:	0a1b      	lsrs	r3, r3, #8
10009120:	b29b      	uxth	r3, r3
10009122:	b2da      	uxtb	r2, r3
10009124:	4b17      	ldr	r3, [pc, #92]	; (10009184 <main+0x1b68>)
10009126:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10009128:	4b30      	ldr	r3, [pc, #192]	; (100091ec <main+0x1bd0>)
1000912a:	881b      	ldrh	r3, [r3, #0]
1000912c:	b2da      	uxtb	r2, r3
1000912e:	4b15      	ldr	r3, [pc, #84]	; (10009184 <main+0x1b68>)
10009130:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw /0x100;
10009132:	4b2f      	ldr	r3, [pc, #188]	; (100091f0 <main+0x1bd4>)
10009134:	881b      	ldrh	r3, [r3, #0]
10009136:	0a1b      	lsrs	r3, r3, #8
10009138:	b29b      	uxth	r3, r3
1000913a:	b2da      	uxtb	r2, r3
1000913c:	e05a      	b.n	100091f4 <main+0x1bd8>
1000913e:	46c0      	nop			; (mov r8, r8)
10009140:	200007ca 	.word	0x200007ca
10009144:	20000830 	.word	0x20000830
10009148:	00007b7a 	.word	0x00007b7a
1000914c:	20000824 	.word	0x20000824
10009150:	200008a8 	.word	0x200008a8
10009154:	00005859 	.word	0x00005859
10009158:	20000c2c 	.word	0x20000c2c
1000915c:	200007fe 	.word	0x200007fe
10009160:	20000890 	.word	0x20000890
10009164:	200007f0 	.word	0x200007f0
10009168:	200008b4 	.word	0x200008b4
1000916c:	2000083c 	.word	0x2000083c
10009170:	200007fc 	.word	0x200007fc
10009174:	200007f2 	.word	0x200007f2
10009178:	2000082e 	.word	0x2000082e
1000917c:	20000c36 	.word	0x20000c36
10009180:	20000844 	.word	0x20000844
10009184:	20000848 	.word	0x20000848
10009188:	20000836 	.word	0x20000836
1000918c:	20000860 	.word	0x20000860
10009190:	2000085c 	.word	0x2000085c
10009194:	200008f6 	.word	0x200008f6
10009198:	2000083a 	.word	0x2000083a
1000919c:	200008be 	.word	0x200008be
100091a0:	20000834 	.word	0x20000834
100091a4:	20000858 	.word	0x20000858
100091a8:	20000c34 	.word	0x20000c34
100091ac:	20000862 	.word	0x20000862
100091b0:	20000840 	.word	0x20000840
100091b4:	2000088a 	.word	0x2000088a
100091b8:	20000814 	.word	0x20000814
100091bc:	200008aa 	.word	0x200008aa
100091c0:	2000054a 	.word	0x2000054a
100091c4:	200008a0 	.word	0x200008a0
100091c8:	200008b8 	.word	0x200008b8
100091cc:	20000838 	.word	0x20000838
100091d0:	2000088c 	.word	0x2000088c
100091d4:	20000c24 	.word	0x20000c24
100091d8:	2000085a 	.word	0x2000085a
100091dc:	20000818 	.word	0x20000818
100091e0:	200007f4 	.word	0x200007f4
100091e4:	20000900 	.word	0x20000900
100091e8:	20000864 	.word	0x20000864
100091ec:	200008a4 	.word	0x200008a4
100091f0:	200008b2 	.word	0x200008b2
100091f4:	4b6f      	ldr	r3, [pc, #444]	; (100093b4 <main+0x1d98>)
100091f6:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
100091f8:	4b6f      	ldr	r3, [pc, #444]	; (100093b8 <main+0x1d9c>)
100091fa:	881b      	ldrh	r3, [r3, #0]
100091fc:	b2da      	uxtb	r2, r3
100091fe:	4b6d      	ldr	r3, [pc, #436]	; (100093b4 <main+0x1d98>)
10009200:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10009202:	4b6e      	ldr	r3, [pc, #440]	; (100093bc <main+0x1da0>)
10009204:	881b      	ldrh	r3, [r3, #0]
10009206:	0a1b      	lsrs	r3, r3, #8
10009208:	b29b      	uxth	r3, r3
1000920a:	b2da      	uxtb	r2, r3
1000920c:	4b69      	ldr	r3, [pc, #420]	; (100093b4 <main+0x1d98>)
1000920e:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10009210:	4b6a      	ldr	r3, [pc, #424]	; (100093bc <main+0x1da0>)
10009212:	881b      	ldrh	r3, [r3, #0]
10009214:	b2da      	uxtb	r2, r3
10009216:	4b67      	ldr	r3, [pc, #412]	; (100093b4 <main+0x1d98>)
10009218:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw /0x100;
1000921a:	4b69      	ldr	r3, [pc, #420]	; (100093c0 <main+0x1da4>)
1000921c:	881b      	ldrh	r3, [r3, #0]
1000921e:	0a1b      	lsrs	r3, r3, #8
10009220:	b29b      	uxth	r3, r3
10009222:	b2da      	uxtb	r2, r3
10009224:	4b63      	ldr	r3, [pc, #396]	; (100093b4 <main+0x1d98>)
10009226:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10009228:	4b65      	ldr	r3, [pc, #404]	; (100093c0 <main+0x1da4>)
1000922a:	881b      	ldrh	r3, [r3, #0]
1000922c:	b2da      	uxtb	r2, r3
1000922e:	4b61      	ldr	r3, [pc, #388]	; (100093b4 <main+0x1d98>)
10009230:	73da      	strb	r2, [r3, #15]

												 if (resultB2 > min_EEP_Voltage_Uin)
10009232:	4b64      	ldr	r3, [pc, #400]	; (100093c4 <main+0x1da8>)
10009234:	881a      	ldrh	r2, [r3, #0]
10009236:	23ba      	movs	r3, #186	; 0xba
10009238:	011b      	lsls	r3, r3, #4
1000923a:	429a      	cmp	r2, r3
1000923c:	d905      	bls.n	1000924a <main+0x1c2e>
												 {
											      tester4 = writeOff_light_B5_EEprom();
1000923e:	f7f8 fdbb 	bl	10001db8 <writeOff_light_B5_EEprom>
10009242:	1c03      	adds	r3, r0, #0
10009244:	b29a      	uxth	r2, r3
10009246:	4b60      	ldr	r3, [pc, #384]	; (100093c8 <main+0x1dac>)
10009248:	801a      	strh	r2, [r3, #0]
												 }
												 tester = writeLamp_data_B3_EEprom();
1000924a:	f7f8 fd49 	bl	10001ce0 <writeLamp_data_B3_EEprom>
1000924e:	1c03      	adds	r3, r0, #0
10009250:	1c1a      	adds	r2, r3, #0
10009252:	4b5e      	ldr	r3, [pc, #376]	; (100093cc <main+0x1db0>)
10009254:	601a      	str	r2, [r3, #0]
												 if (tester1==0x03)
10009256:	4b5e      	ldr	r3, [pc, #376]	; (100093d0 <main+0x1db4>)
10009258:	881b      	ldrh	r3, [r3, #0]
1000925a:	2b03      	cmp	r3, #3
1000925c:	d129      	bne.n	100092b2 <main+0x1c96>
											 	 {
													new_data_HalloBack();
1000925e:	f7f8 fa25 	bl	100016ac <new_data_HalloBack>
												  	 transmit_buf_size=12;
10009262:	4b5c      	ldr	r3, [pc, #368]	; (100093d4 <main+0x1db8>)
10009264:	220c      	movs	r2, #12
10009266:	701a      	strb	r2, [r3, #0]
													 new_data[6]='i';
10009268:	4b5b      	ldr	r3, [pc, #364]	; (100093d8 <main+0x1dbc>)
1000926a:	2269      	movs	r2, #105	; 0x69
1000926c:	719a      	strb	r2, [r3, #6]
													 new_data[7]=tester1;
1000926e:	4b58      	ldr	r3, [pc, #352]	; (100093d0 <main+0x1db4>)
10009270:	881b      	ldrh	r3, [r3, #0]
10009272:	b2da      	uxtb	r2, r3
10009274:	4b58      	ldr	r3, [pc, #352]	; (100093d8 <main+0x1dbc>)
10009276:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester2;
10009278:	4b58      	ldr	r3, [pc, #352]	; (100093dc <main+0x1dc0>)
1000927a:	881b      	ldrh	r3, [r3, #0]
1000927c:	b2da      	uxtb	r2, r3
1000927e:	4b56      	ldr	r3, [pc, #344]	; (100093d8 <main+0x1dbc>)
10009280:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester3;
10009282:	4b57      	ldr	r3, [pc, #348]	; (100093e0 <main+0x1dc4>)
10009284:	881b      	ldrh	r3, [r3, #0]
10009286:	b2da      	uxtb	r2, r3
10009288:	4b53      	ldr	r3, [pc, #332]	; (100093d8 <main+0x1dbc>)
1000928a:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester4;
1000928c:	4b4e      	ldr	r3, [pc, #312]	; (100093c8 <main+0x1dac>)
1000928e:	881b      	ldrh	r3, [r3, #0]
10009290:	b2da      	uxtb	r2, r3
10009292:	4b51      	ldr	r3, [pc, #324]	; (100093d8 <main+0x1dbc>)
10009294:	729a      	strb	r2, [r3, #10]
													 new_data[11]=0xff;
10009296:	4b50      	ldr	r3, [pc, #320]	; (100093d8 <main+0x1dbc>)
10009298:	22ff      	movs	r2, #255	; 0xff
1000929a:	72da      	strb	r2, [r3, #11]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000929c:	4b4d      	ldr	r3, [pc, #308]	; (100093d4 <main+0x1db8>)
1000929e:	781b      	ldrb	r3, [r3, #0]
100092a0:	1c1c      	adds	r4, r3, #0
100092a2:	4a50      	ldr	r2, [pc, #320]	; (100093e4 <main+0x1dc8>)
100092a4:	4b4c      	ldr	r3, [pc, #304]	; (100093d8 <main+0x1dbc>)
100092a6:	1c10      	adds	r0, r2, #0
100092a8:	1c19      	adds	r1, r3, #0
100092aa:	1c22      	adds	r2, r4, #0
100092ac:	f7fa fcce 	bl	10003c4c <UART_Transmit>
100092b0:	e05e      	b.n	10009370 <main+0x1d54>
												  }
													else
													{new_data_HalloBack();
100092b2:	f7f8 f9fb 	bl	100016ac <new_data_HalloBack>
												  	 transmit_buf_size=13;
100092b6:	4b47      	ldr	r3, [pc, #284]	; (100093d4 <main+0x1db8>)
100092b8:	220d      	movs	r2, #13
100092ba:	701a      	strb	r2, [r3, #0]
													 new_data[6]='e';
100092bc:	4b46      	ldr	r3, [pc, #280]	; (100093d8 <main+0x1dbc>)
100092be:	2265      	movs	r2, #101	; 0x65
100092c0:	719a      	strb	r2, [r3, #6]
													 new_data[7]=15;
100092c2:	4b45      	ldr	r3, [pc, #276]	; (100093d8 <main+0x1dbc>)
100092c4:	220f      	movs	r2, #15
100092c6:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester1;
100092c8:	4b41      	ldr	r3, [pc, #260]	; (100093d0 <main+0x1db4>)
100092ca:	881b      	ldrh	r3, [r3, #0]
100092cc:	b2da      	uxtb	r2, r3
100092ce:	4b42      	ldr	r3, [pc, #264]	; (100093d8 <main+0x1dbc>)
100092d0:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
100092d2:	4b42      	ldr	r3, [pc, #264]	; (100093dc <main+0x1dc0>)
100092d4:	881b      	ldrh	r3, [r3, #0]
100092d6:	b2da      	uxtb	r2, r3
100092d8:	4b3f      	ldr	r3, [pc, #252]	; (100093d8 <main+0x1dbc>)
100092da:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester3;
100092dc:	4b40      	ldr	r3, [pc, #256]	; (100093e0 <main+0x1dc4>)
100092de:	881b      	ldrh	r3, [r3, #0]
100092e0:	b2da      	uxtb	r2, r3
100092e2:	4b3d      	ldr	r3, [pc, #244]	; (100093d8 <main+0x1dbc>)
100092e4:	729a      	strb	r2, [r3, #10]
													 new_data[11]=tester4;
100092e6:	4b38      	ldr	r3, [pc, #224]	; (100093c8 <main+0x1dac>)
100092e8:	881b      	ldrh	r3, [r3, #0]
100092ea:	b2da      	uxtb	r2, r3
100092ec:	4b3a      	ldr	r3, [pc, #232]	; (100093d8 <main+0x1dbc>)
100092ee:	72da      	strb	r2, [r3, #11]
													 new_data[12]=0xff;
100092f0:	4b39      	ldr	r3, [pc, #228]	; (100093d8 <main+0x1dbc>)
100092f2:	22ff      	movs	r2, #255	; 0xff
100092f4:	731a      	strb	r2, [r3, #12]
													 UART_Transmit(&UART_1, new_data,transmit_buf_size);
100092f6:	4b37      	ldr	r3, [pc, #220]	; (100093d4 <main+0x1db8>)
100092f8:	781b      	ldrb	r3, [r3, #0]
100092fa:	1c1c      	adds	r4, r3, #0
100092fc:	4a39      	ldr	r2, [pc, #228]	; (100093e4 <main+0x1dc8>)
100092fe:	4b36      	ldr	r3, [pc, #216]	; (100093d8 <main+0x1dbc>)
10009300:	1c10      	adds	r0, r2, #0
10009302:	1c19      	adds	r1, r3, #0
10009304:	1c22      	adds	r2, r4, #0
10009306:	f7fa fca1 	bl	10003c4c <UART_Transmit>
1000930a:	e031      	b.n	10009370 <main+0x1d54>
													}
											 } //if result

												 else{
													new_data_HalloBack();
1000930c:	f7f8 f9ce 	bl	100016ac <new_data_HalloBack>
													 new_data[6]='e';
10009310:	4b31      	ldr	r3, [pc, #196]	; (100093d8 <main+0x1dbc>)
10009312:	2265      	movs	r2, #101	; 0x65
10009314:	719a      	strb	r2, [r3, #6]
													 new_data[7]='r';
10009316:	4b30      	ldr	r3, [pc, #192]	; (100093d8 <main+0x1dbc>)
10009318:	2272      	movs	r2, #114	; 0x72
1000931a:	71da      	strb	r2, [r3, #7]
													 new_data[8]='0';
1000931c:	4b2e      	ldr	r3, [pc, #184]	; (100093d8 <main+0x1dbc>)
1000931e:	2230      	movs	r2, #48	; 0x30
10009320:	721a      	strb	r2, [r3, #8]
													 new_data[9]='3';
10009322:	4b2d      	ldr	r3, [pc, #180]	; (100093d8 <main+0x1dbc>)
10009324:	2233      	movs	r2, #51	; 0x33
10009326:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009328:	4b2a      	ldr	r3, [pc, #168]	; (100093d4 <main+0x1db8>)
1000932a:	781b      	ldrb	r3, [r3, #0]
1000932c:	1c1c      	adds	r4, r3, #0
1000932e:	4a2d      	ldr	r2, [pc, #180]	; (100093e4 <main+0x1dc8>)
10009330:	4b29      	ldr	r3, [pc, #164]	; (100093d8 <main+0x1dbc>)
10009332:	1c10      	adds	r0, r2, #0
10009334:	1c19      	adds	r1, r3, #0
10009336:	1c22      	adds	r2, r4, #0
10009338:	f7fa fc88 	bl	10003c4c <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
1000933c:	e032      	b.n	100093a4 <main+0x1d88>
													 new_data[9]='3';
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
										 }//if status
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
1000933e:	f7f8 f9b5 	bl	100016ac <new_data_HalloBack>
											 new_data[6]='e';
10009342:	4b25      	ldr	r3, [pc, #148]	; (100093d8 <main+0x1dbc>)
10009344:	2265      	movs	r2, #101	; 0x65
10009346:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
10009348:	4b23      	ldr	r3, [pc, #140]	; (100093d8 <main+0x1dbc>)
1000934a:	2272      	movs	r2, #114	; 0x72
1000934c:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
1000934e:	4b22      	ldr	r3, [pc, #136]	; (100093d8 <main+0x1dbc>)
10009350:	2230      	movs	r2, #48	; 0x30
10009352:	721a      	strb	r2, [r3, #8]
											 new_data[9]='2';
10009354:	4b20      	ldr	r3, [pc, #128]	; (100093d8 <main+0x1dbc>)
10009356:	2232      	movs	r2, #50	; 0x32
10009358:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000935a:	4b1e      	ldr	r3, [pc, #120]	; (100093d4 <main+0x1db8>)
1000935c:	781b      	ldrb	r3, [r3, #0]
1000935e:	1c1c      	adds	r4, r3, #0
10009360:	4a20      	ldr	r2, [pc, #128]	; (100093e4 <main+0x1dc8>)
10009362:	4b1d      	ldr	r3, [pc, #116]	; (100093d8 <main+0x1dbc>)
10009364:	1c10      	adds	r0, r2, #0
10009366:	1c19      	adds	r1, r3, #0
10009368:	1c22      	adds	r2, r4, #0
1000936a:	f7fa fc6f 	bl	10003c4c <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
1000936e:	e019      	b.n	100093a4 <main+0x1d88>
10009370:	e018      	b.n	100093a4 <main+0x1d88>
											 new_data[9]='2';
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
											}
									 }//if sernr
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
10009372:	f7f8 f99b 	bl	100016ac <new_data_HalloBack>
											 new_data[6]='e';
10009376:	4b18      	ldr	r3, [pc, #96]	; (100093d8 <main+0x1dbc>)
10009378:	2265      	movs	r2, #101	; 0x65
1000937a:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
1000937c:	4b16      	ldr	r3, [pc, #88]	; (100093d8 <main+0x1dbc>)
1000937e:	2272      	movs	r2, #114	; 0x72
10009380:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
10009382:	4b15      	ldr	r3, [pc, #84]	; (100093d8 <main+0x1dbc>)
10009384:	2230      	movs	r2, #48	; 0x30
10009386:	721a      	strb	r2, [r3, #8]
											 new_data[9]='1';
10009388:	4b13      	ldr	r3, [pc, #76]	; (100093d8 <main+0x1dbc>)
1000938a:	2231      	movs	r2, #49	; 0x31
1000938c:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000938e:	4b11      	ldr	r3, [pc, #68]	; (100093d4 <main+0x1db8>)
10009390:	781b      	ldrb	r3, [r3, #0]
10009392:	1c1c      	adds	r4, r3, #0
10009394:	4a13      	ldr	r2, [pc, #76]	; (100093e4 <main+0x1dc8>)
10009396:	4b10      	ldr	r3, [pc, #64]	; (100093d8 <main+0x1dbc>)
10009398:	1c10      	adds	r0, r2, #0
1000939a:	1c19      	adds	r1, r3, #0
1000939c:	1c22      	adds	r2, r4, #0
1000939e:	f7fa fc55 	bl	10003c4c <UART_Transmit>
											}
											break;
100093a2:	e001      	b.n	100093a8 <main+0x1d8c>
100093a4:	e000      	b.n	100093a8 <main+0x1d8c>

				default:
				break;
100093a6:	46c0      	nop			; (mov r8, r8)
				}//switch
			  } // else node id == ok

				//############
				execute = 0;
100093a8:	4b0f      	ldr	r3, [pc, #60]	; (100093e8 <main+0x1dcc>)
100093aa:	2200      	movs	r2, #0
100093ac:	701a      	strb	r2, [r3, #0]
			} // if ( execute == 1 )
		} // if(UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
	}
100093ae:	f7fe fbee 	bl	10007b8e <main+0x572>
100093b2:	46c0      	nop			; (mov r8, r8)
100093b4:	20000848 	.word	0x20000848
100093b8:	200008b2 	.word	0x200008b2
100093bc:	200007c8 	.word	0x200007c8
100093c0:	20000970 	.word	0x20000970
100093c4:	200007fe 	.word	0x200007fe
100093c8:	20000c32 	.word	0x20000c32
100093cc:	20000c28 	.word	0x20000c28
100093d0:	20000c36 	.word	0x20000c36
100093d4:	20000550 	.word	0x20000550
100093d8:	20000804 	.word	0x20000804
100093dc:	20000c34 	.word	0x20000c34
100093e0:	20000c24 	.word	0x20000c24
100093e4:	20000560 	.word	0x20000560
100093e8:	200008b0 	.word	0x200008b0

100093ec <endofTransmitU1>:
   return (1U);
 }

//----------------------------------------------------------------------------------------
void endofTransmitU1()//Callback functin for "End of transmit" event.
 {
100093ec:	b580      	push	{r7, lr}
100093ee:	af00      	add	r7, sp, #0
 // UART_Receive(&UART_0, rec_data, sizeof(rec_data));
	  // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
 }
100093f0:	46bd      	mov	sp, r7
100093f2:	bd80      	pop	{r7, pc}

100093f4 <endofReceiveU1>:
//----------------------------------------------------------------------------------------
 void endofReceiveU1()//Callback function for "End of receive" event.
 {
100093f4:	b580      	push	{r7, lr}
100093f6:	af00      	add	r7, sp, #0
	//   DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	//UART_Transmit(&UART_0, rec_data, sizeof(rec_data));
 }
100093f8:	46bd      	mov	sp, r7
100093fa:	bd80      	pop	{r7, pc}

100093fc <endofTransmitU0>:
 //----------------------------------------------------------------------------------------
 void endofTransmitU0()//Callback functin for "End of transmit" event.
  {
100093fc:	b580      	push	{r7, lr}
100093fe:	af00      	add	r7, sp, #0
 //a  UART_Receive(&UART_1, rec_data, sizeof(rec_data));
	 //a	  DIGITAL_IO_ToggleOutput(&DO_LED_Shtdwn);
  }
10009400:	46bd      	mov	sp, r7
10009402:	bd80      	pop	{r7, pc}

10009404 <endofReceiveU0>:
 //----------------------------------------------------------------------------------------
  void endofReceiveU0()//Callback function for "End of receive" event.
  {
10009404:	b580      	push	{r7, lr}
10009406:	af00      	add	r7, sp, #0
 	  // DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	  //a UART_Transmit(&UART_1, rec_data, sizeof(rec_data));
  }
10009408:	46bd      	mov	sp, r7
1000940a:	bd80      	pop	{r7, pc}

1000940c <VADC0_C0_0_IRQHandler>:
 //----------------------------------------------------------------------------------------
  void adcIRQHandler(void)
  {
1000940c:	b580      	push	{r7, lr}
1000940e:	af00      	add	r7, sp, #0
        // read the results of the conversion
        resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
10009410:	4b35      	ldr	r3, [pc, #212]	; (100094e8 <VADC0_C0_0_IRQHandler+0xdc>)
10009412:	1c18      	adds	r0, r3, #0
10009414:	f7fe f8e0 	bl	100075d8 <ADC_MEASUREMENT_ADV_GetResult>
10009418:	1c03      	adds	r3, r0, #0
1000941a:	1c1a      	adds	r2, r3, #0
1000941c:	4b33      	ldr	r3, [pc, #204]	; (100094ec <VADC0_C0_0_IRQHandler+0xe0>)
1000941e:	801a      	strh	r2, [r3, #0]
        resultAalt = (resultA + 3*resultAalt)/4;
10009420:	4b32      	ldr	r3, [pc, #200]	; (100094ec <VADC0_C0_0_IRQHandler+0xe0>)
10009422:	881b      	ldrh	r3, [r3, #0]
10009424:	1c19      	adds	r1, r3, #0
10009426:	4b32      	ldr	r3, [pc, #200]	; (100094f0 <VADC0_C0_0_IRQHandler+0xe4>)
10009428:	881b      	ldrh	r3, [r3, #0]
1000942a:	1c1a      	adds	r2, r3, #0
1000942c:	1c13      	adds	r3, r2, #0
1000942e:	005b      	lsls	r3, r3, #1
10009430:	189b      	adds	r3, r3, r2
10009432:	18cb      	adds	r3, r1, r3
10009434:	2b00      	cmp	r3, #0
10009436:	da00      	bge.n	1000943a <VADC0_C0_0_IRQHandler+0x2e>
10009438:	3303      	adds	r3, #3
1000943a:	109b      	asrs	r3, r3, #2
1000943c:	b29a      	uxth	r2, r3
1000943e:	4b2c      	ldr	r3, [pc, #176]	; (100094f0 <VADC0_C0_0_IRQHandler+0xe4>)
10009440:	801a      	strh	r2, [r3, #0]
        resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
10009442:	4b2c      	ldr	r3, [pc, #176]	; (100094f4 <VADC0_C0_0_IRQHandler+0xe8>)
10009444:	1c18      	adds	r0, r3, #0
10009446:	f7fe f8c7 	bl	100075d8 <ADC_MEASUREMENT_ADV_GetResult>
1000944a:	1c03      	adds	r3, r0, #0
1000944c:	1c1a      	adds	r2, r3, #0
1000944e:	4b2a      	ldr	r3, [pc, #168]	; (100094f8 <VADC0_C0_0_IRQHandler+0xec>)
10009450:	801a      	strh	r2, [r3, #0]
        resultBalt = (resultB + 3*resultBalt)/4;
10009452:	4b29      	ldr	r3, [pc, #164]	; (100094f8 <VADC0_C0_0_IRQHandler+0xec>)
10009454:	881b      	ldrh	r3, [r3, #0]
10009456:	1c19      	adds	r1, r3, #0
10009458:	4b28      	ldr	r3, [pc, #160]	; (100094fc <VADC0_C0_0_IRQHandler+0xf0>)
1000945a:	881b      	ldrh	r3, [r3, #0]
1000945c:	1c1a      	adds	r2, r3, #0
1000945e:	1c13      	adds	r3, r2, #0
10009460:	005b      	lsls	r3, r3, #1
10009462:	189b      	adds	r3, r3, r2
10009464:	18cb      	adds	r3, r1, r3
10009466:	2b00      	cmp	r3, #0
10009468:	da00      	bge.n	1000946c <VADC0_C0_0_IRQHandler+0x60>
1000946a:	3303      	adds	r3, #3
1000946c:	109b      	asrs	r3, r3, #2
1000946e:	b29a      	uxth	r2, r3
10009470:	4b22      	ldr	r3, [pc, #136]	; (100094fc <VADC0_C0_0_IRQHandler+0xf0>)
10009472:	801a      	strh	r2, [r3, #0]
        resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
10009474:	4b22      	ldr	r3, [pc, #136]	; (10009500 <VADC0_C0_0_IRQHandler+0xf4>)
10009476:	1c18      	adds	r0, r3, #0
10009478:	f7fe f8ae 	bl	100075d8 <ADC_MEASUREMENT_ADV_GetResult>
1000947c:	1c03      	adds	r3, r0, #0
1000947e:	1c1a      	adds	r2, r3, #0
10009480:	4b20      	ldr	r3, [pc, #128]	; (10009504 <VADC0_C0_0_IRQHandler+0xf8>)
10009482:	801a      	strh	r2, [r3, #0]
        resultCalt = (resultC + 3*resultCalt)/4;
10009484:	4b1f      	ldr	r3, [pc, #124]	; (10009504 <VADC0_C0_0_IRQHandler+0xf8>)
10009486:	881b      	ldrh	r3, [r3, #0]
10009488:	1c19      	adds	r1, r3, #0
1000948a:	4b1f      	ldr	r3, [pc, #124]	; (10009508 <VADC0_C0_0_IRQHandler+0xfc>)
1000948c:	881b      	ldrh	r3, [r3, #0]
1000948e:	1c1a      	adds	r2, r3, #0
10009490:	1c13      	adds	r3, r2, #0
10009492:	005b      	lsls	r3, r3, #1
10009494:	189b      	adds	r3, r3, r2
10009496:	18cb      	adds	r3, r1, r3
10009498:	2b00      	cmp	r3, #0
1000949a:	da00      	bge.n	1000949e <VADC0_C0_0_IRQHandler+0x92>
1000949c:	3303      	adds	r3, #3
1000949e:	109b      	asrs	r3, r3, #2
100094a0:	b29a      	uxth	r2, r3
100094a2:	4b19      	ldr	r3, [pc, #100]	; (10009508 <VADC0_C0_0_IRQHandler+0xfc>)
100094a4:	801a      	strh	r2, [r3, #0]
        resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
100094a6:	4b19      	ldr	r3, [pc, #100]	; (1000950c <VADC0_C0_0_IRQHandler+0x100>)
100094a8:	1c18      	adds	r0, r3, #0
100094aa:	f7fe f895 	bl	100075d8 <ADC_MEASUREMENT_ADV_GetResult>
100094ae:	1c03      	adds	r3, r0, #0
100094b0:	1c1a      	adds	r2, r3, #0
100094b2:	4b17      	ldr	r3, [pc, #92]	; (10009510 <VADC0_C0_0_IRQHandler+0x104>)
100094b4:	801a      	strh	r2, [r3, #0]
        resultDalt = (resultD + 3*resultDalt)/4;
100094b6:	4b16      	ldr	r3, [pc, #88]	; (10009510 <VADC0_C0_0_IRQHandler+0x104>)
100094b8:	881b      	ldrh	r3, [r3, #0]
100094ba:	1c19      	adds	r1, r3, #0
100094bc:	4b15      	ldr	r3, [pc, #84]	; (10009514 <VADC0_C0_0_IRQHandler+0x108>)
100094be:	881b      	ldrh	r3, [r3, #0]
100094c0:	1c1a      	adds	r2, r3, #0
100094c2:	1c13      	adds	r3, r2, #0
100094c4:	005b      	lsls	r3, r3, #1
100094c6:	189b      	adds	r3, r3, r2
100094c8:	18cb      	adds	r3, r1, r3
100094ca:	2b00      	cmp	r3, #0
100094cc:	da00      	bge.n	100094d0 <VADC0_C0_0_IRQHandler+0xc4>
100094ce:	3303      	adds	r3, #3
100094d0:	109b      	asrs	r3, r3, #2
100094d2:	b29a      	uxth	r2, r3
100094d4:	4b0f      	ldr	r3, [pc, #60]	; (10009514 <VADC0_C0_0_IRQHandler+0x108>)
100094d6:	801a      	strh	r2, [r3, #0]
        adc_ready=adc_ready + 1;
100094d8:	4b0f      	ldr	r3, [pc, #60]	; (10009518 <VADC0_C0_0_IRQHandler+0x10c>)
100094da:	881b      	ldrh	r3, [r3, #0]
100094dc:	3301      	adds	r3, #1
100094de:	b29a      	uxth	r2, r3
100094e0:	4b0d      	ldr	r3, [pc, #52]	; (10009518 <VADC0_C0_0_IRQHandler+0x10c>)
100094e2:	801a      	strh	r2, [r3, #0]
        //Start the next round of conversion
      //  ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
  }
100094e4:	46bd      	mov	sp, r7
100094e6:	bd80      	pop	{r7, pc}
100094e8:	1000978c 	.word	0x1000978c
100094ec:	200008b6 	.word	0x200008b6
100094f0:	200007c4 	.word	0x200007c4
100094f4:	1000974c 	.word	0x1000974c
100094f8:	20000548 	.word	0x20000548
100094fc:	200008a2 	.word	0x200008a2
10009500:	1000976c 	.word	0x1000976c
10009504:	2000085e 	.word	0x2000085e
10009508:	20000906 	.word	0x20000906
1000950c:	100097ac 	.word	0x100097ac
10009510:	200008bc 	.word	0x200008bc
10009514:	20000766 	.word	0x20000766
10009518:	200008fa 	.word	0x200008fa

1000951c <__libc_init_array>:
1000951c:	4b0e      	ldr	r3, [pc, #56]	; (10009558 <__libc_init_array+0x3c>)
1000951e:	b570      	push	{r4, r5, r6, lr}
10009520:	2500      	movs	r5, #0
10009522:	1c1e      	adds	r6, r3, #0
10009524:	4c0d      	ldr	r4, [pc, #52]	; (1000955c <__libc_init_array+0x40>)
10009526:	1ae4      	subs	r4, r4, r3
10009528:	10a4      	asrs	r4, r4, #2
1000952a:	42a5      	cmp	r5, r4
1000952c:	d004      	beq.n	10009538 <__libc_init_array+0x1c>
1000952e:	00ab      	lsls	r3, r5, #2
10009530:	58f3      	ldr	r3, [r6, r3]
10009532:	4798      	blx	r3
10009534:	3501      	adds	r5, #1
10009536:	e7f8      	b.n	1000952a <__libc_init_array+0xe>
10009538:	f7fa fa90 	bl	10003a5c <_init>
1000953c:	4b08      	ldr	r3, [pc, #32]	; (10009560 <__libc_init_array+0x44>)
1000953e:	2500      	movs	r5, #0
10009540:	1c1e      	adds	r6, r3, #0
10009542:	4c08      	ldr	r4, [pc, #32]	; (10009564 <__libc_init_array+0x48>)
10009544:	1ae4      	subs	r4, r4, r3
10009546:	10a4      	asrs	r4, r4, #2
10009548:	42a5      	cmp	r5, r4
1000954a:	d004      	beq.n	10009556 <__libc_init_array+0x3a>
1000954c:	00ab      	lsls	r3, r5, #2
1000954e:	58f3      	ldr	r3, [r6, r3]
10009550:	4798      	blx	r3
10009552:	3501      	adds	r5, #1
10009554:	e7f8      	b.n	10009548 <__libc_init_array+0x2c>
10009556:	bd70      	pop	{r4, r5, r6, pc}
10009558:	20000764 	.word	0x20000764
1000955c:	20000764 	.word	0x20000764
10009560:	20000764 	.word	0x20000764
10009564:	20000764 	.word	0x20000764
10009568:	100020de 	.word	0x100020de
1000956c:	1000208e 	.word	0x1000208e
10009570:	1000209c 	.word	0x1000209c
10009574:	100020aa 	.word	0x100020aa
10009578:	100020ba 	.word	0x100020ba
1000957c:	100020cc 	.word	0x100020cc

10009580 <g_xmc_vadc_group_array>:
10009580:	48030400 48030800                       ...H...H

10009588 <UART_0_channel_config>:
10009588:	00004b00 10010808 00000000              .K..........

10009594 <UART_0_tx_pin_config>:
10009594:	000000b0 00000001                       ........

1000959c <UART_0_tx_pin>:
1000959c:	40040100 00000001 10009594              ...@........

100095a8 <UART_0_config>:
100095a8:	10009588 10004271 100093fd 10009405     ....qB..........
	...
100095cc:	1000959c 04000000 00000304              ............

100095d8 <UART_0_rx_pin_config>:
100095d8:	00000000 00000001                       ........

100095e0 <UART_1_channel_config>:
100095e0:	00004b00 10010808 00000000              .K..........

100095ec <UART_1_tx_pin_config>:
100095ec:	000000b8 00000001                       ........

100095f4 <UART_1_tx_pin>:
100095f4:	40040000 00000006 100095ec              ...@........

10009600 <UART_1_config>:
10009600:	100095e0 10004399 100093ed 100093f5     .....C..........
	...
10009624:	100095f4 04000000 00000404              ............

10009630 <UART_1_rx_pin_config>:
10009630:	00000000 00000001                       ........

10009638 <INTERRUPT_0>:
10009638:	0001030f                                ....

1000963c <INTERRUPT_1>:
1000963c:	00000300                                ....

10009640 <group_init_handle0>:
	...

10009654 <group_init_handle1>:
	...

10009668 <global_config>:
	...
10009680:	10005a2e 100059de 100059ea 10005a1a     .Z...Y...Y...Z..
10009690:	10005a2e 100059e4 10005a0a 10005a10     .Z...Y...Z...Z..
100096a0:	10005a24                                $Z..

100096a4 <E_EEPROM_XMC1_block_Config>:
100096a4:	00000001 00000010 00000002 00000010     ................
100096b4:	00000003 00000020 00000004 00000010     .... ...........
100096c4:	00000005 00000010 00000006 00000010     ................

100096d4 <xmc_int_tcs>:
100096d4:	40040200 00000000 00000000 00000002     ...@............

100096e4 <xmc_int_bmc>:
100096e4:	40040200 00000000 00000000 00000007     ...@............

100096f4 <xmc_lin_en>:
100096f4:	40040000 00000080 00010000 00000000     ...@............

10009704 <xmc_sel_gain>:
10009704:	40040000 00000080 00010000 0000000c     ...@............

10009714 <VCC_LED_shtdwn>:
10009714:	40040000 00000000 00000000 0000000d     ...@............
10009724:	00000100 00010000 00000000              ............

10009730 <group_ptrs>:
10009730:	48030400 48030800                       ...H...H

10009738 <ADC_MEASUREMENT_ADV_0_xmc_ntc_ch_config>:
10009738:	002b0000 00000000 00000000 0000ff01     ..+.............

10009748 <ADC_MEASUREMENT_ADV_0_xmc_ntc_res_config>:
10009748:	00000000                                ....

1000974c <ADC_MEASUREMENT_ADV_0_xmc_ntc_handle>:
1000974c:	10009738 10009748 00000000              8...H.......

10009758 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_ch_config>:
10009758:	002c0000 00000000 00000000 00000201     ..,.............

10009768 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_res_config>:
10009768:	00000000                                ....

1000976c <ADC_MEASUREMENT_ADV_0_xmc_I_ww_handle>:
1000976c:	10009758 10009768 00000100              X...h.......

10009778 <ADC_MEASUREMENT_ADV_0_xmc_U_in_ch_config>:
10009778:	002d0000 00000000 00000000 0000ff01     ..-.............

10009788 <ADC_MEASUREMENT_ADV_0_xmc_U_in_res_config>:
10009788:	00000000                                ....

1000978c <ADC_MEASUREMENT_ADV_0_xmc_U_in_handle>:
1000978c:	10009778 10009788 00000300              x...........

10009798 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_ch_config>:
10009798:	002a0000 00000000 00000000 0000ff01     ..*.............

100097a8 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_res_config>:
100097a8:	80000000                                ....

100097ac <ADC_MEASUREMENT_ADV_0_xmc_I_cw_handle>:
100097ac:	10009798 100097a8 00000400              ............

100097b8 <ADC_MEASUREMENT_ADV_0_queue_config>:
	...

100097c4 <ADC_MEASUREMENT_ADV_0_queue_handle>:
	...
100097d0:	00000015 100097b8 00000001              ............

100097dc <ADC_MEASUREMENT_ADV_0_xmc_ntc_queue_entry_0>:
100097dc:	000000a0                                ....

100097e0 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_queue_entry_1>:
100097e0:	00000021                                !...

100097e4 <ADC_MEASUREMENT_ADV_0_xmc_U_in_queue_entry_2>:
100097e4:	00000023                                #...

100097e8 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_queue_entry_3>:
100097e8:	00000024                                $...

100097ec <ADC_MEASUREMENT_ADV_0>:
100097ec:	20000750 20000740 100073a1 100097c4     P.. @.. .s......
100097fc:	20000760 04040003 00000001 10008dd4     `.. ............
1000980c:	10008558 100086f4 100093a6 10008bd4     X...............
1000981c:	10008ca2 10008a2c 100093a6 100093a6     ....,...........
1000982c:	10008834 100093a6 100093a6 100093a6     4...............
1000983c:	100093a6 10007f46 10007f62 100093a6     ....F...b.......
1000984c:	100093a6 100093a6 10007f7e 10007fd2     ........~.......
1000985c:	100080fa 10008152 1000801e 100081ee     ....R...........
1000986c:	100082fe 100083e8 10008350 10007f2a     ........P...*...
1000987c:	1000847c 100084ea 1000803a 1000809a     |.......:.......

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	10004905 	.word	0x10004905
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	100012b5 	.word	0x100012b5
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	10001099 	.word	0x10001099
    MOV PC,R0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	10004385 	.word	0x10004385
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	10004495 	.word	0x10004495
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	10004371 	.word	0x10004371
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	10004481 	.word	0x10004481
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	1000940d 	.word	0x1000940d
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001099 	.word	0x10001099
