AArch64 DIC1.MP.FR+dmb.st+isb
CacheType=DIC
{
0:X2=NOP; 0:X1=x; 0:X3=P1:Lself01; 1:X1=x;
}
 P0          | P1         ;
 MOV W0,#1   | Lself01:   ;
 STR W0,[X1] |  B L00     ;
 DMB ST      |  MOV W9,#1 ;
 STR W2,[X3] | L00:       ;
             |  ISB       ;
             |  LDR W0,[X1];
exists (1:X9=1 /\ 1:X0=0)
