Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,153
design__inferred_latch__count,0
design__instance__count,24959
design__instance__area,582253
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,218
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,27
design__max_cap_violation__count__corner:nom_tt_025C_3v30,67
power__internal__total,0.0332019180059433
power__switching__total,0.012651144526898861
power__leakage__total,0.000002532942062316579
power__total,0.04585559666156769
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.7825771363550422
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7727469993723909
timing__hold__ws__corner:nom_tt_025C_3v30,0.5738814030865755
timing__setup__ws__corner:nom_tt_025C_3v30,2.653527250813488
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.573881
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,4.169238
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8132
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,27
design__max_cap_violation__count__corner:nom_ss_125C_3v00,67
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.2642460769435648
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.2470682617315327
timing__hold__ws__corner:nom_ss_125C_3v00,1.4456187767140485
timing__setup__ws__corner:nom_ss_125C_3v00,-31.153747130489734
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-14053.20966751151
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-31.153747130489734
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.445619
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,986
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-31.153748
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,972
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,27
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,67
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5747082972187025
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5681222320057545
timing__hold__ws__corner:nom_ff_n40C_3v60,0.20644775362462847
timing__setup__ws__corner:nom_ff_n40C_3v60,5.163968954166551
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.206448
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,11.586349
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,10227
design__max_fanout_violation__count,27
design__max_cap_violation__count,103
clock__skew__worst_hold,-0.5603537792381406
clock__skew__worst_setup,0.5546077087893806
timing__hold__ws,0.20577340414039924
timing__setup__ws,-33.68151364258745
timing__hold__tns,0.0
timing__setup__tns,-16039.945420546388
timing__hold__wns,0
timing__setup__wns,-33.68151364258745
timing__hold_vio__count,0
timing__hold_r2r__ws,0.205773
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2889
timing__setup_r2r__ws,-33.681515
timing__setup_r2r_vio__count,2846
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.96 733.04
design__io,45
design__die__area,792792
design__core__area,779867
design__instance__count__stdcell,24959
design__instance__area__stdcell,582253
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.746605
design__instance__utilization__stdcell,0.746605
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,149
design__instance__count__class:inverter,972
design__instance__count__class:sequential_cell,2832
design__instance__count__class:multi_input_combinational_cell,13233
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,938110
design__violations,0
design__instance__count__class:timing_repair_buffer,1382
design__instance__count__class:clock_buffer,646
design__instance__count__class:clock_inverter,276
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,9
design__instance__count__class:antenna_cell,9
route__net,19106
route__net__special,2
route__drc_errors__iter:1,6806
route__wirelength__iter:1,1123529
route__drc_errors__iter:2,2167
route__wirelength__iter:2,1114833
route__drc_errors__iter:3,1997
route__wirelength__iter:3,1111694
route__drc_errors__iter:4,89
route__wirelength__iter:4,1110077
route__drc_errors__iter:5,2
route__wirelength__iter:5,1110000
route__drc_errors__iter:6,0
route__wirelength__iter:6,1110000
route__drc_errors,0
route__wirelength,1110000
route__vias,138206
route__vias__singlecut,138206
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1720.72
design__instance__count__class:fill_cell,21098
timing__unannotated_net__count__corner:nom_tt_025C_3v30,416
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,416
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,416
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,120
design__max_fanout_violation__count__corner:min_tt_025C_3v30,27
design__max_cap_violation__count__corner:min_tt_025C_3v30,46
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7610572387708987
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7525127400871237
timing__hold__ws__corner:min_tt_025C_3v30,0.5726506098066668
timing__setup__ws__corner:min_tt_025C_3v30,2.88743259697049
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.572651
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,5.186436
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,416
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,6703
design__max_fanout_violation__count__corner:min_ss_125C_3v00,27
design__max_cap_violation__count__corner:min_ss_125C_3v00,48
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.2277996744603956
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.2200201194622213
timing__hold__ws__corner:min_ss_125C_3v00,1.443624372016206
timing__setup__ws__corner:min_ss_125C_3v00,-29.279640873927622
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-12633.859471740327
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-29.279640873927622
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.443624
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,816
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-29.279640
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,803
timing__unannotated_net__count__corner:min_ss_125C_3v00,416
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,27
design__max_cap_violation__count__corner:min_ff_n40C_3v60,46
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5603537792381406
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5546077087893806
timing__hold__ws__corner:min_ff_n40C_3v60,0.20577340414039924
timing__setup__ws__corner:min_ff_n40C_3v60,5.305827039016235
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.205773
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,11.707908
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,416
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,376
design__max_fanout_violation__count__corner:max_tt_025C_3v30,27
design__max_cap_violation__count__corner:max_tt_025C_3v30,102
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.8064180662601104
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7950851313488244
timing__hold__ws__corner:max_tt_025C_3v30,0.5751181915709868
timing__setup__ws__corner:max_tt_025C_3v30,2.3728433223247314
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.575118
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,2.735117
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,416
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,10227
design__max_fanout_violation__count__corner:max_ss_125C_3v00,27
design__max_cap_violation__count__corner:max_ss_125C_3v00,103
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.3071912811074786
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.2873333874382036
timing__hold__ws__corner:max_ss_125C_3v00,1.4479937658754958
timing__setup__ws__corner:max_ss_125C_3v00,-33.68151364258745
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-16039.945420546388
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-33.68151364258745
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.447994
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,1087
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-33.681515
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,1071
timing__unannotated_net__count__corner:max_ss_125C_3v00,416
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,13
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,27
design__max_cap_violation__count__corner:max_ff_n40C_3v60,102
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5908760314943635
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5833140802151701
timing__hold__ws__corner:max_ff_n40C_3v60,0.20704860634254887
timing__setup__ws__corner:max_ff_n40C_3v60,4.991788457210727
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.207049
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,11.435688
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,416
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,416
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29918
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000818851
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000363077
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000888261
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000363077
design_powergrid__voltage__worst,0.000363077
design_powergrid__voltage__worst__net:VPWR,3.29918
design_powergrid__drop__worst,0.000818851
design_powergrid__drop__worst__net:VPWR,0.000818851
design_powergrid__voltage__worst__net:VGND,0.000363077
design_powergrid__drop__worst__net:VGND,0.000363077
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00009280000000000000596502014449384887484484352171421051025390625
ir__drop__worst,0.000818999999999999958068264138688618913874961435794830322265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
