// ARGS: --verilog adders/adder_d1/add_d1.v --protocol adders/adder_d1/nested_busy_wait.prot
nested_busy_wait(1, 2, 2, 3, 3);   // 2 outer * 3 inner = 6 steps total
nested_busy_wait(10, 20, 3, 2, 30); // 3 outer * 2 inner = 6 steps total
