0.7
2020.1
May 27 2020
20:09:33
E:/project/lab10/MIPS_core/rtl/alu.v,1734488266,verilog,,E:/project/lab10/MIPS_core/rtl/aludec.v,,alu,,,,,,,,
E:/project/lab10/MIPS_core/rtl/aludec.v,1734489499,verilog,,E:/project/lab10/MIPS_core/rtl/controller.v,,aludec,,,,,,,,
E:/project/lab10/MIPS_core/rtl/controller.v,1734487220,verilog,,E:/project/lab10/MIPS_core/rtl/datapath.v,,controller,,,,,,,,
E:/project/lab10/MIPS_core/rtl/datapath.v,1734426398,verilog,,E:/project/lab10/MIPS_core/rtl/maindec.v,,datapath,,,,,,,,
E:/project/lab10/MIPS_core/rtl/maindec.v,1734489483,verilog,,E:/project/lab10/MIPS_core/rtl/mips.v,,maindec,,,,,,,,
E:/project/lab10/MIPS_core/rtl/mips.v,1734426832,verilog,,E:/project/lab10/MIPS_core/rtl/mux2.v,,mips,,,,,,,,
E:/project/lab10/MIPS_core/rtl/mux2.v,1734403648,verilog,,E:/project/lab10/MIPS_core/rtl/regfile.v,,mux2,,,,,,,,
E:/project/lab10/MIPS_core/rtl/regfile.v,1734409280,verilog,,E:/project/lab10/MIPS_core/rtl/signext.v,,regfile,,,,,,,,
E:/project/lab10/MIPS_core/rtl/signext.v,1603902724,verilog,,E:/project/lab10/MIPS_core/rtl/sl2.v,,signext,,,,,,,,
E:/project/lab10/MIPS_core/rtl/sl2.v,1603902724,verilog,,E:/project/lab10/MIPS_core/rtl/top.v,,sl2,,,,,,,,
E:/project/lab10/MIPS_core/rtl/top.v,1734406821,verilog,,E:/project/lab10/MIPS_core/sim/testbench.v,,top,,,,,,,,
E:/project/lab10/MIPS_core/sim/testbench.v,1734407145,verilog,,,,testbench,,,,,,,,
E:/project/lab10/lab10.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/project/lab10/lab10.srcs/sources_1/ip/data_ram/sim/data_ram.v,1734406426,verilog,,E:/project/lab10/lab10.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,,,,,,
E:/project/lab10/lab10.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1734490270,verilog,,E:/project/lab10/MIPS_core/rtl/alu.v,,inst_rom,,,,,,,,
