Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Mon Dec 10 03:48:18 2018
| Host         : saba-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file main_project_top_control_sets_placed.rpt
| Design       : main_project_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      8 |            5 |
|    16+ |           27 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             212 |           33 |
| Yes          | No                    | No                     |             832 |          189 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             274 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                    Enable Signal                   |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  clock_inst/inst/clk_out3 | Inst_VGA/activeArea3_out                           | Inst_VGA/activeArea0_out                               |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam1/controller/Inst_i2c_sender/sioc_i_1_n_0           |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam1/controller/Inst_i2c_sender/taken_i_1_n_0          |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam1/btn_debounce/o_i_1_n_0                            |                1 |              2 |
|  clock_inst/inst/clk_out3 |                                                    | Inst_VGA/Hsync0                                        |                1 |              2 |
|  clock_inst/inst/clk_out3 |                                                    | Inst_VGA/Vsync0                                        |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam2/btn_debounce/o_i_1_n_0                            |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam2/controller/Inst_i2c_sender/taken_i_1_n_0          |                1 |              2 |
|  clock_inst/inst/clk_out2 |                                                    | cam2/controller/Inst_i2c_sender/sioc_i_1_n_0           |                1 |              2 |
|  OV7670_PCLK_1_IBUF_BUFG  |                                                    | OV7670_VSYNC_1_IBUF                                    |                2 |              8 |
|  clock_inst/inst/clk_out2 | vga_blue[3]_i_1_n_0                                |                                                        |                4 |              8 |
|  clock_inst/inst/clk_out2 | gray_scale_cam_1[3]_i_1_n_0                        |                                                        |                2 |              8 |
|  clock_inst/inst/clk_out2 | gray_scale_cam_2[3]_i_1_n_0                        |                                                        |                1 |              8 |
|  OV7670_PCLK_2_IBUF_BUFG  |                                                    | OV7670_VSYNC_2_IBUF                                    |                2 |              8 |
|  clock_inst/inst/clk_out2 | cam1/controller/Inst_i2c_sender/taken              | cam1/btn_debounce/o                                    |                2 |             16 |
|  clock_inst/inst/clk_out2 | cam1/controller/Inst_i2c_sender/divider[7]_i_1_n_0 |                                                        |                4 |             16 |
|  clock_inst/inst/clk_out2 | cam2/controller/Inst_i2c_sender/taken              | cam2/btn_debounce/o                                    |                3 |             16 |
|  clock_inst/inst/clk_out2 | p_0_out                                            |                                                        |                5 |             16 |
|  clock_inst/inst/clk_out2 | cam2/controller/Inst_i2c_sender/divider[7]_i_1_n_0 |                                                        |                2 |             16 |
|  clock_inst/inst/clk_out3 |                                                    | Inst_VGA/eqOp                                          |                3 |             20 |
|  clock_inst/inst/clk_out3 | Inst_VGA/eqOp                                      | Inst_VGA/Vcnt                                          |                3 |             20 |
|  clock_inst/inst/clk_out2 | cam2/controller/Inst_i2c_sender/busy_sr0           | cam2/controller/Inst_i2c_sender/data_sr[28]_i_1_n_0    |                3 |             20 |
|  clock_inst/inst/clk_out2 | cam1/controller/Inst_i2c_sender/busy_sr0           | cam1/controller/Inst_i2c_sender/data_sr[28]_i_1_n_0    |                3 |             20 |
|  clock_inst/inst/clk_out2 |                                                    | cam2/controller/Inst_ov7670_registers/sreg[15]_i_1_n_0 |                3 |             32 |
|  OV7670_PCLK_2_IBUF_BUFG  | cam2/capture/we_reg_i_1_n_0                        |                                                        |               11 |             32 |
|  clock_inst/inst/clk_out2 |                                                    | cam1/controller/Inst_ov7670_registers/sreg[15]_i_1_n_0 |                3 |             32 |
|  OV7670_PCLK_1_IBUF_BUFG  | cam1/capture/we_reg_i_1_n_0                        |                                                        |               13 |             32 |
|  clock_inst/inst/clk_out3 | Inst_Address_Generator/val                         | Inst_Address_Generator/clear                           |                5 |             36 |
|  OV7670_PCLK_2_IBUF_BUFG  | cam2/capture/address_next                          | OV7670_VSYNC_2_IBUF                                    |                5 |             36 |
|  OV7670_PCLK_2_IBUF_BUFG  | cam2/capture/we_reg__0                             | OV7670_VSYNC_2_IBUF                                    |                4 |             36 |
|  OV7670_PCLK_1_IBUF_BUFG  | cam1/capture/we_reg__0                             | OV7670_VSYNC_1_IBUF                                    |                3 |             36 |
|  OV7670_PCLK_1_IBUF_BUFG  | cam1/capture/address_next                          | OV7670_VSYNC_1_IBUF                                    |                5 |             36 |
|  clock_inst/inst/clk_out2 |                                                    | cam1/btn_debounce/clear                                |                6 |             48 |
|  clock_inst/inst/clk_out2 |                                                    | cam2/btn_debounce/clear                                |                6 |             48 |
|  OV7670_PCLK_2_IBUF_BUFG  | cam2/capture/addr[17]_i_1_n_0                      |                                                        |               12 |             62 |
|  OV7670_PCLK_1_IBUF_BUFG  | cam1/capture/addr[17]_i_1_n_0                      |                                                        |               13 |             62 |
|  clock_inst/inst/clk_out2 |                                                    |                                                        |               23 |             72 |
|  clock_inst/inst/clk_out2 | cam1/controller/Inst_i2c_sender/busy_sr0           |                                                        |               10 |            106 |
|  clock_inst/inst/clk_out2 | cam2/controller/Inst_i2c_sender/busy_sr0           |                                                        |               10 |            106 |
|  clock_inst/inst/clk_out2 | p6[3]_i_1_n_0                                      |                                                        |               32 |            144 |
|  clock_inst/inst/clk_out2 | shift_reg_0[0][3]_i_1_n_0                          |                                                        |              190 |           1176 |
+---------------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+


