{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653485713450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 20:35:11 2022 " "Processing started: Wed May 25 20:35:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653485713453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485713453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485713454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653485716148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653485716153 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(490) " "Verilog HDL Attribute warning at VexRiscv.v(490): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485757100 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(551) " "Verilog HDL Attribute warning at VexRiscv.v(551): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485757113 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(621) " "Verilog HDL Attribute warning at VexRiscv.v(621): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485757114 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1352) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1352)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1352 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757120 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5403) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5403)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757149 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5404) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5404)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5404 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757149 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5405) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5405)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5405 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757150 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5406) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5406)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5406 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757150 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5407) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5407)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5407 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757150 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6074) " "Verilog HDL Attribute warning at VexRiscv.v(6074): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6074 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485757154 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6089) " "Verilog HDL Attribute warning at VexRiscv.v(6089): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6089 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485757155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6130) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6130)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6131) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6131)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v 3 3 " "Found 3 design units, including 3 entities, in source file /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485757240 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataCache " "Found entity 2: DataCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485757240 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstructionCache " "Found entity 3: InstructionCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485757240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vexriscv VexRiscv top.v(108) " "Verilog HDL Declaration information at top.v(108): object \"vexriscv\" differs only in case from object \"VexRiscv\" in the same scope" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653485757267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485757274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485757274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653485758679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re top.v(78) " "Verilog HDL or VHDL warning at top.v(78): object \"scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758689 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we top.v(80) " "Verilog HDL or VHDL warning at top.v(80): object \"bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758690 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re top.v(81) " "Verilog HDL or VHDL warning at top.v(81): object \"bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758690 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_dat_w top.v(110) " "Verilog HDL or VHDL warning at top.v(110): object \"ram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_sel top.v(112) " "Verilog HDL or VHDL warning at top.v(112): object \"ram_bus_sel\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_we top.v(116) " "Verilog HDL or VHDL warning at top.v(116): object \"ram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_cti top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_bte top.v(118) " "Verilog HDL or VHDL warning at top.v(118): object \"ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_cti top.v(131) " "Verilog HDL or VHDL warning at top.v(131): object \"interface0_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758691 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_bte top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"interface0_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758692 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_cti top.v(147) " "Verilog HDL or VHDL warning at top.v(147): object \"interface1_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758692 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_bte top.v(148) " "Verilog HDL or VHDL warning at top.v(148): object \"interface1_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758692 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first top.v(157) " "Verilog HDL or VHDL warning at top.v(157): object \"tx_sink_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758693 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last top.v(158) " "Verilog HDL or VHDL warning at top.v(158): object \"tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758693 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready top.v(166) " "Verilog HDL or VHDL warning at top.v(166): object \"rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758693 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we top.v(182) " "Verilog HDL or VHDL warning at top.v(182): object \"uart_txfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758693 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re top.v(183) " "Verilog HDL or VHDL warning at top.v(183): object \"uart_txfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we top.v(185) " "Verilog HDL or VHDL warning at top.v(185): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re top.v(186) " "Verilog HDL or VHDL warning at top.v(186): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we top.v(201) " "Verilog HDL or VHDL warning at top.v(201): object \"uart_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re top.v(202) " "Verilog HDL or VHDL warning at top.v(202): object \"uart_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we top.v(206) " "Verilog HDL or VHDL warning at top.v(206): object \"uart_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 top.v(209) " "Verilog HDL or VHDL warning at top.v(209): object \"uart_tx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 top.v(210) " "Verilog HDL or VHDL warning at top.v(210): object \"uart_rx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re top.v(212) " "Verilog HDL or VHDL warning at top.v(212): object \"uart_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758694 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we top.v(214) " "Verilog HDL or VHDL warning at top.v(214): object \"uart_txempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re top.v(215) " "Verilog HDL or VHDL warning at top.v(215): object \"uart_txempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we top.v(217) " "Verilog HDL or VHDL warning at top.v(217): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re top.v(218) " "Verilog HDL or VHDL warning at top.v(218): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r top.v(252) " "Verilog HDL or VHDL warning at top.v(252): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 top.v(259) " "Verilog HDL or VHDL warning at top.v(259): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758695 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first top.v(273) " "Verilog HDL or VHDL warning at top.v(273): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758696 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last top.v(274) " "Verilog HDL or VHDL warning at top.v(274): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758696 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r top.v(289) " "Verilog HDL or VHDL warning at top.v(289): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758696 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 top.v(296) " "Verilog HDL or VHDL warning at top.v(296): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758696 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re top.v(304) " "Verilog HDL or VHDL warning at top.v(304): object \"timer_load_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758696 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re top.v(306) " "Verilog HDL or VHDL warning at top.v(306): object \"timer_reload_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re top.v(308) " "Verilog HDL or VHDL warning at top.v(308): object \"timer_en_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we top.v(312) " "Verilog HDL or VHDL warning at top.v(312): object \"timer_value_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re top.v(313) " "Verilog HDL or VHDL warning at top.v(313): object \"timer_value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we top.v(322) " "Verilog HDL or VHDL warning at top.v(322): object \"timer_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re top.v(323) " "Verilog HDL or VHDL warning at top.v(323): object \"timer_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758698 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we top.v(326) " "Verilog HDL or VHDL warning at top.v(326): object \"timer_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758698 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 top.v(329) " "Verilog HDL or VHDL warning at top.v(329): object \"timer_zero2\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758698 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re top.v(331) " "Verilog HDL or VHDL warning at top.v(331): object \"timer_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758698 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re top.v(338) " "Verilog HDL or VHDL warning at top.v(338): object \"leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758699 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_we top.v(340) " "Verilog HDL or VHDL warning at top.v(340): object \"switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758699 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_re top.v(341) " "Verilog HDL or VHDL warning at top.v(341): object \"switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758699 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_we top.v(343) " "Verilog HDL or VHDL warning at top.v(343): object \"buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_re top.v(344) " "Verilog HDL or VHDL warning at top.v(344): object \"buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_re top.v(346) " "Verilog HDL or VHDL warning at top.v(346): object \"sel_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_re top.v(348) " "Verilog HDL or VHDL warning at top.v(348): object \"value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_r top.v(350) " "Verilog HDL or VHDL warning at top.v(350): object \"write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_we top.v(351) " "Verilog HDL or VHDL warning at top.v(351): object \"write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758700 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_cti top.v(409) " "Verilog HDL or VHDL warning at top.v(409): object \"basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758701 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_bte top.v(410) " "Verilog HDL or VHDL warning at top.v(410): object \"basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758702 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_in_r top.v(436) " "Verilog HDL or VHDL warning at top.v(436): object \"csr_bankarray_csrbank0_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758702 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_reset0_we top.v(446) " "Verilog HDL or VHDL warning at top.v(446): object \"csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758703 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_scratch0_we top.v(450) " "Verilog HDL or VHDL warning at top.v(450): object \"csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758703 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_bus_errors_r top.v(453) " "Verilog HDL or VHDL warning at top.v(453): object \"csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758703 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_sel0_we top.v(463) " "Verilog HDL or VHDL warning at top.v(463): object \"csr_bankarray_csrbank2_sel0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_value0_we top.v(467) " "Verilog HDL or VHDL warning at top.v(467): object \"csr_bankarray_csrbank2_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_we top.v(471) " "Verilog HDL or VHDL warning at top.v(471): object \"csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_dat_w top.v(472) " "Verilog HDL or VHDL warning at top.v(472): object \"csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_out0_we top.v(484) " "Verilog HDL or VHDL warning at top.v(484): object \"csr_bankarray_csrbank3_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_in_r top.v(492) " "Verilog HDL or VHDL warning at top.v(492): object \"csr_bankarray_csrbank4_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_load0_we top.v(502) " "Verilog HDL or VHDL warning at top.v(502): object \"csr_bankarray_csrbank5_load0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758714 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_reload0_we top.v(506) " "Verilog HDL or VHDL warning at top.v(506): object \"csr_bankarray_csrbank5_reload0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758715 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_en0_we top.v(510) " "Verilog HDL or VHDL warning at top.v(510): object \"csr_bankarray_csrbank5_en0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758715 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_update_value0_we top.v(514) " "Verilog HDL or VHDL warning at top.v(514): object \"csr_bankarray_csrbank5_update_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758715 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_value_r top.v(517) " "Verilog HDL or VHDL warning at top.v(517): object \"csr_bankarray_csrbank5_value_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758717 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_ev_status_r top.v(521) " "Verilog HDL or VHDL warning at top.v(521): object \"csr_bankarray_csrbank5_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758717 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_ev_enable0_we top.v(530) " "Verilog HDL or VHDL warning at top.v(530): object \"csr_bankarray_csrbank5_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 530 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758717 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_txfull_r top.v(538) " "Verilog HDL or VHDL warning at top.v(538): object \"csr_bankarray_csrbank6_txfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 538 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_rxempty_r top.v(542) " "Verilog HDL or VHDL warning at top.v(542): object \"csr_bankarray_csrbank6_rxempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_ev_status_r top.v(546) " "Verilog HDL or VHDL warning at top.v(546): object \"csr_bankarray_csrbank6_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_ev_enable0_we top.v(555) " "Verilog HDL or VHDL warning at top.v(555): object \"csr_bankarray_csrbank6_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 555 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_txempty_r top.v(558) " "Verilog HDL or VHDL warning at top.v(558): object \"csr_bankarray_csrbank6_txempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_rxfull_r top.v(562) " "Verilog HDL or VHDL warning at top.v(562): object \"csr_bankarray_csrbank6_rxfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485758718 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(642) " "Verilog HDL assignment warning at top.v(642): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653485758957 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(1180) " "Verilog HDL assignment warning at top.v(1180): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653485758962 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(2133) " "Verilog HDL warning at top.v(2133): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2133 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1653485759368 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sram top.v(2132) " "Verilog HDL warning at top.v(2132): initial value for variable sram should be constant" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2132 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1653485759370 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(2156) " "Verilog HDL warning at top.v(2156): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2156 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1653485760037 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "main_ram top.v(2155) " "Verilog HDL warning at top.v(2155): initial value for variable main_ram should be constant" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1653485760042 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 top.v(2116) " "Net \"rom.data_a\" at top.v(2116) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763621 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 top.v(2116) " "Net \"rom.waddr_a\" at top.v(2116) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763621 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(2177) " "Net \"mem.data_a\" at top.v(2177) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763625 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(2177) " "Net \"mem.waddr_a\" at top.v(2177) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763626 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 top.v(2116) " "Net \"rom.we_a\" at top.v(2116) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763647 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(2177) " "Net \"mem.we_a\" at top.v(2177) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653485763654 "|top"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[31\]__1 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485785809 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[23\]__2 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485785872 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[15\]__3 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485785900 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[7\]__4 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485785927 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[31\]__5 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[31\]__5\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485785977 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[23\]__6 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[23\]__6\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485786037 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[15\]__7 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[15\]__7\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485786098 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[7\]__8 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[7\]__8\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485786161 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[31\]__5 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[31\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[23\]__6 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[23\]__6\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[15\]__7 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[15\]__7\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[7\]__8 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[7\]__8\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485786316 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653485786316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:VexRiscv " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:VexRiscv\"" {  } { { "top.v" "VexRiscv" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485789613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv.v(462) " "Verilog HDL or VHDL warning at VexRiscv.v(462): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789633 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv.v(579) " "Verilog HDL or VHDL warning at VexRiscv.v(579): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv.v(580) " "Verilog HDL or VHDL warning at VexRiscv.v(580): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv.v(590) " "Verilog HDL or VHDL warning at VexRiscv.v(590): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv.v(591) " "Verilog HDL or VHDL warning at VexRiscv.v(591): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv.v(601) " "Verilog HDL or VHDL warning at VexRiscv.v(601): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv.v(602) " "Verilog HDL or VHDL warning at VexRiscv.v(602): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv.v(612) " "Verilog HDL or VHDL warning at VexRiscv.v(612): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv.v(614) " "Verilog HDL or VHDL warning at VexRiscv.v(614): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789635 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv.v(615) " "Verilog HDL or VHDL warning at VexRiscv.v(615): object \"lastStagePc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv.v(616) " "Verilog HDL or VHDL warning at VexRiscv.v(616): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv.v(617) " "Verilog HDL or VHDL warning at VexRiscv.v(617): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction VexRiscv.v(619) " "Verilog HDL or VHDL warning at VexRiscv.v(619): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv.v(623) " "Verilog HDL or VHDL warning at VexRiscv.v(623): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv.v(625) " "Verilog HDL or VHDL warning at VexRiscv.v(625): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv.v(626) " "Verilog HDL or VHDL warning at VexRiscv.v(626): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv.v(627) " "Verilog HDL or VHDL warning at VexRiscv.v(627): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(631) " "Verilog HDL or VHDL warning at VexRiscv.v(631): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(632) " "Verilog HDL or VHDL warning at VexRiscv.v(632): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(634) " "Verilog HDL or VHDL warning at VexRiscv.v(634): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv.v(644) " "Verilog HDL or VHDL warning at VexRiscv.v(644): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_uncached VexRiscv.v(649) " "Verilog HDL or VHDL warning at VexRiscv.v(649): object \"dBus_cmd_payload_uncached\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_last VexRiscv.v(654) " "Verilog HDL or VHDL warning at VexRiscv.v(654): object \"dBus_cmd_payload_last\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(659) " "Verilog HDL or VHDL warning at VexRiscv.v(659): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(660) " "Verilog HDL or VHDL warning at VexRiscv.v(660): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789636 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(662) " "Verilog HDL or VHDL warning at VexRiscv.v(662): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv.v(672) " "Verilog HDL or VHDL warning at VexRiscv.v(672): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv.v(691) " "Verilog HDL or VHDL warning at VexRiscv.v(691): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv.v(692) " "Verilog HDL or VHDL warning at VexRiscv.v(692): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv.v(696) " "Verilog HDL or VHDL warning at VexRiscv.v(696): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv.v(697) " "Verilog HDL or VHDL warning at VexRiscv.v(697): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv.v(698) " "Verilog HDL or VHDL warning at VexRiscv.v(698): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv.v(699) " "Verilog HDL or VHDL warning at VexRiscv.v(699): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv.v(701) " "Verilog HDL or VHDL warning at VexRiscv.v(701): object \"contextSwitching\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 701 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv.v(709) " "Verilog HDL or VHDL warning at VexRiscv.v(709): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 709 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv.v(725) " "Verilog HDL or VHDL warning at VexRiscv.v(725): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789637 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv.v(743) " "Verilog HDL or VHDL warning at VexRiscv.v(743): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789638 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv.v(804) " "Verilog HDL or VHDL warning at VexRiscv.v(804): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789638 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_IBusCachedPlugin_rspCounter VexRiscv.v(808) " "Verilog HDL warning at VexRiscv.v(808): object _zz_IBusCachedPlugin_rspCounter used but never assigned" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 808 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653485789639 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_DBusCachedPlugin_rspCounter VexRiscv.v(856) " "Verilog HDL warning at VexRiscv.v(856): object _zz_DBusCachedPlugin_rspCounter used but never assigned" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 856 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653485789639 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscv.v(965) " "Verilog HDL or VHDL warning at VexRiscv.v(965): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789640 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscv.v(966) " "Verilog HDL or VHDL warning at VexRiscv.v(966): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 966 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv.v(1014) " "Verilog HDL or VHDL warning at VexRiscv.v(1014): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1014 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv.v(1029) " "Verilog HDL or VHDL warning at VexRiscv.v(1029): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscv.v(1034) " "Verilog HDL or VHDL warning at VexRiscv.v(1034): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1034 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscv.v(1037) " "Verilog HDL or VHDL warning at VexRiscv.v(1037): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1037 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscv.v(1038) " "Verilog HDL or VHDL warning at VexRiscv.v(1038): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv.v(1045) " "Verilog HDL or VHDL warning at VexRiscv.v(1045): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789641 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1272) " "Verilog HDL or VHDL warning at VexRiscv.v(1272): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789644 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string VexRiscv.v(1273) " "Verilog HDL or VHDL warning at VexRiscv.v(1273): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789644 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string VexRiscv.v(1274) " "Verilog HDL or VHDL warning at VexRiscv.v(1274): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789644 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string VexRiscv.v(1275) " "Verilog HDL or VHDL warning at VexRiscv.v(1275): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789644 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv.v(1276) " "Verilog HDL or VHDL warning at VexRiscv.v(1276): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789645 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string VexRiscv.v(1277) " "Verilog HDL or VHDL warning at VexRiscv.v(1277): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789645 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string VexRiscv.v(1278) " "Verilog HDL or VHDL warning at VexRiscv.v(1278): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789650 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string VexRiscv.v(1279) " "Verilog HDL or VHDL warning at VexRiscv.v(1279): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789650 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1280) " "Verilog HDL or VHDL warning at VexRiscv.v(1280): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789650 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string VexRiscv.v(1281) " "Verilog HDL or VHDL warning at VexRiscv.v(1281): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1282) " "Verilog HDL or VHDL warning at VexRiscv.v(1282): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string VexRiscv.v(1283) " "Verilog HDL or VHDL warning at VexRiscv.v(1283): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv.v(1284) " "Verilog HDL or VHDL warning at VexRiscv.v(1284): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string VexRiscv.v(1285) " "Verilog HDL or VHDL warning at VexRiscv.v(1285): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1286) " "Verilog HDL or VHDL warning at VexRiscv.v(1286): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789651 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string VexRiscv.v(1287) " "Verilog HDL or VHDL warning at VexRiscv.v(1287): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv.v(1288) " "Verilog HDL or VHDL warning at VexRiscv.v(1288): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string VexRiscv.v(1289) " "Verilog HDL or VHDL warning at VexRiscv.v(1289): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1290) " "Verilog HDL or VHDL warning at VexRiscv.v(1290): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string VexRiscv.v(1291) " "Verilog HDL or VHDL warning at VexRiscv.v(1291): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv.v(1292) " "Verilog HDL or VHDL warning at VexRiscv.v(1292): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string VexRiscv.v(1293) " "Verilog HDL or VHDL warning at VexRiscv.v(1293): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_string VexRiscv.v(1294) " "Verilog HDL or VHDL warning at VexRiscv.v(1294): object \"_zz_decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_1_string VexRiscv.v(1295) " "Verilog HDL or VHDL warning at VexRiscv.v(1295): object \"_zz_decode_to_execute_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv.v(1296) " "Verilog HDL or VHDL warning at VexRiscv.v(1296): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string VexRiscv.v(1297) " "Verilog HDL or VHDL warning at VexRiscv.v(1297): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789652 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string VexRiscv.v(1298) " "Verilog HDL or VHDL warning at VexRiscv.v(1298): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string VexRiscv.v(1299) " "Verilog HDL or VHDL warning at VexRiscv.v(1299): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv.v(1300) " "Verilog HDL or VHDL warning at VexRiscv.v(1300): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string VexRiscv.v(1301) " "Verilog HDL or VHDL warning at VexRiscv.v(1301): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_string VexRiscv.v(1302) " "Verilog HDL or VHDL warning at VexRiscv.v(1302): object \"_zz_decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_1_string VexRiscv.v(1303) " "Verilog HDL or VHDL warning at VexRiscv.v(1303): object \"_zz_decode_to_execute_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv.v(1304) " "Verilog HDL or VHDL warning at VexRiscv.v(1304): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string VexRiscv.v(1305) " "Verilog HDL or VHDL warning at VexRiscv.v(1305): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv.v(1306) " "Verilog HDL or VHDL warning at VexRiscv.v(1306): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string VexRiscv.v(1307) " "Verilog HDL or VHDL warning at VexRiscv.v(1307): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv.v(1308) " "Verilog HDL or VHDL warning at VexRiscv.v(1308): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789653 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string VexRiscv.v(1309) " "Verilog HDL or VHDL warning at VexRiscv.v(1309): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv.v(1310) " "Verilog HDL or VHDL warning at VexRiscv.v(1310): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string VexRiscv.v(1311) " "Verilog HDL or VHDL warning at VexRiscv.v(1311): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv.v(1312) " "Verilog HDL or VHDL warning at VexRiscv.v(1312): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string VexRiscv.v(1313) " "Verilog HDL or VHDL warning at VexRiscv.v(1313): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv.v(1314) " "Verilog HDL or VHDL warning at VexRiscv.v(1314): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string VexRiscv.v(1315) " "Verilog HDL or VHDL warning at VexRiscv.v(1315): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv.v(1316) " "Verilog HDL or VHDL warning at VexRiscv.v(1316): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC2_CTRL_string VexRiscv.v(1317) " "Verilog HDL or VHDL warning at VexRiscv.v(1317): object \"_zz_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv.v(1318) " "Verilog HDL or VHDL warning at VexRiscv.v(1318): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC1_CTRL_string VexRiscv.v(1319) " "Verilog HDL or VHDL warning at VexRiscv.v(1319): object \"_zz_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv.v(1320) " "Verilog HDL or VHDL warning at VexRiscv.v(1320): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string VexRiscv.v(1321) " "Verilog HDL or VHDL warning at VexRiscv.v(1321): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789654 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv.v(1322) " "Verilog HDL or VHDL warning at VexRiscv.v(1322): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1323) " "Verilog HDL or VHDL warning at VexRiscv.v(1323): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string VexRiscv.v(1324) " "Verilog HDL or VHDL warning at VexRiscv.v(1324): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string VexRiscv.v(1325) " "Verilog HDL or VHDL warning at VexRiscv.v(1325): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string VexRiscv.v(1326) " "Verilog HDL or VHDL warning at VexRiscv.v(1326): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string VexRiscv.v(1327) " "Verilog HDL or VHDL warning at VexRiscv.v(1327): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string VexRiscv.v(1328) " "Verilog HDL or VHDL warning at VexRiscv.v(1328): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string VexRiscv.v(1329) " "Verilog HDL or VHDL warning at VexRiscv.v(1329): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string VexRiscv.v(1330) " "Verilog HDL or VHDL warning at VexRiscv.v(1330): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv.v(1331) " "Verilog HDL or VHDL warning at VexRiscv.v(1331): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789655 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string VexRiscv.v(1332) " "Verilog HDL or VHDL warning at VexRiscv.v(1332): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string VexRiscv.v(1333) " "Verilog HDL or VHDL warning at VexRiscv.v(1333): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string VexRiscv.v(1334) " "Verilog HDL or VHDL warning at VexRiscv.v(1334): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string VexRiscv.v(1335) " "Verilog HDL or VHDL warning at VexRiscv.v(1335): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string VexRiscv.v(1336) " "Verilog HDL or VHDL warning at VexRiscv.v(1336): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string VexRiscv.v(1337) " "Verilog HDL or VHDL warning at VexRiscv.v(1337): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string VexRiscv.v(1338) " "Verilog HDL or VHDL warning at VexRiscv.v(1338): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string VexRiscv.v(1339) " "Verilog HDL or VHDL warning at VexRiscv.v(1339): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv.v(1340) " "Verilog HDL or VHDL warning at VexRiscv.v(1340): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv.v(1341) " "Verilog HDL or VHDL warning at VexRiscv.v(1341): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv.v(1342) " "Verilog HDL or VHDL warning at VexRiscv.v(1342): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1343) " "Verilog HDL or VHDL warning at VexRiscv.v(1343): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1344) " "Verilog HDL or VHDL warning at VexRiscv.v(1344): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1345) " "Verilog HDL or VHDL warning at VexRiscv.v(1345): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789656 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1346) " "Verilog HDL or VHDL warning at VexRiscv.v(1346): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789657 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv.v(1347) " "Verilog HDL or VHDL warning at VexRiscv.v(1347): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789657 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv.v(1348) " "Verilog HDL or VHDL warning at VexRiscv.v(1348): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789657 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1349) " "Verilog HDL or VHDL warning at VexRiscv.v(1349): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485789657 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1420) " "Verilog HDL assignment warning at VexRiscv.v(1420): truncated value with size 32 to match size of target (27)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653485789669 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3526) " "Verilog HDL Case Statement information at VexRiscv.v(3526): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3526 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653485789742 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3540) " "Verilog HDL Case Statement information at VexRiscv.v(3540): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653485789742 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4257) " "Verilog HDL Case Statement information at VexRiscv.v(4257): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653485789749 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4271) " "Verilog HDL Case Statement information at VexRiscv.v(4271): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653485789749 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 VexRiscv.v(4574) " "Verilog HDL assignment warning at VexRiscv.v(4574): truncated value with size 32 to match size of target (30)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653485789754 "|top|VexRiscv:VexRiscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_cache" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485790196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv.v(6086) " "Verilog HDL or VHDL warning at VexRiscv.v(6086): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6086 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790198 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv.v(6088) " "Verilog HDL or VHDL warning at VexRiscv.v(6088): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6088 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790199 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv.v(6118) " "Verilog HDL or VHDL warning at VexRiscv.v(6118): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790199 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv.v(6120) " "Verilog HDL or VHDL warning at VexRiscv.v(6120): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790199 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv.v(6121) " "Verilog HDL or VHDL warning at VexRiscv.v(6121): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790199 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv.v(6125) " "Verilog HDL or VHDL warning at VexRiscv.v(6125): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790199 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:VexRiscv\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:VexRiscv\|DataCache:dataCache_1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "dataCache_1" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485790336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv.v(5267) " "Verilog HDL or VHDL warning at VexRiscv.v(5267): object \"haltCpu\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790340 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv.v(5276) " "Verilog HDL or VHDL warning at VexRiscv.v(5276): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790340 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv.v(5277) " "Verilog HDL or VHDL warning at VexRiscv.v(5277): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790340 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv.v(5278) " "Verilog HDL or VHDL warning at VexRiscv.v(5278): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790340 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv.v(5279) " "Verilog HDL or VHDL warning at VexRiscv.v(5279): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790341 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv.v(5280) " "Verilog HDL or VHDL warning at VexRiscv.v(5280): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790341 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv.v(5281) " "Verilog HDL or VHDL warning at VexRiscv.v(5281): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790341 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv.v(5309) " "Verilog HDL or VHDL warning at VexRiscv.v(5309): object \"stage0_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790341 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv.v(5316) " "Verilog HDL or VHDL warning at VexRiscv.v(5316): object \"stageA_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790342 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv.v(5317) " "Verilog HDL or VHDL warning at VexRiscv.v(5317): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790342 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv.v(5328) " "Verilog HDL or VHDL warning at VexRiscv.v(5328): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790342 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv.v(5336) " "Verilog HDL or VHDL warning at VexRiscv.v(5336): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790342 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv.v(5339) " "Verilog HDL or VHDL warning at VexRiscv.v(5339): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790343 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv.v(5341) " "Verilog HDL or VHDL warning at VexRiscv.v(5341): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790343 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv.v(5343) " "Verilog HDL or VHDL warning at VexRiscv.v(5343): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653485790343 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv.v(5236) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv.v(5236) has no driver" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653485790441 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:sram\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485791542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485791564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram\[0\]\[31\]__1 " "Instantiated megafunction \"altsyncram:sram\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485791565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485791565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03h1 " "Found entity 1: altsyncram_03h1" {  } { { "db/altsyncram_03h1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_03h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485791812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485791812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03h1 altsyncram:sram\[0\]\[31\]__1\|altsyncram_03h1:auto_generated " "Elaborating entity \"altsyncram_03h1\" for hierarchy \"altsyncram:sram\[0\]\[31\]__1\|altsyncram_03h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485791813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:main_ram\[0\]\[31\]__5 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:main_ram\[0\]\[31\]__5\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485792175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram\[0\]\[31\]__5 " "Elaborated megafunction instantiation \"altsyncram:main_ram\[0\]\[31\]__5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485792187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram\[0\]\[31\]__5 " "Instantiated megafunction \"altsyncram:main_ram\[0\]\[31\]__5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485792187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485792187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3h1 " "Found entity 1: altsyncram_c3h1" {  } { { "db/altsyncram_c3h1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_c3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485792281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485792281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3h1 altsyncram:main_ram\[0\]\[31\]__5\|altsyncram_c3h1:auto_generated " "Elaborating entity \"altsyncram_c3h1\" for hierarchy \"altsyncram:main_ram\[0\]\[31\]__5\|altsyncram_c3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485792281 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_rtl_0 " "Inferred dual-clock RAM node \"storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814691 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814692 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814692 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814693 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814696 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814697 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814697 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814698 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_1_rtl_0 " "Inferred dual-clock RAM node \"storage_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1653485814698 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "top.v" "storage" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2193 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653485814699 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "top.v" "mem" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2177 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653485814699 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "top.v" "storage_1" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v" 2214 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653485814699 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653485814699 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 39 /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/top.ram1_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File \"/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/top.ram1_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653485814734 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5361 " "Parameter NUMWORDS_A set to 5361" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653485817051 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653485817051 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult3\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult3" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2448 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485817056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult1" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2446 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485817056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult0\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult0" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2445 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485817056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult2\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult2" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2447 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485817056 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653485817056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uod1 " "Found entity 1: altsyncram_uod1" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485817232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485817232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817288 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsd1 " "Found entity 1: altsyncram_gsd1" {  } { { "db/altsyncram_gsd1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_gsd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485817381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485817381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485817558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485817558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485817739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485817739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vd1 " "Found entity 1: altsyncram_6vd1" {  } { { "db/altsyncram_6vd1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_6vd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485817898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485817898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485817955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_rtl_0 " "Instantiated megafunction \"altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5361 " "Parameter \"NUMWORDS_A\" = \"5361\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485817956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485817956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q261 " "Found entity 1: altsyncram_q261" {  } { { "db/altsyncram_q261.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_q261.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485818054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485818054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult3\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2448 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485818663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818663 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2448 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485818663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485818829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485818829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2446 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485818913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485818914 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2446 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485818914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653485819004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485819004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult0\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2445 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485819030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819030 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2445 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485819030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult2\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2447 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485819051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653485819051 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2447 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653485819051 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485819652 "|top|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485819652 "|top|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485819652 "|top|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485819652 "|top|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653485819652 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653485819652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653485823129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653485827278 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[0\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[10\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[10\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[9\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[9\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[8\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[8\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[7\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[7\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[6\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[6\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[5\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[5\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[4\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[4\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[3\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[3\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[2\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[2\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[1\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[1\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[0\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[31\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[31\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[12\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[11\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[11\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[12\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[13\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[14\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[14\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[13\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[15\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[16\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[16\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[15\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[17\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[18\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[18\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[17\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[19\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[20\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[20\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[19\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[21\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[22\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[22\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[21\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[23\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[24\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[24\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[23\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[25\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[26\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[26\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[25\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[27\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[28\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[28\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[27\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[30\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[30\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[29\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[29\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 490 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653485827414 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1653485827414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.map.smsg " "Generated suppressed messages file /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485827752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653485828579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653485828579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4918 " "Implemented 4918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653485830224 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653485830224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4547 " "Implemented 4547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653485830224 ""} { "Info" "ICUT_CUT_TM_RAMS" "282 " "Implemented 282 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653485830224 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653485830224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653485830224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 279 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 279 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1494 " "Peak virtual memory: 1494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653485830299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 20:37:10 2022 " "Processing ended: Wed May 25 20:37:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653485830299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653485830299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653485830299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653485830299 ""}
