<stg><name>dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic

]]></Node>
<StgValue><ssdm name="curTileStatic_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %initial_dynamic_level_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %initial_dynamic_level

]]></Node>
<StgValue><ssdm name="initial_dynamic_level_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load

]]></Node>
<StgValue><ssdm name="shape_idx_load_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %allocated_tiles_levelsValidLen_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_levelsValidLen_shapes_values_load

]]></Node>
<StgValue><ssdm name="allocated_tiles_levelsValidLen_shapes_values_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.lr.ph24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph24.i:0 %i = load i4 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph24.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph24.i:2 %icmp_ln388 = icmp_ult  i4 %i, i4 %allocated_tiles_levelsValidLen_shapes_values_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln388"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph24.i:3 %i_7 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph24.i:4 %br_ln388 = br i1 %icmp_ln388, void %.loopexit.i.loopexit.exitStub, void %.split18

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="2" op_3_bw="4">
<![CDATA[
.split18:1 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i2.i4, i5 %shape_idx_load_read, i2 %initial_dynamic_level_read, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
.split18:2 %zext_ln389 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:3 %allocated_tiles_levels_dynamic_shapes_values_addr = getelementptr i4 %allocated_tiles_levels_dynamic_shapes_values, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="11">
<![CDATA[
.split18:4 %retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr

]]></Node>
<StgValue><ssdm name="retrievedTile"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln388"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="11">
<![CDATA[
.split18:4 %retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr

]]></Node>
<StgValue><ssdm name="retrievedTile"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:5 %icmp_ln390 = icmp_eq  i4 %retrievedTile, i4 %curTileStatic_read

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:6 %br_ln390 = br i1 %icmp_ln390, void, void %.loopexit.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
<literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln388 = store i4 %i_7, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
<literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="1"/>
</and_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit.i.loopexit.exitStub:0 %merge = phi i1 1, void %.lr.ph24.i, i1 0, void %.split18

]]></Node>
<StgValue><ssdm name="merge"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="1"/>
</and_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1">
<![CDATA[
.loopexit.i.loopexit.exitStub:1 %ret_ln0 = ret i1 %merge

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="allocated_tiles_levelsValidLen_shapes_values_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="allocated_tiles_levelsValidLen_shapes_values_load"/></StgValue>
</port>
<port id="40" name="shape_idx_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shape_idx_load"/></StgValue>
</port>
<port id="41" name="initial_dynamic_level" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="initial_dynamic_level"/></StgValue>
</port>
<port id="42" name="curTileStatic" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curTileStatic"/></StgValue>
</port>
<port id="43" name="allocated_tiles_levels_dynamic_shapes_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i_3" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i4" to="curTileStatic_read" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="curTileStatic" to="curTileStatic_read" fromId="42" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i2" to="initial_dynamic_level_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="initial_dynamic_level" to="initial_dynamic_level_read" fromId="41" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i5" to="shape_idx_load_read" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="shape_idx_load" to="shape_idx_load_read" fromId="40" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i4" to="allocated_tiles_levelsValidLen_shapes_values_load_read" fromId="46" toId="9">
</dataflow>
<dataflow id="56" from="allocated_tiles_levelsValidLen_shapes_values_load" to="allocated_tiles_levelsValidLen_shapes_values_load_read" fromId="39" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_57" to="store_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="i_3" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="60" from="i_3" to="i" fromId="5" toId="12">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="68" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="13">
</dataflow>
<dataflow id="70" from="p_str" to="specpipeline_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="i" to="icmp_ln388" fromId="12" toId="14">
</dataflow>
<dataflow id="72" from="allocated_tiles_levelsValidLen_shapes_values_load_read" to="icmp_ln388" fromId="9" toId="14">
</dataflow>
<dataflow id="73" from="i" to="i_7" fromId="12" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_74" to="i_7" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="icmp_ln388" to="br_ln388" fromId="14" toId="16">
</dataflow>
<dataflow id="78" from="_ssdm_op_BitConcatenate.i11.i5.i2.i4" to="tmp_s" fromId="77" toId="17">
</dataflow>
<dataflow id="79" from="shape_idx_load_read" to="tmp_s" fromId="8" toId="17">
</dataflow>
<dataflow id="80" from="initial_dynamic_level_read" to="tmp_s" fromId="7" toId="17">
</dataflow>
<dataflow id="81" from="i" to="tmp_s" fromId="12" toId="17">
</dataflow>
<dataflow id="82" from="tmp_s" to="zext_ln389" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="allocated_tiles_levels_dynamic_shapes_values" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_84" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="84" toId="19">
</dataflow>
<dataflow id="86" from="zext_ln389" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="allocated_tiles_levels_dynamic_shapes_values_addr" to="retrievedTile" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln388" fromId="88" toId="21">
</dataflow>
<dataflow id="91" from="empty_44" to="specloopname_ln388" fromId="90" toId="21">
</dataflow>
<dataflow id="92" from="allocated_tiles_levels_dynamic_shapes_values_addr" to="retrievedTile" fromId="19" toId="22">
</dataflow>
<dataflow id="93" from="retrievedTile" to="icmp_ln390" fromId="22" toId="23">
</dataflow>
<dataflow id="94" from="curTileStatic_read" to="icmp_ln390" fromId="6" toId="23">
</dataflow>
<dataflow id="95" from="icmp_ln390" to="br_ln390" fromId="23" toId="24">
</dataflow>
<dataflow id="96" from="i_7" to="store_ln388" fromId="15" toId="25">
</dataflow>
<dataflow id="97" from="i_3" to="store_ln388" fromId="5" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_98" to="merge" fromId="98" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln388" to="merge" fromId="16" toId="27">
</dataflow>
<dataflow id="102" from="StgValue_101" to="merge" fromId="101" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
<literal name="icmp_ln390" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln390" to="merge" fromId="24" toId="27">
</dataflow>
<dataflow id="104" from="merge" to="ret_ln0" fromId="27" toId="28">
</dataflow>
<dataflow id="105" from="icmp_ln388" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="106" from="icmp_ln388" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="107" from="icmp_ln390" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
