#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec 17 15:44:09 2023
# Process ID: 37726
# Current directory: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware
# Command line: vivado
# Log file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.log
# Journal file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
open_project /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/idris/projects/FPGA_VISION/NN_SHIFT/examples/mnist_nn.v'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/idris/opt/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 8217.285 ; gain = 771.137 ; free physical = 156 ; free virtual = 11995
update_compile_order -fileset sources_1
generate_target all [get_files  /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4121_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x43C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_wrapper_axi_smc_0: SmartConnect system_wrapper_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_wrapper_axi_smc_0: IP system_wrapper_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_wrapper_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /system_wrapper_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8396.945 ; gain = 32.656 ; free physical = 251 ; free virtual = 11831
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd> 
Verilog Output written to : /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/synth/system_wrapper.v
Verilog Output written to : /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/sim/system_wrapper.v
Verilog Output written to : /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/hdl/system_wrapper_wrapper.v
Exporting to file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/hw_handoff/system_wrapper_debug_bridge_0_0.hwh
Generated Hardware Definition File /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/system_wrapper_debug_bridge_0_0.hwdef
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(148) to pin: '/s00_nodes/S_SC_AR_payld'(144) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(148) to pin: '/s00_nodes/S_SC_AW_payld'(144) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(55) to pin: '/m04_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(9) to pin: '/m04_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(144) to pin: '/m00_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(144) to pin: '/m00_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(144) to pin: '/m01_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(144) to pin: '/m01_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(144) to pin: '/m02_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(144) to pin: '/m02_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(144) to pin: '/m03_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(144) to pin: '/m03_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(144) to pin: '/m04_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(144) to pin: '/m04_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(148) to pin: '/s00_nodes/S_SC_AR_payld'(144) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(148) to pin: '/s00_nodes/S_SC_AW_payld'(144) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(55) to pin: '/m04_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(9) to pin: '/m04_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(144) to pin: '/m00_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(144) to pin: '/m00_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(144) to pin: '/m01_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(144) to pin: '/m01_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(144) to pin: '/m02_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(144) to pin: '/m02_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(144) to pin: '/m03_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(144) to pin: '/m03_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(144) to pin: '/m04_nodes/M_SC_AR_payld'(148) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(144) to pin: '/m04_nodes/M_SC_AW_payld'(148) - Only lower order bits will be connected.
Exporting to file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/bd_0/hw_handoff/system_wrapper_axi_smc_0.hwh
Generated Hardware Definition File /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/bd_0/synth/system_wrapper_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/hw_handoff/system_wrapper.hwh
Generated Hardware Definition File /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/synth/system_wrapper.hwdef
generate_target: Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 8683.480 ; gain = 320.156 ; free physical = 335 ; free virtual = 10636
catch { config_ip_cache -export [get_ips -all system_wrapper_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wrapper_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0fad48ae2500ca7c to dir: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/0/f/0fad48ae2500ca7c/system_wrapper_axi_smc_0.dcp to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/0/f/0fad48ae2500ca7c/system_wrapper_axi_smc_0_stub.vhdl to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/0/f/0fad48ae2500ca7c/system_wrapper_axi_smc_0_sim_netlist.vhdl to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/0/f/0fad48ae2500ca7c/system_wrapper_axi_smc_0_sim_netlist.v to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/0/f/0fad48ae2500ca7c/system_wrapper_axi_smc_0_stub.v to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_axi_smc_0/system_wrapper_axi_smc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_wrapper_axi_smc_0, cache-ID = 0fad48ae2500ca7c; cache size = 13.559 MB.
catch { config_ip_cache -export [get_ips -all system_wrapper_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wrapper_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bc26d8dcb617d5d3 to dir: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/b/c/bc26d8dcb617d5d3/system_wrapper_clk_wiz_0_0_stub.v to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/b/c/bc26d8dcb617d5d3/system_wrapper_clk_wiz_0_0_sim_netlist.vhdl to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/b/c/bc26d8dcb617d5d3/system_wrapper_clk_wiz_0_0.dcp to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/b/c/bc26d8dcb617d5d3/system_wrapper_clk_wiz_0_0_sim_netlist.v to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/ip/2023.2/b/c/bc26d8dcb617d5d3/system_wrapper_clk_wiz_0_0_stub.vhdl to /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_clk_wiz_0_0/system_wrapper_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_wrapper_clk_wiz_0_0, cache-ID = bc26d8dcb617d5d3; cache size = 13.559 MB.
catch { [ delete_ip_run [get_ips -all system_wrapper_clk_wiz_0_0] ] }
export_ip_user_files -of_objects [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
export_simulation -of_objects [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -directory /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.ip_user_files/sim_scripts -ip_user_files_dir /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.ip_user_files -ipstatic_source_dir /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/compile_simlib/modelsim} {questa=/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/compile_simlib/questa} {xcelium=/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/compile_simlib/xcelium} {vcs=/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/compile_simlib/vcs} {riviera=/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
write_hw_platform -fixed -include_bit -force -file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Hsi 55-2053] elapsed time for repository (/home/idris/opt/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 17 15:48:33 2023] Launched synth_1...
Run output will be captured here: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/synth_1/runme.log
[Sun Dec 17 15:48:33 2023] Launched impl_1...
Run output will be captured here: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9133.656 ; gain = 0.000 ; free physical = 2705 ; free virtual = 10503
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_wrapper_inst/system_wrapper_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9133.656 ; gain = 0.000 ; free physical = 2634 ; free virtual = 10434
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Read PlaceDB: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Read Physdb Files: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Restored from archive | CPU: 0.360000 secs | Memory: 3.889305 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2261 ; free virtual = 10033
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9571.707 ; gain = 0.000 ; free physical = 2260 ; free virtual = 10033
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 9806.949 ; gain = 673.293 ; free physical = 2023 ; free virtual = 9817
export_ip_user_files -of_objects  [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/examples/mnist_nn.v] -no_script -reset -force -quiet
remove_files  /home/idris/projects/FPGA_VISION/NN_SHIFT/examples/mnist_nn.v
write_hw_platform -fixed -include_bit -force -file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
write_hw_platform -fixed -include_bit -force -file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-00:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9942.523 ; gain = 0.105 ; free physical = 566 ; free virtual = 9012
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B66A
set_property PROGRAM.FILE {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/impl_1/conv_2d_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/impl_1/conv_2d_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210351A77B66A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B66A
open_hw_target -xvc_url convo_2d:2542
ERROR: [Labtools 27-3097] Unable to open xvc server convo_2d:2542.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B66A
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B66A
