// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1671\sampleModel1671_5_sub\Mysubsystem_33.v
// Created: 2024-07-01 15:13:25
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1671_5_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk136_out1;  // uint8
  wire [7:0] cfblk78_out1;  // uint8


  assign cfblk136_out1 = In3 - In2;



  assign cfblk78_out1 = cfblk136_out1 + In1;



  assign Out1 = cfblk78_out1;

endmodule  // Mysubsystem_33

