<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_usart-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Usart Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___u_s_a_r_t.xhtml">Universal Synchronous Asynchronous Receiver Transmitter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> hardware registers.  
 <a href="struct_usart.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2usart_8h_source.xhtml">usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a></td></tr>
<tr class="memdesc:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x000) USART Control Register  <a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">More...</a><br /></td></tr>
<tr class="separator:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a></td></tr>
<tr class="memdesc:a68314d206a9ed9052c3d25e9b2df57d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x004) USART Mode Register  <a href="#a68314d206a9ed9052c3d25e9b2df57d1">More...</a><br /></td></tr>
<tr class="separator:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a></td></tr>
<tr class="memdesc:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x008) USART Interrupt Enable Register  <a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">More...</a><br /></td></tr>
<tr class="separator:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ead40324f19b2adba6b11704c2500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a></td></tr>
<tr class="memdesc:a4b2ead40324f19b2adba6b11704c2500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00C) USART Interrupt Disable Register  <a href="#a4b2ead40324f19b2adba6b11704c2500">More...</a><br /></td></tr>
<tr class="separator:a4b2ead40324f19b2adba6b11704c2500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c0492c512c49f2c8ca95376cf2052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a></td></tr>
<tr class="memdesc:a201c0492c512c49f2c8ca95376cf2052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x010) USART Interrupt Mask Register  <a href="#a201c0492c512c49f2c8ca95376cf2052">More...</a><br /></td></tr>
<tr class="separator:a201c0492c512c49f2c8ca95376cf2052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca111dea2f880adb0d135784c045e85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a8ca111dea2f880adb0d135784c045e85">US_CSR</a></td></tr>
<tr class="memdesc:a8ca111dea2f880adb0d135784c045e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x014) USART Channel Status Register  <a href="#a8ca111dea2f880adb0d135784c045e85">More...</a><br /></td></tr>
<tr class="separator:a8ca111dea2f880adb0d135784c045e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d41150cc8cee1e68a5671906d8a314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a></td></tr>
<tr class="memdesc:ac7d41150cc8cee1e68a5671906d8a314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x018) USART Receive Holding Register  <a href="#ac7d41150cc8cee1e68a5671906d8a314">More...</a><br /></td></tr>
<tr class="separator:ac7d41150cc8cee1e68a5671906d8a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a></td></tr>
<tr class="memdesc:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x01C) USART Transmit Holding Register  <a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">More...</a><br /></td></tr>
<tr class="separator:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a></td></tr>
<tr class="memdesc:ab9e7c76fad7dab06225a4d134582f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x020) USART Baud Rate Generator Register  <a href="#ab9e7c76fad7dab06225a4d134582f3b4">More...</a><br /></td></tr>
<tr class="separator:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379a01b93548081163fb16fe23ca0792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a379a01b93548081163fb16fe23ca0792">US_RTOR</a></td></tr>
<tr class="memdesc:a379a01b93548081163fb16fe23ca0792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x024) USART Receiver Time-out Register  <a href="#a379a01b93548081163fb16fe23ca0792">More...</a><br /></td></tr>
<tr class="separator:a379a01b93548081163fb16fe23ca0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498a19b7808fbb304a907813f00ab28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a></td></tr>
<tr class="memdesc:a5498a19b7808fbb304a907813f00ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x028) USART Transmitter Timeguard Register  <a href="#a5498a19b7808fbb304a907813f00ab28">More...</a><br /></td></tr>
<tr class="separator:a5498a19b7808fbb304a907813f00ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457dba7f89f3a899745c70653250cb77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a457dba7f89f3a899745c70653250cb77">Reserved1</a> [5]</td></tr>
<tr class="separator:a457dba7f89f3a899745c70653250cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3585671f3f60e19a816fdd0714ca64a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a></td></tr>
<tr class="memdesc:a3585671f3f60e19a816fdd0714ca64a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x040) USART FI DI Ratio Register  <a href="#a3585671f3f60e19a816fdd0714ca64a7">More...</a><br /></td></tr>
<tr class="separator:a3585671f3f60e19a816fdd0714ca64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0736a842a861c4eaba268418b3bfc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#afc0736a842a861c4eaba268418b3bfc8">US_NER</a></td></tr>
<tr class="memdesc:afc0736a842a861c4eaba268418b3bfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x044) USART Number of Errors Register  <a href="#afc0736a842a861c4eaba268418b3bfc8">More...</a><br /></td></tr>
<tr class="separator:afc0736a842a861c4eaba268418b3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e5f470ef747c79799040aaa339591c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ad9e5f470ef747c79799040aaa339591c">Reserved2</a> [3]</td></tr>
<tr class="separator:ad9e5f470ef747c79799040aaa339591c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbab0892d8e515361721920f5f2d2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a></td></tr>
<tr class="memdesc:aecbab0892d8e515361721920f5f2d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x054) USART LIN Mode Register  <a href="#aecbab0892d8e515361721920f5f2d2f9">More...</a><br /></td></tr>
<tr class="separator:aecbab0892d8e515361721920f5f2d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a></td></tr>
<tr class="memdesc:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x058) USART LIN Identifier Register  <a href="#ae1c2311c3a653045f1e05e8b29f7faa6">More...</a><br /></td></tr>
<tr class="separator:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad379864784ee0f62b84c6b35aeecd13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a></td></tr>
<tr class="memdesc:aad379864784ee0f62b84c6b35aeecd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x05C) USART LIN Baud Rate Register  <a href="#aad379864784ee0f62b84c6b35aeecd13">More...</a><br /></td></tr>
<tr class="separator:aad379864784ee0f62b84c6b35aeecd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed50f834cb9a8729902e4af721981fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a2ed50f834cb9a8729902e4af721981fb">Reserved3</a> [12]</td></tr>
<tr class="separator:a2ed50f834cb9a8729902e4af721981fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6cda0287e642ce2d51c8100505e781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a5c6cda0287e642ce2d51c8100505e781">US_CMPR</a></td></tr>
<tr class="memdesc:a5c6cda0287e642ce2d51c8100505e781"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x090) USART Comparison Register  <a href="#a5c6cda0287e642ce2d51c8100505e781">More...</a><br /></td></tr>
<tr class="separator:a5c6cda0287e642ce2d51c8100505e781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85313b03986fe25c99ff40e92514d8e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a85313b03986fe25c99ff40e92514d8e0">Reserved4</a> [20]</td></tr>
<tr class="separator:a85313b03986fe25c99ff40e92514d8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68929355c4a31ff533468a720438b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4f68929355c4a31ff533468a720438b7">US_WPMR</a></td></tr>
<tr class="memdesc:a4f68929355c4a31ff533468a720438b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0E4) USART Write Protection Mode Register  <a href="#a4f68929355c4a31ff533468a720438b7">More...</a><br /></td></tr>
<tr class="separator:a4f68929355c4a31ff533468a720438b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a></td></tr>
<tr class="memdesc:a0acc127462a24739e4d8f21fd0bc32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0E8) USART Write Protection Status Register  <a href="#a0acc127462a24739e4d8f21fd0bc32ad">More...</a><br /></td></tr>
<tr class="separator:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3e7dab060b6753d4e62ba7231ff18c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a9e3e7dab060b6753d4e62ba7231ff18c">Reserved5</a> [5]</td></tr>
<tr class="separator:a9e3e7dab060b6753d4e62ba7231ff18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0786a37792224dad7369d037cb658e1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a0786a37792224dad7369d037cb658e1a">US_RPR</a></td></tr>
<tr class="memdesc:a0786a37792224dad7369d037cb658e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x100) Receive Pointer Register  <a href="#a0786a37792224dad7369d037cb658e1a">More...</a><br /></td></tr>
<tr class="separator:a0786a37792224dad7369d037cb658e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc176a757970caeaf9a740dd6a192c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#acc176a757970caeaf9a740dd6a192c8b">US_RCR</a></td></tr>
<tr class="memdesc:acc176a757970caeaf9a740dd6a192c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x104) Receive Counter Register  <a href="#acc176a757970caeaf9a740dd6a192c8b">More...</a><br /></td></tr>
<tr class="separator:acc176a757970caeaf9a740dd6a192c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3261d2824eca1585e57b2ab6192222f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a3261d2824eca1585e57b2ab6192222f1">US_TPR</a></td></tr>
<tr class="memdesc:a3261d2824eca1585e57b2ab6192222f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x108) Transmit Pointer Register  <a href="#a3261d2824eca1585e57b2ab6192222f1">More...</a><br /></td></tr>
<tr class="separator:a3261d2824eca1585e57b2ab6192222f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bf69510770c14f628a4bd09b9eb700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ab4bf69510770c14f628a4bd09b9eb700">US_TCR</a></td></tr>
<tr class="memdesc:ab4bf69510770c14f628a4bd09b9eb700"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x10C) Transmit Counter Register  <a href="#ab4bf69510770c14f628a4bd09b9eb700">More...</a><br /></td></tr>
<tr class="separator:ab4bf69510770c14f628a4bd09b9eb700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa402644070cc70865ddf69e776e19f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aa402644070cc70865ddf69e776e19f38">US_RNPR</a></td></tr>
<tr class="memdesc:aa402644070cc70865ddf69e776e19f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x110) Receive Next Pointer Register  <a href="#aa402644070cc70865ddf69e776e19f38">More...</a><br /></td></tr>
<tr class="separator:aa402644070cc70865ddf69e776e19f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19772302bd648046c04afac75a04b16a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a19772302bd648046c04afac75a04b16a">US_RNCR</a></td></tr>
<tr class="memdesc:a19772302bd648046c04afac75a04b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x114) Receive Next Counter Register  <a href="#a19772302bd648046c04afac75a04b16a">More...</a><br /></td></tr>
<tr class="separator:a19772302bd648046c04afac75a04b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775ce5d01355bb178babcbf1f14a1c69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a775ce5d01355bb178babcbf1f14a1c69">US_TNPR</a></td></tr>
<tr class="memdesc:a775ce5d01355bb178babcbf1f14a1c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a775ce5d01355bb178babcbf1f14a1c69">More...</a><br /></td></tr>
<tr class="separator:a775ce5d01355bb178babcbf1f14a1c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346153c3dce9dcc2dceef0396d51b129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a346153c3dce9dcc2dceef0396d51b129">US_TNCR</a></td></tr>
<tr class="memdesc:a346153c3dce9dcc2dceef0396d51b129"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a346153c3dce9dcc2dceef0396d51b129">More...</a><br /></td></tr>
<tr class="separator:a346153c3dce9dcc2dceef0396d51b129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe79e131d53894603449d3d393a49237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#afe79e131d53894603449d3d393a49237">US_PTCR</a></td></tr>
<tr class="memdesc:afe79e131d53894603449d3d393a49237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x120) Transfer Control Register  <a href="#afe79e131d53894603449d3d393a49237">More...</a><br /></td></tr>
<tr class="separator:afe79e131d53894603449d3d393a49237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde09423ffe010ce718e3c404992be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#abfde09423ffe010ce718e3c404992be8">US_PTSR</a></td></tr>
<tr class="memdesc:abfde09423ffe010ce718e3c404992be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x124) Transfer Status Register  <a href="#abfde09423ffe010ce718e3c404992be8">More...</a><br /></td></tr>
<tr class="separator:abfde09423ffe010ce718e3c404992be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a457dba7f89f3a899745c70653250cb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457dba7f89f3a899745c70653250cb77">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved1[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9e5f470ef747c79799040aaa339591c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e5f470ef747c79799040aaa339591c">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ed50f834cb9a8729902e4af721981fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed50f834cb9a8729902e4af721981fb">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved3[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85313b03986fe25c99ff40e92514d8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85313b03986fe25c99ff40e92514d8e0">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved4[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e3e7dab060b6753d4e62ba7231ff18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3e7dab060b6753d4e62ba7231ff18c">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e7c76fad7dab06225a4d134582f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e7c76fad7dab06225a4d134582f3b4">&sect;&nbsp;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x020) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="a5c6cda0287e642ce2d51c8100505e781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6cda0287e642ce2d51c8100505e781">&sect;&nbsp;</a></span>US_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_CMPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x090) USART Comparison Register </p>

</div>
</div>
<a id="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">&sect;&nbsp;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x000) USART Control Register </p>

</div>
</div>
<a id="a8ca111dea2f880adb0d135784c045e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca111dea2f880adb0d135784c045e85">&sect;&nbsp;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x014) USART Channel Status Register </p>

</div>
</div>
<a id="a3585671f3f60e19a816fdd0714ca64a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3585671f3f60e19a816fdd0714ca64a7">&sect;&nbsp;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_FIDI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x040) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a4b2ead40324f19b2adba6b11704c2500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2ead40324f19b2adba6b11704c2500">&sect;&nbsp;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00C) USART Interrupt Disable Register </p>

</div>
</div>
<a id="a4be2b296e8e8e4f1890bf03dff7cd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">&sect;&nbsp;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x008) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a201c0492c512c49f2c8ca95376cf2052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201c0492c512c49f2c8ca95376cf2052">&sect;&nbsp;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x010) USART Interrupt Mask Register </p>

</div>
</div>
<a id="aad379864784ee0f62b84c6b35aeecd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad379864784ee0f62b84c6b35aeecd13">&sect;&nbsp;</a></span>US_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_LINBRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x05C) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="ae1c2311c3a653045f1e05e8b29f7faa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c2311c3a653045f1e05e8b29f7faa6">&sect;&nbsp;</a></span>US_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LINIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x058) USART LIN Identifier Register </p>

</div>
</div>
<a id="aecbab0892d8e515361721920f5f2d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbab0892d8e515361721920f5f2d2f9">&sect;&nbsp;</a></span>US_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LINMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x054) USART LIN Mode Register </p>

</div>
</div>
<a id="a68314d206a9ed9052c3d25e9b2df57d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68314d206a9ed9052c3d25e9b2df57d1">&sect;&nbsp;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x004) USART Mode Register </p>

</div>
</div>
<a id="afc0736a842a861c4eaba268418b3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0736a842a861c4eaba268418b3bfc8">&sect;&nbsp;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_NER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x044) USART Number of Errors Register </p>

</div>
</div>
<a id="afe79e131d53894603449d3d393a49237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe79e131d53894603449d3d393a49237">&sect;&nbsp;</a></span>US_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x120) Transfer Control Register </p>

</div>
</div>
<a id="abfde09423ffe010ce718e3c404992be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfde09423ffe010ce718e3c404992be8">&sect;&nbsp;</a></span>US_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x124) Transfer Status Register </p>

</div>
</div>
<a id="acc176a757970caeaf9a740dd6a192c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc176a757970caeaf9a740dd6a192c8b">&sect;&nbsp;</a></span>US_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x104) Receive Counter Register </p>

</div>
</div>
<a id="ac7d41150cc8cee1e68a5671906d8a314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d41150cc8cee1e68a5671906d8a314">&sect;&nbsp;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x018) USART Receive Holding Register </p>

</div>
</div>
<a id="a19772302bd648046c04afac75a04b16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19772302bd648046c04afac75a04b16a">&sect;&nbsp;</a></span>US_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x114) Receive Next Counter Register </p>

</div>
</div>
<a id="aa402644070cc70865ddf69e776e19f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa402644070cc70865ddf69e776e19f38">&sect;&nbsp;</a></span>US_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x110) Receive Next Pointer Register </p>

</div>
</div>
<a id="a0786a37792224dad7369d037cb658e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0786a37792224dad7369d037cb658e1a">&sect;&nbsp;</a></span>US_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x100) Receive Pointer Register </p>

</div>
</div>
<a id="a379a01b93548081163fb16fe23ca0792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379a01b93548081163fb16fe23ca0792">&sect;&nbsp;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x024) USART Receiver Time-out Register </p>

</div>
</div>
<a id="ab4bf69510770c14f628a4bd09b9eb700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bf69510770c14f628a4bd09b9eb700">&sect;&nbsp;</a></span>US_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x10C) Transmit Counter Register </p>

</div>
</div>
<a id="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">&sect;&nbsp;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x01C) USART Transmit Holding Register </p>

</div>
</div>
<a id="a346153c3dce9dcc2dceef0396d51b129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346153c3dce9dcc2dceef0396d51b129">&sect;&nbsp;</a></span>US_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x11C) Transmit Next Counter Register </p>

</div>
</div>
<a id="a775ce5d01355bb178babcbf1f14a1c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775ce5d01355bb178babcbf1f14a1c69">&sect;&nbsp;</a></span>US_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x118) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a3261d2824eca1585e57b2ab6192222f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3261d2824eca1585e57b2ab6192222f1">&sect;&nbsp;</a></span>US_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x108) Transmit Pointer Register </p>

</div>
</div>
<a id="a5498a19b7808fbb304a907813f00ab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498a19b7808fbb304a907813f00ab28">&sect;&nbsp;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TTGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x028) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="a4f68929355c4a31ff533468a720438b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68929355c4a31ff533468a720438b7">&sect;&nbsp;</a></span>US_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0E4) USART Write Protection Mode Register </p>

</div>
</div>
<a id="a0acc127462a24739e4d8f21fd0bc32ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acc127462a24739e4d8f21fd0bc32ad">&sect;&nbsp;</a></span>US_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0E8) USART Write Protection Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2usart_8h_source.xhtml">usart.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
