#--------------------------------------------------------------------
# Sources
#--------------------------------------------------------------------

# Verilog sources

RTL_SRCS += $(VLOG_FILE)
RTL_SRCS += $(SRAM_FILE)
RTL_SRCS += $(BOOTROM_VLOG)
RTL_SRCS += $(shell find $(base_dir)/src -name "*.*v")

RTL_SRCS += $(ROCKETCHIP_DIR)/src/main/resources/vsrc/plusarg_reader.v
RTL_SRCS += $(ROCKETCHIP_DIR)/src/main/resources/vsrc/AsyncResetReg.v
RTL_SRCS += $(ROCKETCHIP_DIR)/src/main/resources/vsrc/EICG_wrapper.v
RTL_SRCS += $(ROCKETCHIP_DIR)/src/main/resources/vsrc/ClockDivider2.v
RTL_SRCS += $(SIFIVEBLOCKS_DIR)/vsrc/SRLatch.v

TB_SRCS  += $(shell find $(base_dir)/bench -name "*.*v")

# C/C++ sources
CSRCS    += $(shell find $(base_dir)/src   -name "*.c*")
CSRCS    += $(shell find $(base_dir)/bench -name "*.c*")

SIM_SRCS := $(RTL_SRCS) $(TB_SRCS)