Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 00:27:13 2019
| Host         : DESKTOP-7EQCPG5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2886 |          511 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              13 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             142 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  pclk_in_BUFG        |                                      | fifo_hcount/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  pclk_in_BUFG        |                                      | fifo_pixels/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  pclk_in_BUFG        |                                      | fifo_vcount/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  clkdivider/clk_out1 | db1/new_input_i_1_n_0                |                                                                                |                1 |              1 |
|  clkdivider/clk_out1 |                                      | display/strobe_out[1]_i_1_n_0                                                  |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display/strobe_out[6]_i_1_n_0                                                  |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display/p_0_in[0]                                                              |                1 |              2 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[7]_i_1_n_0  |                                                                                |                2 |              5 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0 |                                                                                |                3 |              7 |
|  pclk_in_BUFG        | my_camera/E[0]                       | my_camera/SR[0]                                                                |                3 |             10 |
|  clkdivider/clk_out1 | xvga1/E[0]                           | xvga1/SR[0]                                                                    |                3 |             10 |
|  pclk_in_BUFG        | my_camera/pixel_valid_out_reg_0[0]   | my_camera/SR[0]                                                                |                4 |             11 |
|  clkdivider/clk_out1 |                                      | xvga1/E[0]                                                                     |                2 |             11 |
|  clkdivider/clk_out1 | db1/count                            | db1/new_input_i_1_n_0                                                          |                5 |             20 |
|  clkdivider/clk_out1 | centroid1/frame_done                 | db1/reset                                                                      |                5 |             20 |
|  pclk_in_BUFG        |                                      |                                                                                |                9 |             34 |
|  clkdivider/clk_out1 | rgb2hsv1/x_acc                       | db1/clean_out_reg_0                                                            |               19 |             71 |
|  clkdivider/clk_out1 |                                      |                                                                                |              502 |           2862 |
+----------------------+--------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


