[INFO :CM0023] Creating log file ../../build/tests/OneAnd/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] top.v:1: No timescale set for "and_tb".

[INFO :CP0300] Compilation...

[INFO :CP0303] top.v:1: Compile module "work@and_tb".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:1: Top level module "work@and_tb".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 1.

[NOTE :EL0510] Nb instances: 1.

[NOTE :EL0511] Nb leaf instances: 0.

====== UHDM =======
design: (work@and_tb)
|vpiName:work@and_tb
|uhdmallModules:
\_module: work@and_tb, file:top.v, line:1, parent:work@and_tb
  |vpiDefName:work@and_tb
  |vpiParent:
  \_design: (work@and_tb)
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_sys_func_call: (monitor)
        |vpiName:monitor
        |vpiArgument:
        \_constant: 
          |vpiConstType:6
          |STRING:"@%0dns %0d & %0d = %0d"
        |vpiArgument:
        \_sys_func_call: ($time)
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (a)
          |vpiName:a
        |vpiArgument:
        \_ref_obj: (b)
          |vpiName:b
        |vpiArgument:
        \_ref_obj: (o)
          |vpiName:o
      |vpiStmt:
      \_delay_control: 
        |#100
        |vpiStmt:
        \_sys_func_call: (finish)
          |vpiName:finish
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_ref_obj: (a)
          |vpiName:a
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_ref_obj: (b)
          |vpiName:b
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_ref_obj: (a)
            |vpiName:a
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_ref_obj: (b)
          |vpiName:b
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_ref_obj: (a)
            |vpiName:a
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_ref_obj: (b)
          |vpiName:b
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_ref_obj: (a)
            |vpiName:a
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_ref_obj: (b)
          |vpiName:b
  |vpiPort:
  \_port: (o), line:1
    |vpiName:o
    |vpiDirection:2
    |vpiParent:
    \_module: work@and_tb, file:top.v, line:1, parent:work@and_tb
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (o), line:1
        |vpiName:o
        |vpiParent:
        \_module: work@and_tb, file:top.v, line:1, parent:work@and_tb
  |vpiNet:
  \_logic_net: (o), line:1
  |vpiNet:
  \_logic_net: (a), line:2
    |vpiName:a
    |vpiParent:
    \_module: work@and_tb, file:top.v, line:1, parent:work@and_tb
  |vpiNet:
  \_logic_net: (b), line:2
    |vpiName:b
    |vpiParent:
    \_module: work@and_tb, file:top.v, line:1, parent:work@and_tb
|uhdmtopModules:
\_module: work@and_tb (work@and_tb), file:top.v, line:1
  |vpiDefName:work@and_tb
  |vpiName:work@and_tb
  |vpiFullName:work@and_tb
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_delay_control: 
        |#100
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (a), line:2
          |vpiName:a
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (b), line:2
          |vpiName:b
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_logic_net: (a), line:2
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (b), line:2
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_logic_net: (a), line:2
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (b), line:2
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_logic_net: (a), line:2
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (b), line:2
  |vpiPort:
  \_port: (o), line:1
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (o), line:1
        |vpiName:o
  |vpiContAssign:
  \_cont_assign: 
    |vpiRhs:
    \_ref_obj: (@@BAD_SYMBOL@@)
      |vpiName:@@BAD_SYMBOL@@
    |vpiLhs:
    \_ref_obj: (o)
      |vpiName:o
      |vpiActual:
      \_logic_net: (o), line:1
  |vpiNet:
  \_logic_net: (o), line:1
  |vpiNet:
  \_logic_net: (a), line:2
  |vpiNet:
  \_logic_net: (b), line:2
|uhdmallPackages:
\_package: builtin, parent:work@and_tb
  |vpiDefName:builtin
  |vpiParent:
  \_design: (work@and_tb)
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiParent:
  \_package: builtin, parent:work@and_tb
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiParent:
  \_package: builtin, parent:work@and_tb
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiParent:
  \_package: builtin, parent:work@and_tb
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiParent:
  \_package: builtin, parent:work@and_tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

