
"smart_sources:Verilog/APB协议.md": {"path":"Verilog/APB协议.md","last_embed":{"hash":"109a0ec375c293599f73222114fe9ef0363d525d3599b6885db3f57319489c48"},"embeddings":{},"last_read":{"hash":"109a0ec375c293599f73222114fe9ef0363d525d3599b6885db3f57319489c48","at":1736915178112},"class_name":"SmartSource","outlinks":[],"last_import":{"mtime":1713796781228,"size":8703,"at":1736915163117,"hash":"109a0ec375c293599f73222114fe9ef0363d525d3599b6885db3f57319489c48"},"blocks":{"#":[1,15],"##{1}":[3,4],"##{2}":[5,6],"##{3}":[7,9],"##{4}":[10,11],"##{5}":[12,13],"#文章来源":[16,21],"#文章来源#{1}":[18,21],"#APB2":[22,120],"#APB2##简介":[24,27],"#APB2##简介#{1}":[26,27],"#APB2##写操作":[28,37],"#APB2##写操作#{1}":[30,37],"#APB2##读操作":[38,43],"#APB2##读操作#{1}":[40,43],"#APB2##APB的状态机":[44,49],"#APB2##APB的状态机#{1}":[46,49],"#APB2##APB2的几个小问题":[50,120],"#APB2##APB2的几个小问题#Q:是否需要penable？":[52,120],"#APB2##APB2的几个小问题#Q:是否需要penable？#{1}":[54,120],"#APB3":[121,158],"#APB3##简介":[123,136],"#APB3##简介#{1}":[125,136],"#APB3##写操作":[137,146],"#APB3##写操作#{1}":[139,146],"#APB3##读操作":[147,150],"#APB3##读操作#{1}":[149,150],"#APB3##Error":[151,158],"#APB3##Error#{1}":[153,158],"#APB4":[159,182],"#APB4##简介":[161,172],"#APB4##简介#{1}":[163,166],"#APB4##简介#{2}":[167,167],"#APB4##简介#{3}":[168,168],"#APB4##简介#{4}":[169,170],"#APB4##简介#{5}":[171,172],"#APB4##兼容性问题":[173,182],"#APB4##兼容性问题#{1}":[175,182],"#RTL实现":[183,272],"#RTL实现##自设计例子":[185,272],"#RTL实现##自设计例子#{1}":[187,272]}},"smart_blocks:Verilog/APB协议.md#": {"path":null,"last_embed":{"hash":"b9eedda1313a3af7ebc67bda6d2f243ae938f04d2cae2f59f2a64d4b7c3e3ace"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b9eedda1313a3af7ebc67bda6d2f243ae938f04d2cae2f59f2a64d4b7c3e3ace","at":1736915172940},"key":"Verilog/APB协议.md#","lines":[1,15],"size":167,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md##{1}": {"path":null,"last_embed":{"hash":"f7b4823c9471650a54e690f11b3a2f06d03fda01bb959228b6b65fe7cb11a5d9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f7b4823c9471650a54e690f11b3a2f06d03fda01bb959228b6b65fe7cb11a5d9","at":1736915173068},"key":"Verilog/APB协议.md##{1}","lines":[3,4],"size":19,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md##{2}": {"path":null,"last_embed":{"hash":"342a1bd55a3e2c1fbde3de2b5e97e7e545ecd462c924cd4a16f9b371af89aeaf"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"342a1bd55a3e2c1fbde3de2b5e97e7e545ecd462c924cd4a16f9b371af89aeaf","at":1736915173200},"key":"Verilog/APB协议.md##{2}","lines":[5,6],"size":8,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md##{3}": {"path":null,"last_embed":{"hash":"a0c2c1b2a7d1b44f9e41684aaff0884be8aa82e38949bc24bcb60e6a4602195e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a0c2c1b2a7d1b44f9e41684aaff0884be8aa82e38949bc24bcb60e6a4602195e","at":1736915173325},"key":"Verilog/APB协议.md##{3}","lines":[7,9],"size":78,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md##{4}": {"path":null,"last_embed":{"hash":"4daf7e7b5db41d32ee235e439e0e9dad1dfe6387b024db5bb31c5a9610e86eae"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4daf7e7b5db41d32ee235e439e0e9dad1dfe6387b024db5bb31c5a9610e86eae","at":1736915173454},"key":"Verilog/APB协议.md##{4}","lines":[10,11],"size":8,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md##{5}": {"path":null,"last_embed":{"hash":"561962841d48c8bf554fa47845c4716f48bd27137b45971fb96fd03b7d9d2849"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"561962841d48c8bf554fa47845c4716f48bd27137b45971fb96fd03b7d9d2849","at":1736915173582},"key":"Verilog/APB协议.md##{5}","lines":[12,13],"size":35,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#文章来源": {"path":null,"last_embed":{"hash":"1e4da3d5dd7fdcda8411be0ab239b500b6448f3a7bea3b2304edde51d8449010"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1e4da3d5dd7fdcda8411be0ab239b500b6448f3a7bea3b2304edde51d8449010","at":1736915173708},"key":"Verilog/APB协议.md#文章来源","lines":[16,21],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#文章来源#{1}": {"path":null,"last_embed":{"hash":"3fb16b024d973b322dd51ebb25c34ce7264d388356132323e1d5d03a2bdc4f1c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3fb16b024d973b322dd51ebb25c34ce7264d388356132323e1d5d03a2bdc4f1c","at":1736915173832},"key":"Verilog/APB协议.md#文章来源#{1}","lines":[18,21],"size":50,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2": {"path":null,"last_embed":{"hash":"6a2161cf136bef9acba55f9631413e47021568dad7b04471bd0eab8448ab3d53"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6a2161cf136bef9acba55f9631413e47021568dad7b04471bd0eab8448ab3d53","at":1736915173965},"key":"Verilog/APB协议.md#APB2","lines":[22,120],"size":2260,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##简介": {"path":null,"last_embed":{"hash":"be3772a4dd70666e1c9fea7482dcb9cd4cfc949f79f0fc07c46e46e64565458c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"be3772a4dd70666e1c9fea7482dcb9cd4cfc949f79f0fc07c46e46e64565458c","at":1736915174090},"key":"Verilog/APB协议.md#APB2##简介","lines":[24,27],"size":146,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##简介#{1}": {"path":null,"last_embed":{"hash":"cac2dbff183f015ac0189fd4c8d474204fcf58464e9922477405c7795e706c16"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"cac2dbff183f015ac0189fd4c8d474204fcf58464e9922477405c7795e706c16","at":1736915174221},"key":"Verilog/APB协议.md#APB2##简介#{1}","lines":[26,27],"size":138,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##写操作": {"path":null,"last_embed":{"hash":"6d9aaddc1f9d219de2105638a8fd92b0dcaf6fb693fdab2c4daa288525b28b92"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6d9aaddc1f9d219de2105638a8fd92b0dcaf6fb693fdab2c4daa288525b28b92","at":1736915174358},"key":"Verilog/APB协议.md#APB2##写操作","lines":[28,37],"size":345,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##写操作#{1}": {"path":null,"last_embed":{"hash":"c4d3e795cc972a0ea3901338a2923ef277f051f682995e777816d78cb718aca5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c4d3e795cc972a0ea3901338a2923ef277f051f682995e777816d78cb718aca5","at":1736915174488},"key":"Verilog/APB协议.md#APB2##写操作#{1}","lines":[30,37],"size":336,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##读操作": {"path":null,"last_embed":{"hash":"0d1e88750f2807a0fe8a41d01af4c2408f961badea447cb7dcf7bb480cead8e7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0d1e88750f2807a0fe8a41d01af4c2408f961badea447cb7dcf7bb480cead8e7","at":1736915174614},"key":"Verilog/APB协议.md#APB2##读操作","lines":[38,43],"size":183,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##读操作#{1}": {"path":null,"last_embed":{"hash":"cb041ee0a766d9d37387fb9394ed3387dbb7d59650ca02d30068a2b3c933fad9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"cb041ee0a766d9d37387fb9394ed3387dbb7d59650ca02d30068a2b3c933fad9","at":1736915174744},"key":"Verilog/APB协议.md#APB2##读操作#{1}","lines":[40,43],"size":174,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##APB的状态机": {"path":null,"last_embed":{"hash":"772654450f488cdcded9b95967ebc0de96f83c0508d37cfbe36c7954297670e3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"772654450f488cdcded9b95967ebc0de96f83c0508d37cfbe36c7954297670e3","at":1736915174874},"key":"Verilog/APB协议.md#APB2##APB的状态机","lines":[44,49],"size":179,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##APB的状态机#{1}": {"path":null,"last_embed":{"hash":"000395e2d71f3b93e56832092650eef8c89107ffa7285d089fc2066a9d600460"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"000395e2d71f3b93e56832092650eef8c89107ffa7285d089fc2066a9d600460","at":1736915175005},"key":"Verilog/APB协议.md#APB2##APB的状态机#{1}","lines":[46,49],"size":166,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##APB2的几个小问题": {"path":null,"last_embed":{"hash":"96dc8bf2c2fe61650a7bfaebc72edcc91192c47a8351a5aa8b6212989f0f61c2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"96dc8bf2c2fe61650a7bfaebc72edcc91192c47a8351a5aa8b6212989f0f61c2","at":1736915175134},"key":"Verilog/APB协议.md#APB2##APB2的几个小问题","lines":[50,120],"size":1395,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##APB2的几个小问题#Q:是否需要penable？": {"path":null,"last_embed":{"hash":"e8279aebd8bc974ee40f004414b4a66aeb71c5cbffe05c34aea0a97881bbf42e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e8279aebd8bc974ee40f004414b4a66aeb71c5cbffe05c34aea0a97881bbf42e","at":1736915175264},"key":"Verilog/APB协议.md#APB2##APB2的几个小问题#Q:是否需要penable？","lines":[52,120],"size":1379,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB2##APB2的几个小问题#Q:是否需要penable？#{1}": {"path":null,"last_embed":{"hash":"2a7b299bd23fc3ab2322db72099aac7c24c690ddd75cfa3fb26505644d938121"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2a7b299bd23fc3ab2322db72099aac7c24c690ddd75cfa3fb26505644d938121","at":1736915175389},"key":"Verilog/APB协议.md#APB2##APB2的几个小问题#Q:是否需要penable？#{1}","lines":[54,120],"size":1358,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3": {"path":null,"last_embed":{"hash":"53639ebc96aa20fe7b789b8088a5e9cdb0079b8e27dee73115969ecbef67db23"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"53639ebc96aa20fe7b789b8088a5e9cdb0079b8e27dee73115969ecbef67db23","at":1736915175516},"key":"Verilog/APB协议.md#APB3","lines":[121,158],"size":1589,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##简介": {"path":null,"last_embed":{"hash":"8ee00d1ce17f097e4e5051144547f132fbab89757c96728155fa6057b17ea094"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8ee00d1ce17f097e4e5051144547f132fbab89757c96728155fa6057b17ea094","at":1736915175639},"key":"Verilog/APB协议.md#APB3##简介","lines":[123,136],"size":849,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##简介#{1}": {"path":null,"last_embed":{"hash":"a76aabab6d24c22c6b60b4658a0dbf98df18dfe061c2501d3180bac6ec50e292"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a76aabab6d24c22c6b60b4658a0dbf98df18dfe061c2501d3180bac6ec50e292","at":1736915175763},"key":"Verilog/APB协议.md#APB3##简介#{1}","lines":[125,136],"size":841,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##写操作": {"path":null,"last_embed":{"hash":"7a4b2b1f2c6a7c50f2bc3c87058ef14905f6cf9cb2f477128ed237ac829855d5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7a4b2b1f2c6a7c50f2bc3c87058ef14905f6cf9cb2f477128ed237ac829855d5","at":1736915175887},"key":"Verilog/APB协议.md#APB3##写操作","lines":[137,146],"size":350,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##写操作#{1}": {"path":null,"last_embed":{"hash":"e8e0bffb53f4eabdda61ad0e7758168bea8ba93986c92de0dd80b681641c95be"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e8e0bffb53f4eabdda61ad0e7758168bea8ba93986c92de0dd80b681641c95be","at":1736915176020},"key":"Verilog/APB协议.md#APB3##写操作#{1}","lines":[139,146],"size":341,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##读操作": {"path":null,"last_embed":{"hash":"124ba166cce1dc08a5efaed0206cf1284b510349a5a44173641634eeaf9bc0c2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"124ba166cce1dc08a5efaed0206cf1284b510349a5a44173641634eeaf9bc0c2","at":1736915176154},"key":"Verilog/APB协议.md#APB3##读操作","lines":[147,150],"size":148,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##读操作#{1}": {"path":null,"last_embed":{"hash":"9e375967c66552e6b51c2198b6858b3473f9081c6f0f26c87a51a0a876711e2f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9e375967c66552e6b51c2198b6858b3473f9081c6f0f26c87a51a0a876711e2f","at":1736915176280},"key":"Verilog/APB协议.md#APB3##读操作#{1}","lines":[149,150],"size":139,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##Error": {"path":null,"last_embed":{"hash":"a6bbc9c3928574350f806bd59def5c11a209438be734de1adad820d957c20027"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a6bbc9c3928574350f806bd59def5c11a209438be734de1adad820d957c20027","at":1736915176412},"key":"Verilog/APB协议.md#APB3##Error","lines":[151,158],"size":231,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB3##Error#{1}": {"path":null,"last_embed":{"hash":"bc1166015ccf00b7886f0c69f010d39733c611ade95158f858c68bad5253fa17"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"bc1166015ccf00b7886f0c69f010d39733c611ade95158f858c68bad5253fa17","at":1736915176542},"key":"Verilog/APB协议.md#APB3##Error#{1}","lines":[153,158],"size":220,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4": {"path":null,"last_embed":{"hash":"a5727d17cb99b99baecd0f3fb9c0a0fe9688785a047027f2665be7c6869a5825"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a5727d17cb99b99baecd0f3fb9c0a0fe9688785a047027f2665be7c6869a5825","at":1736915176668},"key":"Verilog/APB协议.md#APB4","lines":[159,182],"size":782,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介": {"path":null,"last_embed":{"hash":"f094f6e30c639fe84596fd6df4e1e540388f2b3f647ccb86e0951f6765d1a389"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f094f6e30c639fe84596fd6df4e1e540388f2b3f647ccb86e0951f6765d1a389","at":1736915176802},"key":"Verilog/APB协议.md#APB4##简介","lines":[161,172],"size":638,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介#{1}": {"path":null,"last_embed":{"hash":"687ea5041c309a433ef0204e73cae2d7868881a72321ef1e6797e0577f67e108"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"687ea5041c309a433ef0204e73cae2d7868881a72321ef1e6797e0577f67e108","at":1736915176932},"key":"Verilog/APB协议.md#APB4##简介#{1}","lines":[163,166],"size":258,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介#{2}": {"path":null,"last_embed":{"hash":"a3566e1cd82c5d094e5f4ed4cf0afec957dced53d8046c9ec5711051ac71cd37"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a3566e1cd82c5d094e5f4ed4cf0afec957dced53d8046c9ec5711051ac71cd37","at":1736915177070},"key":"Verilog/APB协议.md#APB4##简介#{2}","lines":[167,167],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介#{3}": {"path":null,"last_embed":{"hash":"62c083dee8b34505a408629ac7debdbdff3446e87e7d1aa4a54481570f07edae"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"62c083dee8b34505a408629ac7debdbdff3446e87e7d1aa4a54481570f07edae","at":1736915177198},"key":"Verilog/APB协议.md#APB4##简介#{3}","lines":[168,168],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介#{4}": {"path":null,"last_embed":{"hash":"3426c8dd18a40250c274d1eb9e5ccf453fe16823d5236e8e860647e4ba228636"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3426c8dd18a40250c274d1eb9e5ccf453fe16823d5236e8e860647e4ba228636","at":1736915177338},"key":"Verilog/APB协议.md#APB4##简介#{4}","lines":[169,170],"size":114,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##简介#{5}": {"path":null,"last_embed":{"hash":"ff35b75838b32cfdd436a9975b281e01c4674c2ca9f1cdc907ea41bcf717c9d5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ff35b75838b32cfdd436a9975b281e01c4674c2ca9f1cdc907ea41bcf717c9d5","at":1736915177470},"key":"Verilog/APB协议.md#APB4##简介#{5}","lines":[171,172],"size":138,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##兼容性问题": {"path":null,"last_embed":{"hash":"87c5af49f667144e70c86ae773155cc568218388ed0469ff0654d9de199dad7a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"87c5af49f667144e70c86ae773155cc568218388ed0469ff0654d9de199dad7a","at":1736915177597},"key":"Verilog/APB协议.md#APB4##兼容性问题","lines":[173,182],"size":135,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#APB4##兼容性问题#{1}": {"path":null,"last_embed":{"hash":"51bf6243019c6b30d7f1964c3d0f56bf803c394626f43017111e6677ece5c8c2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"51bf6243019c6b30d7f1964c3d0f56bf803c394626f43017111e6677ece5c8c2","at":1736915177727},"key":"Verilog/APB协议.md#APB4##兼容性问题#{1}","lines":[175,182],"size":124,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#RTL实现": {"path":null,"last_embed":{"hash":"e75122ad5b5994670ae9b67fd3061231cdf6c7cb5fd51e91197374fddd52a95c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e75122ad5b5994670ae9b67fd3061231cdf6c7cb5fd51e91197374fddd52a95c","at":1736915177854},"key":"Verilog/APB协议.md#RTL实现","lines":[183,272],"size":1370,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#RTL实现##自设计例子": {"path":null,"last_embed":{"hash":"095a1fb2f10006f443c8417e75642df09b952c9db93656bcf3a0b4ac382416ac"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"095a1fb2f10006f443c8417e75642df09b952c9db93656bcf3a0b4ac382416ac","at":1736915177981},"key":"Verilog/APB协议.md#RTL实现##自设计例子","lines":[185,272],"size":1361,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/APB协议.md#RTL实现##自设计例子#{1}": {"path":null,"last_embed":{"hash":"ceecce8340e29de3f81c060caff7ade14c2b0a1861631665d06e818c4cdd1839"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ceecce8340e29de3f81c060caff7ade14c2b0a1861631665d06e818c4cdd1839","at":1736915178114},"key":"Verilog/APB协议.md#RTL实现##自设计例子#{1}","lines":[187,272],"size":1350,"outlinks":[],"class_name":"SmartBlock"},
