{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440018280285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440018280285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 05:04:40 2015 " "Processing started: Thu Aug 20 05:04:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440018280285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440018280285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_card -c sd_card " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_card -c sd_card" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440018280285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1440018280706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_interface " "Found entity 1: sd_interface" {  } { { "sd_interface.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_block.sv(69) " "Verilog HDL information at init_block.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1440018280772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file init_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init_block " "Found entity 1: init_block" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/edge_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/clock_divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440018280786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440018280786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sd_card " "Elaborating entity \"sd_card\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440018280819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd_contr " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd_contr\"" {  } { { "sd_card.sv" "sd_contr" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440018280822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller.sv(22) " "Verilog HDL assignment warning at sd_controller.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280823 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_250k_edge sd_controller.sv(33) " "Verilog HDL Always Construct warning at sd_controller.sv(33): variable \"clk_250k_edge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1440018280823 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_controller.sv(33) " "Verilog HDL assignment warning at sd_controller.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280823 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_controller.sv(34) " "Verilog HDL assignment warning at sd_controller.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280823 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_250k_edge sd_controller.sv(38) " "Verilog HDL Always Construct warning at sd_controller.sv(38): variable \"clk_250k_edge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1440018280824 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_controller.sv(38) " "Verilog HDL assignment warning at sd_controller.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280824 "|sd_card|sd_controller:sd_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_controller.sv(39) " "Verilog HDL assignment warning at sd_controller.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "sd_controller.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280824 "|sd_card|sd_controller:sd_contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect sd_controller:sd_contr\|edge_detect:edged " "Elaborating entity \"edge_detect\" for hierarchy \"sd_controller:sd_contr\|edge_detect:edged\"" {  } { { "sd_controller.sv" "edged" { Text "C:/Users/user/Desktop/SD_CARD/sd_controller.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440018280825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:clk_div " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:clk_div\"" {  } { { "sd_card.sv" "clk_div" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440018280827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_divisor.sv(15) " "Verilog HDL assignment warning at clock_divisor.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "clock_divisor.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/clock_divisor.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280828 "|sd_card|clock_divisor:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_interface sd_interface:sd_int " "Elaborating entity \"sd_interface\" for hierarchy \"sd_interface:sd_int\"" {  } { { "sd_card.sv" "sd_int" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440018280838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_block sd_interface:sd_int\|init_block:init " "Elaborating entity \"init_block\" for hierarchy \"sd_interface:sd_int\|init_block:init\"" {  } { { "sd_interface.sv" "init" { Text "C:/Users/user/Desktop/SD_CARD/sd_interface.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440018280841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 init_block.sv(28) " "Verilog HDL assignment warning at init_block.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock_counter init_block.sv(40) " "Verilog HDL Always Construct warning at init_block.sv(40): variable \"clock_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock_counter init_block.sv(49) " "Verilog HDL Always Construct warning at init_block.sv(49): variable \"clock_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock_counter init_block.sv(58) " "Verilog HDL Always Construct warning at init_block.sv(58): variable \"clock_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "init_block.sv(38) " "Verilog HDL Case Statement information at init_block.sv(38): all case item expressions in this case statement are onehot" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state init_block.sv(37) " "Verilog HDL Always Construct warning at init_block.sv(37): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.END init_block.sv(37) " "Inferred latch for \"next_state.END\" at init_block.sv(37)" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_RESP init_block.sv(37) " "Inferred latch for \"next_state.READ_RESP\" at init_block.sv(37)" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1440018280843 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SEND_CMD0 init_block.sv(37) " "Inferred latch for \"next_state.SEND_CMD0\" at init_block.sv(37)" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1440018280844 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_74_CYCLE init_block.sv(37) " "Inferred latch for \"next_state.WAIT_74_CYCLE\" at init_block.sv(37)" {  } { { "init_block.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/init_block.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1440018280844 "|sd_card|sd_interface:sd_int|init_block:init"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1440018281341 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1440018281341 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1440018281341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1440018281341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1440018281341 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1440018281341 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "sd_card.sv" "" { Text "C:/Users/user/Desktop/SD_CARD/sd_card.sv" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440018281399 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1440018281399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1440018281520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1440018281674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/SD_CARD/sd_card.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/SD_CARD/sd_card.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1440018281711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1440018281839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440018281839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1440018281889 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1440018281889 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1440018281889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1440018281889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1440018281889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440018281907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 05:04:41 2015 " "Processing ended: Thu Aug 20 05:04:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440018281907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440018281907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440018281907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440018281907 ""}
