# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Homework2Verilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject {X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject/HW2P6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:10 on Sep 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject" X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject/HW2P6.v 
# -- Compiling module HW2P6
# 
# Top level modules:
# 	HW2P6
# End time: 10:10:10 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject {X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject/Homework2Verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:10 on Sep 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject" X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/VerilogProject/Homework2Verilog.v 
# -- Compiling module Homework2Verilog
# 
# Top level modules:
# 	Homework2Verilog
# End time: 10:10:10 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
