<dec f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='140' type='120'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='7285' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1773' macro='1' u='r' c='_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2010' macro='1' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='243' u='r' c='_ZL16getVectorRegSizej'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='123' u='r' c='_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='457' u='r' c='_ZL16CC_X86_32_CommonjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2842' u='r' c='_ZL15RetCC_X86CommonjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/TargetTest.cpp' l='190' u='r' c='_ZN4llvm8exegesis12_GLOBAL__N_138Core2TargetTest_SetRegToVR64Value_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/TargetTest.cpp' l='186' u='r' c='_ZN4llvm8exegesis12_GLOBAL__N_138Core2TargetTest_SetRegToVR64Value_Test8TestBodyEv'/>
