

================================================================
== Vitis HLS Report for 'horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2'
================================================================
* Date:           Thu Dec 18 21:18:23 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.537 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      265|      265|  2.650 us|  2.650 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1_VITIS_LOOP_112_2  |      263|      263|         9|          1|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.47ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln110 = store i5 0, i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 16 'store' 'store_ln110' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln112 = store i5 0, i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 17 'store' 'store_ln112' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.12ns)   --->   "%icmp_ln110 = icmp_eq  i9 %indvar_flatten_load, i9 256" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 20 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.12ns)   --->   "%add_ln110_1 = add i9 %indvar_flatten_load, i9 1" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 21 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc12, void %VITIS_LOOP_123_4.preheader.exitStub" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 22 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 24 'load' 'y_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%add_ln110 = add i5 %y_load, i5 1" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 25 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln112 = icmp_eq  i5 %x_load, i5 16" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 26 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.25ns)   --->   "%select_ln110 = select i1 %icmp_ln112, i5 0, i5 %x_load" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 27 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.25ns)   --->   "%select_ln110_1 = select i1 %icmp_ln112, i5 %add_ln110, i5 %y_load" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 28 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %select_ln110_1" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 29 'zext' 'zext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.90ns)   --->   "%mul_ln110 = mul i11 %zext_ln110, i11 43" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 30 'mul' 'mul_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [9/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 31 'urem' 'urem_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i5 %select_ln110" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 32 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln110, i32 1, i32 3" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_86_cast = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln110, i32 7, i32 9" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 34 'partselect' 'tmp_86_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln112 = add i5 %select_ln110, i5 1" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 35 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln110 = store i9 %add_ln110_1, i9 %indvar_flatten" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 36 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.47>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%store_ln110 = store i5 %select_ln110_1, i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 37 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.47>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln112 = store i5 %add_ln112, i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 38 'store' 'store_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.47>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body4" [../HS_hls/src/horn_schunck_hsl.cpp:112]   --->   Operation 39 'br' 'br_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 40 [8/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 40 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 41 [7/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 41 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 42 [6/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 42 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.10>
ST_5 : Operation 43 [5/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 43 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.10>
ST_6 : Operation 44 [4/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 44 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 45 [3/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 45 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.10>
ST_8 : Operation 46 [2/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 46 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.47>

State 9 <SV = 8> <Delay = 2.38>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_1_VITIS_LOOP_112_2_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/9] (1.10ns)   --->   "%urem_ln110 = urem i5 %select_ln110_1, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 49 'urem' 'urem_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i2 %urem_ln110" [../HS_hls/src/horn_schunck_hsl.cpp:110]   --->   Operation 50 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/horn_schunck_hsl.cpp:114]   --->   Operation 51 'specpipeline' 'specpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_86_cast, i3 %lshr_ln" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i6 %tmp_s" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 53 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_408 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 54 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_408' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_409 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 55 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_409' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_410 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 56 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_410' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_411 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 57 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_411' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_412 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 58 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_412' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_413 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 59 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_413' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_414 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 60 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_414' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_415 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 61 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_416 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 62 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_416' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_417 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 63 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_417' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_418 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 64 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_419 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln115" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 65 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_419' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.64ns)   --->   "%switch_ln115 = switch i2 %trunc_ln110, void %arrayidx6201060.case.2, i2 0, void %arrayidx6201060.case.0, i2 1, void %arrayidx6201060.case.1" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 66 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.64>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %trunc_ln112, void %arrayidx11211063.case.022, void %arrayidx11211063.case.123" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 67 'br' 'br_ln115' <Predicate = (trunc_ln110 == 1)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_410" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 68 'store' 'store_ln115' <Predicate = (trunc_ln110 == 1 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 69 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_416" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 69 'store' 'store_ln116' <Predicate = (trunc_ln110 == 1 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit21" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 70 'br' 'br_ln116' <Predicate = (trunc_ln110 == 1 & !trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_411" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 71 'store' 'store_ln115' <Predicate = (trunc_ln110 == 1 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 72 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_417" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 72 'store' 'store_ln116' <Predicate = (trunc_ln110 == 1 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit21" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 73 'br' 'br_ln116' <Predicate = (trunc_ln110 == 1 & trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 74 'br' 'br_ln116' <Predicate = (trunc_ln110 == 1)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %trunc_ln112, void %arrayidx11211063.case.018, void %arrayidx11211063.case.119" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 75 'br' 'br_ln115' <Predicate = (trunc_ln110 == 0)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_408" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 76 'store' 'store_ln115' <Predicate = (trunc_ln110 == 0 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 77 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_414" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 77 'store' 'store_ln116' <Predicate = (trunc_ln110 == 0 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit17" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 78 'br' 'br_ln116' <Predicate = (trunc_ln110 == 0 & !trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_409" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 79 'store' 'store_ln115' <Predicate = (trunc_ln110 == 0 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 80 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_415" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 80 'store' 'store_ln116' <Predicate = (trunc_ln110 == 0 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit17" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 81 'br' 'br_ln116' <Predicate = (trunc_ln110 == 0 & trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 82 'br' 'br_ln116' <Predicate = (trunc_ln110 == 0)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %trunc_ln112, void %arrayidx11211063.case.026, void %arrayidx11211063.case.127" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 83 'br' 'br_ln115' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_412" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 84 'store' 'store_ln115' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 85 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_418" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 85 'store' 'store_ln116' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & !trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit25" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 86 'br' 'br_ln116' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & !trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln115 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_413" [../HS_hls/src/horn_schunck_hsl.cpp:115]   --->   Operation 87 'store' 'store_ln115' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 88 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln116 = store i16 0, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_419" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 88 'store' 'store_ln116' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & trunc_ln112)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit25" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 89 'br' 'br_ln116' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1 & trunc_ln112)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx11211063.exit" [../HS_hls/src/horn_schunck_hsl.cpp:116]   --->   Operation 90 'br' 'br_ln116' <Predicate = (trunc_ln110 != 0 & trunc_ln110 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.537ns
The critical path consists of the following:
	'store' operation ('store_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) of constant 0 5 bit on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:110 [17]  (0.478 ns)
	'load' operation 5 bit ('y_load', ../HS_hls/src/horn_schunck_hsl.cpp:110) on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:110 [27]  (0.000 ns)
	'add' operation 5 bit ('add_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [28]  (0.908 ns)
	'select' operation 5 bit ('select_ln110_1', ../HS_hls/src/horn_schunck_hsl.cpp:110) [33]  (0.251 ns)
	'mul' operation 11 bit ('mul_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [35]  (1.900 ns)

 <State 2>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 3>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 4>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 5>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 6>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 7>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 8>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)

 <State 9>: 2.384ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln110', ../HS_hls/src/horn_schunck_hsl.cpp:110) [36]  (1.106 ns)
	'store' operation ('store_ln115', ../HS_hls/src/horn_schunck_hsl.cpp:115) of constant 0 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39' [60]  (0.629 ns)
	blocking operation 0.649 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
