INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/src/Malloc/RAM/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
