$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 8 # PINA $end
$var wire 1 $ PINA0 $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
x$
$end
#2225
b00000000 "
#2300
b11111111 "
#2301
b11111111 "
#2612
b00000000 #
0$
0!
#8700
b00000000 #
#14787
b00000001 #
1$
1!
#20925
b00000001 #
#27062
b00001000 #
0$
0!
#33250
b00001000 #
#39437
b00001000 #
#45625
b00001000 #
#51812
b00001000 #
#58000
b00001000 #
#64187
b00001000 #
#70375
b00001000 #
#76562
b00001000 #
#82750
b00001000 #
#88937
b00001000 #
#95125
b00001000 #
#101312
b00001000 #
#107500
b00001000 #
#113687
b00001000 #
#119875
b00001000 #
#126062
b00001000 #
#132250
b00001000 #
#138437
b00001000 #
#144625
b00001000 #
#150812
b00001000 #
#157000
b00001000 #
#163187
b00001000 #
#169375
b00001000 #
#175562
b00001000 #
#181750
b00001000 #
#187937
b00001000 #
#194125
b00001000 #
#200312
b00001000 #
#206500
b00001000 #
#212687
b00001000 #
#218875
b00001000 #
#225062
b00001000 #
#231250
b00001000 #
#237437
b00001000 #
#243625
b00001000 #
#249812
b00001000 #
#256000
b00001000 #
#262187
b00001000 #
#268375
b00001000 #
#274562
b00001000 #
#280750
b00001000 #
#286937
b00001000 #
#293125
b00001000 #
#299312
b00001000 #
#305500
b00001000 #
#311687
b00001000 #
#317875
b00001000 #
#324062
b00001000 #
#330250
b00001000 #
#336437
b00001000 #
#342625
b00001000 #
#348812
b00001000 #
#355000
b00001000 #
#361187
b00001000 #
#367375
b00001000 #
#373562
b00001000 #
#379750
b00001000 #
#385937
b00001000 #
#392125
b00001000 #
#398312
b00001000 #
#404500
b00001000 #
#410687
b00001000 #
