Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 15 14:16:11 2019
| Host         : DESKTOP-I4SG0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file CNN_top_module_wrapper_timing_summary_postroute_physopted.rpt -pb CNN_top_module_wrapper_timing_summary_postroute_physopted.pb -rpx CNN_top_module_wrapper_timing_summary_postroute_physopted.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.035        0.000                      0                18285        0.106        0.000                      0                18285        4.020        0.000                       0                  5742  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.035        0.000                      0                18285        0.106        0.000                      0                18285        4.020        0.000                       0                  5742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.952ns (8.766%)  route 9.908ns (91.234%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 15.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.710     3.018    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X1Y60          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/Q
                         net (fo=10, routed)          1.706     5.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/p_119_in[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_400__1/O
                         net (fo=10, routed)          1.848     7.153    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_54__33_3
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.965     8.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1/O_n
    SLICE_X17Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.365 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_0_LOPT_REMAP/O
                         net (fo=18, routed)          2.061    10.427    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45_n_103
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.551 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_34__39/O
                         net (fo=1, routed)           3.327    13.878    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/C[1]
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.561    15.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/CLK
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
                         clock pessimism              0.116    15.768    
                         clock uncertainty           -0.154    15.614    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701    13.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.023ns (11.665%)  route 7.747ns (88.335%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 15.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.732     3.040    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X42Y81         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.478     3.518 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/Q
                         net (fo=125, routed)         2.783     6.301    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_57
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.301     6.602 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_107__27/O
                         net (fo=3, routed)           1.015     7.617    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_34
    SLICE_X22Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_31__8/O
                         net (fo=1, routed)           1.789     9.530    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_31__8_n_0
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.120     9.650 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_14__33/O
                         net (fo=1, routed)           2.160    11.810    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_14__33_n_0
    DSP48_X0Y39          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.584    15.675    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/CLK
    DSP48_X0Y39          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem/CLK
                         clock pessimism              0.116    15.791    
                         clock uncertainty           -0.154    15.637    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.739    11.898    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.952ns (10.642%)  route 7.993ns (89.358%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 15.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.736     3.044    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y63         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_6/Q
                         net (fo=184, routed)         1.531     5.031    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg__0[0]_repN_6_alias
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.155 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_333__1/O
                         net (fo=8, routed)           1.523     6.679    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/reg39_reg[8]
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.803 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_87__33/O
                         net (fo=3, routed)           0.787     7.590    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_44
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_26__10/O
                         net (fo=1, routed)           1.774     9.488    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_26__10_n_0
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_9__35/O
                         net (fo=1, routed)           2.378    11.989    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_9__35_n_0
    DSP48_X0Y38          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.674    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/CLK
    DSP48_X0Y38          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/CLK
                         clock pessimism              0.116    15.790    
                         clock uncertainty           -0.154    15.636    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    12.100    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.215ns (11.234%)  route 9.601ns (88.766%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 15.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.712     3.020    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X5Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/Q
                         net (fo=188, routed)         1.640     5.116    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/counter_reg__0[1]_repN_3_alias
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.240 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_403__1/O
                         net (fo=10, routed)          1.312     6.553    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_87__26_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.677 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_124__21/O
                         net (fo=3, routed)           0.000     6.677    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem_93
    SLICE_X12Y61         MUXF7 (Prop_muxf7_I1_O)      0.214     6.891 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem_i_87__26/O
                         net (fo=18, routed)          3.351    10.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21_n_36
    SLICE_X9Y7           LUT5 (Prop_lut5_I1_O)        0.297    10.538 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_24__18/O
                         net (fo=1, routed)           3.297    13.836    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/C[11]
    DSP48_X0Y3           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.599    15.690    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/CLK
    DSP48_X0Y3           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/CLK
                         clock pessimism              0.116    15.806    
                         clock uncertainty           -0.154    15.652    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    13.951    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/reg43_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 1.574ns (16.539%)  route 7.943ns (83.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.765     3.073    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=114, routed)         7.943    12.466    CNN_top_module_i/axi_cnn_0/inst/s_axi_wdata[16]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.124    12.590 r  CNN_top_module_i/axi_cnn_0/inst/reg43[16]_i_2/O
                         net (fo=1, routed)           0.000    12.590    CNN_top_module_i/axi_cnn_0/inst/reg430[16]
    SLICE_X30Y78         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg43_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.477    12.669    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X30Y78         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg43_reg[16]/C
                         clock pessimism              0.116    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X30Y78         FDRE (Setup_fdre_C_D)        0.077    12.708    CNN_top_module_i/axi_cnn_0/inst/reg43_reg[16]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 0.952ns (10.605%)  route 8.025ns (89.395%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.667ns = ( 15.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.669     2.977    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X22Y44         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_replica_7/Q
                         net (fo=170, routed)         2.190     5.623    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg__0[0]_repN_7_alias
    SLICE_X25Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_127__24/O
                         net (fo=8, routed)           1.250     6.997    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_i_21__7_5
    SLICE_X25Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem_i_48__55/O
                         net (fo=3, routed)           1.386     8.507    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem_64
    SLICE_X25Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.631 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem_i_21__7/O
                         net (fo=1, routed)           1.170     9.801    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem_i_21__7_n_0
    SLICE_X19Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.925 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem_i_4__25/O
                         net (fo=1, routed)           2.029    11.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem_i_4__25_n_0
    DSP48_X0Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.576    15.667    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/CLK
    DSP48_X0Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem/CLK
                         clock pessimism              0.116    15.783    
                         clock uncertainty           -0.154    15.629    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536    12.093    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 0.952ns (8.855%)  route 9.799ns (91.145%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 15.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.710     3.018    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X1Y60          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/Q
                         net (fo=10, routed)          1.706     5.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/p_119_in[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_400__1/O
                         net (fo=10, routed)          1.848     7.153    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_54__33_3
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.965     8.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1/O_n
    SLICE_X17Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.365 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_0_LOPT_REMAP/O
                         net (fo=18, routed)          1.854    10.220    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45_n_103
    SLICE_X32Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.344 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_24__39/O
                         net (fo=1, routed)           3.425    13.769    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/C[11]
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.561    15.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/CLK
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
                         clock pessimism              0.116    15.768    
                         clock uncertainty           -0.154    15.614    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    13.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.738ns  (logic 0.952ns (8.865%)  route 9.786ns (91.135%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 15.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.710     3.018    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X1Y60          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/Q
                         net (fo=10, routed)          1.706     5.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/p_119_in[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_400__1/O
                         net (fo=10, routed)          1.848     7.153    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_54__33_3
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.965     8.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1/O_n
    SLICE_X17Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.365 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_0_LOPT_REMAP/O
                         net (fo=18, routed)          1.912    10.278    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45_n_103
    SLICE_X32Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.402 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_21__39/O
                         net (fo=1, routed)           3.355    13.756    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/C[14]
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.561    15.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/CLK
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
                         clock pessimism              0.116    15.768    
                         clock uncertainty           -0.154    15.614    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.701    13.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.369ns (12.756%)  route 9.363ns (87.244%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 15.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.712     3.020    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X5Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_replica_3/Q
                         net (fo=188, routed)         2.575     6.051    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/counter_reg__0[1]_repN_3_alias
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.175 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_353/O
                         net (fo=8, routed)           0.000     6.175    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/reg12_reg[17]
    SLICE_X9Y63          MUXF7 (Prop_muxf7_I1_O)      0.245     6.420 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_92__2/O
                         net (fo=1, routed)           0.000     6.420    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_92__2_n_0
    SLICE_X9Y63          MUXF8 (Prop_muxf8_I0_O)      0.104     6.524 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_88__2/O
                         net (fo=1, routed)           0.521     7.044    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_88__2_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.316     7.360 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_53__2/O
                         net (fo=18, routed)          3.309    10.669    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28_n_52
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.793 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_31__24/O
                         net (fo=1, routed)           2.959    13.752    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/C[4]
    DSP48_X1Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.578    15.669    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/CLK
    DSP48_X1Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                         clock pessimism              0.116    15.785    
                         clock uncertainty           -0.154    15.631    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701    13.930    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.696ns  (logic 0.952ns (8.900%)  route 9.744ns (91.100%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 15.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.710     3.018    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X1Y60          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  CNN_top_module_i/axi_cnn_0/inst/reg58_reg[17]/Q
                         net (fo=10, routed)          1.706     5.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/p_119_in[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_400__1/O
                         net (fo=10, routed)          1.848     7.153    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_54__33_3
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.965     8.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_1/O_n
    SLICE_X17Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.365 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/i_0_LOPT_REMAP/O
                         net (fo=18, routed)          1.684    10.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45_n_103
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.173 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outMem_i_31__39/O
                         net (fo=1, routed)           3.541    13.714    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/C[4]
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.021    13.214    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.100    13.314 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.686    14.000    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.091 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.561    15.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/CLK
    DSP48_X1Y30          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
                         clock pessimism              0.116    15.768    
                         clock uncertainty           -0.154    15.614    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701    13.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.562     0.903    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X7Y36          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.054     1.098    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.143 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.143    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X6Y36          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.829     1.199    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X6Y36          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121     1.037    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.860%)  route 0.281ns (60.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.281     1.348    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.393 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.393    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[4]
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.853     1.223    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.774%)  route 0.282ns (60.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/Q
                         net (fo=1, routed)           0.282     1.349    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][5]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.394 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000     1.394    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[5]
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.853     1.223    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.579     0.920    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y34          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.056     1.117    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X0Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.162 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0/O
                         net (fo=1, routed)           0.000     1.162    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0_n_0
    SLICE_X0Y34          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.845     1.215    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y34          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.120     1.053    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg72_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.367ns (13.617%)  route 2.328ns (86.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.488     2.680    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg72_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.367     3.047 r  CNN_top_module_i/axi_cnn_0/inst/reg72_reg[8]/Q
                         net (fo=4, routed)           2.328     5.376    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_1[8]
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.327     3.635    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.759 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.793     4.552    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.653 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.766     6.419    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/CLK
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/CLK
                         clock pessimism             -0.116     6.303    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -1.040     5.263    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem
  -------------------------------------------------------------------
                         required time                         -5.263    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/waddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.209ns (42.043%)  route 0.288ns (57.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.565     0.906    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/Q
                         net (fo=2, routed)           0.288     1.358    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[10]
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.403 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.403    CNN_top_module_i/axi_cnn_0/inst/s_axi_awaddr[10]
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/waddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.854     1.224    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/waddr_reg[10]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    CNN_top_module_i/axi_cnn_0/inst/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg79_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.367ns (13.619%)  route 2.328ns (86.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.409ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        1.484     2.676    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X14Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg79_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.367     3.043 r  CNN_top_module_i/axi_cnn_0/inst/reg79_reg[1]/Q
                         net (fo=4, routed)           2.328     5.371    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_1[1]
    DSP48_X0Y9           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        2.327     3.635    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.759 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.793     4.552    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.653 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.756     6.409    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/CLK
    DSP48_X0Y9           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/CLK
                         clock pessimism             -0.116     6.293    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -1.040     5.253    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem
  -------------------------------------------------------------------
                         required time                         -5.253    
                         arrival time                           5.371    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.227ns (47.182%)  route 0.254ns (52.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/Q
                         net (fo=1, routed)           0.254     1.307    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][11]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.099     1.406 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[11]_i_1/O
                         net (fo=1, routed)           0.000     1.406    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[11]
    SLICE_X1Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.091     1.283    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.512%)  route 0.297ns (61.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=4, routed)           0.297     1.364    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][9]
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.409 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000     1.409    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[9]
    SLICE_X1Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.284    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.582     0.923    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y41          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.080     1.144    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.045     1.189 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.189    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1_n_0
    SLICE_X0Y41          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2910, routed)        0.850     1.220    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y41          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.121     1.057    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y19     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y4      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y37     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult58/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y37     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y27     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y2      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y32     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y26     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



