/*
 * Copyright (c) 2015 iComm-semi Ltd.
 *
 * This program is free software: you can redistribute it and/or modify 
 * it under the terms of the GNU General Public License as published by 
 * the Free Software Foundation, either version 3 of the License, or 
 * (at your option) any later version.
 * This program is distributed in the hope that it will be useful, but 
 * WITHOUT ANY WARRANTY; without even the implied warranty of 
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  
 * See the GNU General Public License for more details.
 * You should have received a copy of the GNU General Public License 
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

#include <regs/turismo_v0p5_reg.h>
#define BANK_COUNT 61
static const u32 BASE_BANK_SSV6200[] = {
 FBUS_DMAC_REG_BASE ,
 SBUS_DMAC_REG_BASE ,
 I2S_TRX_REG_BASE ,
 I2CMST_REG_BASE ,
 SPIMST_REG_BASE ,
 SYS_REG_BASE ,
 CSR_ALLON_BASE ,
 TU0_US_REG_BASE ,
 TU1_US_REG_BASE ,
 TU2_US_REG_BASE ,
 TU3_US_REG_BASE ,
 TM0_MS_REG_BASE ,
 TM1_MS_REG_BASE ,
 TM2_MS_REG_BASE ,
 TM3_MS_REG_BASE ,
 MCU_WDT_REG_BASE ,
 SYS_WDT_REG_BASE ,
 PWM_REG_BASE ,
 IO_REG_BASE ,
 CSR_I2C_SLV_BASE ,
 SD_REG_BASE ,
 SPI_REG_BASE ,
 CSR_I2C_MST_BASE ,
 UART_REG_BASE ,
 DAT_UART_REG_BASE ,
 FLASH_SPI_REG_BASE ,
 DMA_REG_BASE ,
 D2_DMA_REG_BASE ,
 INT_CTRL_REG_BASE ,
 SYS_UTILS_BASE ,
 RTC_MISC_REG_BASE ,
 HCI_REG_BASE ,
 CO_REG_BASE ,
 EFS_REG_BASE ,
 CSR_SPIMAS_BASE ,
 SPIMAS_TX_BUF_BASE ,
 SPIMAS_RX_BUF_BASE ,
 MRX_REG_BASE ,
 AMPDU_REG_BASE ,
 MT_REG_CSR_BASE ,
 TXQ0_MT_Q_REG_CSR_BASE ,
 TXQ1_MT_Q_REG_CSR_BASE ,
 TXQ2_MT_Q_REG_CSR_BASE ,
 TXQ3_MT_Q_REG_CSR_BASE ,
 TXQ4_MT_Q_REG_CSR_BASE ,
 TXQ5_MT_Q_REG_CSR_BASE ,
 MT_RESPFRM_REG_BASE ,
 HIF_INFO_BASE ,
 PHY_RATE_INFO_BASE ,
 MAC_GLB_SET_BASE ,
 BTCX_REG_BASE ,
 MIB_REG_BASE ,
 WSID_EXT_BASE ,
 RF_REG_BASE ,
 CSR_TU_RF_BASE ,
 CSR_TU_PMU_BASE ,
 CSR_TU_PHY_BASE ,
 MB_REG_BASE ,
 ID_MNG_REG_BASE ,
 MMU_REG_BASE ,
 CSR_TEMP_REG_BASE ,
 0x00000000
};
static const char* STR_BANK_SSV6200[] = {
 "FBUS_DMAC_REG" ,
 "SBUS_DMAC_REG" ,
 "I2S_TRX_REG" ,
 "I2CMST_REG" ,
 "SPIMST_REG" ,
 "SYS_REG" ,
 "CSR_ALLON" ,
 "TU0_US_REG" ,
 "TU1_US_REG" ,
 "TU2_US_REG" ,
 "TU3_US_REG" ,
 "TM0_MS_REG" ,
 "TM1_MS_REG" ,
 "TM2_MS_REG" ,
 "TM3_MS_REG" ,
 "MCU_WDT_REG" ,
 "SYS_WDT_REG" ,
 "PWM_REG" ,
 "IO_REG" ,
 "CSR_I2C_SLV" ,
 "SD_REG" ,
 "SPI_REG" ,
 "CSR_I2C_MST" ,
 "UART_REG" ,
 "DAT_UART_REG" ,
 "FLASH_SPI_REG" ,
 "DMA_REG" ,
 "D2_DMA_REG" ,
 "INT_CTRL_REG" ,
 "SYS_UTILS" ,
 "RTC_MISC_REG" ,
 "HCI_REG" ,
 "CO_REG" ,
 "EFS_REG" ,
 "CSR_SPIMAS" ,
 "SPIMAS_TX_BUF" ,
 "SPIMAS_RX_BUF" ,
 "MRX_REG" ,
 "AMPDU_REG" ,
 "MT_REG_CSR" ,
 "TXQ0_MT_Q_REG_CSR" ,
 "TXQ1_MT_Q_REG_CSR" ,
 "TXQ2_MT_Q_REG_CSR" ,
 "TXQ3_MT_Q_REG_CSR" ,
 "TXQ4_MT_Q_REG_CSR" ,
 "TXQ5_MT_Q_REG_CSR" ,
 "MT_RESPFRM_REG" ,
 "HIF_INFO" ,
 "PHY_RATE_INFO" ,
 "MAC_GLB_SET" ,
 "BTCX_REG" ,
 "MIB_REG" ,
 "WSID_EXT" ,
 "RF_REG" ,
 "CSR_TU_RF" ,
 "CSR_TU_PMU" ,
 "CSR_TU_PHY" ,
 "MB_REG" ,
 "ID_MNG_REG" ,
 "MMU_REG" ,
 "CSR_TEMP_REG" ,
 ""
};
static const u32 SIZE_BANK_SSV6200[] = {
 FBUS_DMAC_REG_BANK_SIZE ,
 SBUS_DMAC_REG_BANK_SIZE ,
 I2S_TRX_REG_BANK_SIZE ,
 I2CMST_REG_BANK_SIZE ,
 SPIMST_REG_BANK_SIZE ,
 SYS_REG_BANK_SIZE ,
 CSR_ALLON_BANK_SIZE ,
 TU0_US_REG_BANK_SIZE ,
 TU1_US_REG_BANK_SIZE ,
 TU2_US_REG_BANK_SIZE ,
 TU3_US_REG_BANK_SIZE ,
 TM0_MS_REG_BANK_SIZE ,
 TM1_MS_REG_BANK_SIZE ,
 TM2_MS_REG_BANK_SIZE ,
 TM3_MS_REG_BANK_SIZE ,
 MCU_WDT_REG_BANK_SIZE ,
 SYS_WDT_REG_BANK_SIZE ,
 PWM_REG_BANK_SIZE ,
 IO_REG_BANK_SIZE ,
 CSR_I2C_SLV_BANK_SIZE ,
 SD_REG_BANK_SIZE ,
 SPI_REG_BANK_SIZE ,
 CSR_I2C_MST_BANK_SIZE ,
 UART_REG_BANK_SIZE ,
 DAT_UART_REG_BANK_SIZE ,
 FLASH_SPI_REG_BANK_SIZE ,
 DMA_REG_BANK_SIZE ,
 D2_DMA_REG_BANK_SIZE ,
 INT_CTRL_REG_BANK_SIZE ,
 SYS_UTILS_BANK_SIZE ,
 RTC_MISC_REG_BANK_SIZE ,
 HCI_REG_BANK_SIZE ,
 CO_REG_BANK_SIZE ,
 EFS_REG_BANK_SIZE ,
 CSR_SPIMAS_BANK_SIZE ,
 SPIMAS_TX_BUF_BANK_SIZE ,
 SPIMAS_RX_BUF_BANK_SIZE ,
 MRX_REG_BANK_SIZE ,
 AMPDU_REG_BANK_SIZE ,
 MT_REG_CSR_BANK_SIZE ,
 TXQ0_MT_Q_REG_CSR_BANK_SIZE ,
 TXQ1_MT_Q_REG_CSR_BANK_SIZE ,
 TXQ2_MT_Q_REG_CSR_BANK_SIZE ,
 TXQ3_MT_Q_REG_CSR_BANK_SIZE ,
 TXQ4_MT_Q_REG_CSR_BANK_SIZE ,
 TXQ5_MT_Q_REG_CSR_BANK_SIZE ,
 MT_RESPFRM_REG_BANK_SIZE ,
 HIF_INFO_BANK_SIZE ,
 PHY_RATE_INFO_BANK_SIZE ,
 MAC_GLB_SET_BANK_SIZE ,
 BTCX_REG_BANK_SIZE ,
 MIB_REG_BANK_SIZE ,
 WSID_EXT_BANK_SIZE ,
 RF_REG_BANK_SIZE ,
 CSR_TU_RF_BANK_SIZE ,
 CSR_TU_PMU_BANK_SIZE ,
 CSR_TU_PHY_BANK_SIZE ,
 MB_REG_BANK_SIZE ,
 ID_MNG_REG_BANK_SIZE ,
 MMU_REG_BANK_SIZE ,
 CSR_TEMP_REG_BANK_SIZE ,
 0x00000000
};
