Analysis & Synthesis report for DE2_115
Thu Dec  7 17:36:13 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Debounce:deb0
 11. Parameter Settings for User Entity Instance: Top:top0
 12. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec0
 13. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod2
 16. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod4
 17. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod5
 18. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod3
 19. Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod6
 20. Port Connectivity Checks: "Debounce:deb0"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  7 17:36:13 2017           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,116                                           ;
;     Total combinational functions  ; 3,116                                           ;
;     Dedicated logic registers      ; 48                                              ;
; Total registers                    ; 48                                              ;
; Total pins                         ; 480                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I8L     ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; DE2_115.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv                        ;         ;
; Debounce.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/Debounce.sv                       ;         ;
; SevenHexDecoder.sv               ; yes             ; User SystemVerilog HDL File  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/SevenHexDecoder.sv                ;         ;
; ../Top.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/server/Documents/DCLab/Lab1/src/Top.sv                                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/server/intelFPGA/17.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/server/intelFPGA/17.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/server/intelFPGA/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; /home/server/intelFPGA/17.0/quartus/libraries/megafunctions/aglobal170.inc      ;         ;
; db/lpm_divide_jcm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_jcm.tdf             ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_8nh.tdf        ;         ;
; db/alt_u_div_4af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_4af.tdf              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/add_sub_8pc.tdf                ;         ;
; db/lpm_divide_kcm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_kcm.tdf             ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_9nh.tdf        ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_6af.tdf              ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_lcm.tdf             ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_anh.tdf        ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_8af.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,116                                                                                                                                 ;
;                                             ;                                                                                                                                       ;
; Total combinational functions               ; 3116                                                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                                                       ;
;     -- 4 input functions                    ; 892                                                                                                                                   ;
;     -- 3 input functions                    ; 699                                                                                                                                   ;
;     -- <=2 input functions                  ; 1525                                                                                                                                  ;
;                                             ;                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                       ;
;     -- normal mode                          ; 2303                                                                                                                                  ;
;     -- arithmetic mode                      ; 813                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Total registers                             ; 48                                                                                                                                    ;
;     -- Dedicated logic registers            ; 48                                                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; I/O pins                                    ; 480                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; Maximum fan-out node                        ; Top:top0|lpm_divide:Mod6|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_26_result_int[27]~40 ;
; Maximum fan-out                             ; 76                                                                                                                                    ;
; Total fan-out                               ; 9411                                                                                                                                  ;
; Average fan-out                             ; 2.21                                                                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_115                                  ; 3116 (0)            ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115                                                                                                          ; DE2_115             ; work         ;
;    |Debounce:deb0|                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb0                                                                                            ; Debounce            ; work         ;
;    |SevenHexDecoder:seven_dec0|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec0                                                                               ; SevenHexDecoder     ; work         ;
;    |Top:top0|                             ; 3102 (355)          ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0                                                                                                 ; Top                 ; work         ;
;       |lpm_divide:Mod0|                   ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jcm:auto_generated|  ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod0|lpm_divide_jcm:auto_generated                                                   ; lpm_divide_jcm      ; work         ;
;             |sign_div_unsign_8nh:divider| ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod0|lpm_divide_jcm:auto_generated|sign_div_unsign_8nh:divider                       ; sign_div_unsign_8nh ; work         ;
;                |alt_u_div_4af:divider|    ; 437 (437)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod0|lpm_divide_jcm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider ; alt_u_div_4af       ; work         ;
;       |lpm_divide:Mod1|                   ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jcm:auto_generated|  ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod1|lpm_divide_jcm:auto_generated                                                   ; lpm_divide_jcm      ; work         ;
;             |sign_div_unsign_8nh:divider| ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod1|lpm_divide_jcm:auto_generated|sign_div_unsign_8nh:divider                       ; sign_div_unsign_8nh ; work         ;
;                |alt_u_div_4af:divider|    ; 442 (442)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod1|lpm_divide_jcm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider ; alt_u_div_4af       ; work         ;
;       |lpm_divide:Mod2|                   ; 398 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 398 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod2|lpm_divide_kcm:auto_generated                                                   ; lpm_divide_kcm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 398 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 398 (398)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Mod3|                   ; 401 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 401 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod3|lpm_divide_kcm:auto_generated                                                   ; lpm_divide_kcm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 401 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 401 (401)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Mod4|                   ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod4|lpm_divide_kcm:auto_generated                                                   ; lpm_divide_kcm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 399 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod4|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 399 (399)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod4|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Mod5|                   ; 334 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lcm:auto_generated|  ; 334 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod5|lpm_divide_lcm:auto_generated                                                   ; lpm_divide_lcm      ; work         ;
;             |sign_div_unsign_anh:divider| ; 334 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod5|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_8af:divider|    ; 334 (334)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod5|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af       ; work         ;
;       |lpm_divide:Mod6|                   ; 336 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lcm:auto_generated|  ; 336 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod6|lpm_divide_lcm:auto_generated                                                   ; lpm_divide_lcm      ; work         ;
;             |sign_div_unsign_anh:divider| ; 336 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod6|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_8af:divider|    ; 336 (336)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|lpm_divide:Mod6|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|Top:top0|curr_num[0] ;
; 22:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; No         ; |DE2_115|Top:top0|Mux31       ;
; 22:1               ; 29 bits   ; 406 LEs       ; 29 LEs               ; 377 LEs                ; No         ; |DE2_115|Top:top0|Mux29       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; FREQ_HZ        ; 50000 ; Signed Integer               ;
; DELAY1         ; 200   ; Signed Integer               ;
; DELAY2         ; 300   ; Signed Integer               ;
; DELAY3         ; 400   ; Signed Integer               ;
; DELAY4         ; 500   ; Signed Integer               ;
; DELAY5         ; 600   ; Signed Integer               ;
; DELAY6         ; 800   ; Signed Integer               ;
; DELAY7         ; 1000  ; Signed Integer               ;
; DELAY8         ; 1000  ; Signed Integer               ;
; NUM            ; 8     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec0 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 24             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_jcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 24             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_jcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 25             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 25             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 26             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 25             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|lpm_divide:Mod6 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                         ;
; LPM_WIDTHD             ; 26             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 48                          ;
;     CLR               ; 42                          ;
;     ENA CLR           ; 6                           ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 3120                        ;
;     arith             ; 813                         ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 659                         ;
;     normal            ; 2307                        ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1327                        ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 892                         ;
;                       ;                             ;
; Max LUT depth         ; 35.20                       ;
; Average LUT depth     ; 29.14                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Dec  7 17:35:58 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115.sv
    Info (12023): Found entity 1: DE2_115 File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Debounce.sv
    Info (12023): Found entity 1: Debounce File: /home/server/Documents/DCLab/Lab1/src/DE2_115/Debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SevenHexDecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder File: /home/server/Documents/DCLab/Lab1/src/DE2_115/SevenHexDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/server/Documents/DCLab/Lab1/src/Top.sv
    Info (12023): Found entity 1: Top File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 15
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115.sv(8) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 68
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 84
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 94
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 102
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 108
Warning (10034): Output port "SRAM_ADDR" at DE2_115.sv(111) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 7
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 20
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 22
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 23
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 24
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 25
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 26
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 29
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 34
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 39
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 40
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 42
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 44
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 45
Warning (10034): Output port "AUD_DACDAT" at DE2_115.sv(49) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 49
Warning (10034): Output port "AUD_XCK" at DE2_115.sv(51) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 51
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 52
Warning (10034): Output port "I2C_SCLK" at DE2_115.sv(54) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 54
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 56
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 58
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 60
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 69
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 70
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 72
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 74
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 76
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 85
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 86
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 91
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 95
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 96
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 97
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 103
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 104
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 105
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 106
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 110
Warning (10034): Output port "SRAM_CE_N" at DE2_115.sv(112) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 112
Warning (10034): Output port "SRAM_LB_N" at DE2_115.sv(114) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 114
Warning (10034): Output port "SRAM_OE_N" at DE2_115.sv(115) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 115
Warning (10034): Output port "SRAM_UB_N" at DE2_115.sv(116) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 116
Warning (10034): Output port "SRAM_WE_N" at DE2_115.sv(117) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 117
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 119
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 121
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 122
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 124
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 125
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 130
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 131
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 132
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb0" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 145
Warning (10230): Verilog HDL assignment warning at Debounce.sv(22): truncated value with size 32 to match size of target (3) File: /home/server/Documents/DCLab/Lab1/src/DE2_115/Debounce.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Debounce.sv(24): truncated value with size 32 to match size of target (3) File: /home/server/Documents/DCLab/Lab1/src/DE2_115/Debounce.sv Line: 24
Info (12128): Elaborating entity "Top" for hierarchy "Top:top0" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 151
Warning (10230): Verilog HDL assignment warning at Top.sv(98): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 98
Warning (10230): Verilog HDL assignment warning at Top.sv(102): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 102
Warning (10230): Verilog HDL assignment warning at Top.sv(103): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Top.sv(139): truncated value with size 32 to match size of target (30) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 139
Warning (10230): Verilog HDL assignment warning at Top.sv(144): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 144
Warning (10230): Verilog HDL assignment warning at Top.sv(150): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 150
Warning (10230): Verilog HDL assignment warning at Top.sv(159): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 159
Warning (10230): Verilog HDL assignment warning at Top.sv(168): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 168
Warning (10230): Verilog HDL assignment warning at Top.sv(177): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 177
Warning (10230): Verilog HDL assignment warning at Top.sv(186): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 186
Warning (10230): Verilog HDL assignment warning at Top.sv(195): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 195
Warning (10230): Verilog HDL assignment warning at Top.sv(204): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 204
Warning (10230): Verilog HDL assignment warning at Top.sv(213): truncated value with size 32 to match size of target (4) File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 213
Info (12128): Elaborating entity "SevenHexDecoder" for hierarchy "SevenHexDecoder:seven_dec0" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 156
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod0" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 148
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod1" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod2" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 166
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod4" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 184
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod5" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 193
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod3" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|Mod6" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 211
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod0" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 148
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod0" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 148
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jcm.tdf
    Info (12023): Found entity 1: lpm_divide_jcm File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_jcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_4af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod1" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 157
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod1" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 157
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod2" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 166
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod2" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 166
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_6af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod4" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 184
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod4" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 184
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod5" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 193
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod5" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 193
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: /home/server/Documents/DCLab/Lab1/src/DE2_115/db/alt_u_div_8af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod3" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 175
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod3" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Top:top0|lpm_divide:Mod6" File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 211
Info (12133): Instantiated megafunction "Top:top0|lpm_divide:Mod6" with the following parameter: File: /home/server/Documents/DCLab/Lab1/src/Top.sv Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 32
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 33
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 35
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 50
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 53
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 55
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 137
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 7
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 20
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 22
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 23
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 24
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 25
    Warning (13410): Pin "UART_CTS" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 26
    Warning (13410): Pin "UART_TXD" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 29
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 34
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 39
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 44
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 45
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 51
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 52
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 54
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 56
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 58
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 60
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 69
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 70
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 72
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 74
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 76
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 85
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 86
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 91
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 95
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 96
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 97
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 99
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 103
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 104
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 105
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 106
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 110
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 112
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 114
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 115
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 116
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 117
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 119
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 121
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 122
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 124
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 125
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 130
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 131
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 132
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 135
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 88 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 4
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 5
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "UART_RTS" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 27
    Warning (15610): No output dependent on input pin "UART_RXD" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 28
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 37
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 46
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 57
    Warning (15610): No output dependent on input pin "ENET0_MDIO" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 59
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 61
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 62
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 63
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 65
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 66
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 67
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 71
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 73
    Warning (15610): No output dependent on input pin "ENET1_MDIO" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 75
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 77
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 78
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 79
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 81
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 82
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 83
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 87
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 88
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 90
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 92
    Warning (15610): No output dependent on input pin "OTG_INT" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 98
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 100
    Warning (15610): No output dependent on input pin "FL_RY" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 123
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 127
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 128
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 129
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: /home/server/Documents/DCLab/Lab1/src/DE2_115/DE2_115.sv Line: 134
Info (21057): Implemented 3596 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 3116 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 552 warnings
    Info: Peak virtual memory: 1052 megabytes
    Info: Processing ended: Thu Dec  7 17:36:13 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:26


