strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_14:AL"	[def_var="['ram']",
		label="Leaf_14:AL"];
	"13:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1e8d523e10>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="13:AS
q = ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ram', 'addr']"];
	"Leaf_14:AL" -> "13:AS";
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1e8d531550>",
		fillcolor=turquoise,
		label="15:BL
ram[0] = 8'd8;
ram[30] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1e8d531150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1e8d53d6d0>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1e8d526650>",
		fillcolor=turquoise,
		label="20:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1e8d526450>]",
		style=filled,
		typ=Block];
	"Leaf_19:AL"	[def_var="['ram']",
		label="Leaf_19:AL"];
	"20:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1e8d4ce290>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1e8d526750>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['we']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"Leaf_19:AL" -> "13:AS";
}
