#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001155470 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale -9 -12;
v00000000011e3530_0 .var "clk", 0 0;
v00000000011e3670_0 .var "reset", 0 0;
S_000000000117e5f0 .scope module, "uut" "cpu_top" 2 6, 3 2 0, S_0000000001155470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000000001210088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000011e4a70_0 .net/2u *"_ivl_0", 31 0, L_0000000001210088;  1 drivers
v00000000011e4cf0_0 .net *"_ivl_15", 0 0, L_00000000011f8030;  1 drivers
v00000000011e47f0_0 .net *"_ivl_16", 15 0, L_00000000011f76d0;  1 drivers
v00000000011e4750_0 .net "alu_b_ex", 31 0, L_00000000011f87b0;  1 drivers
v00000000011e4bb0_0 .var "alu_ctrl_d", 2 0;
v00000000011e35d0_0 .var "alu_src_imm_d", 0 0;
v00000000011e42f0_0 .net "alu_y_ex", 31 0, v00000000011853f0_0;  1 drivers
v00000000011e33f0_0 .net "clk", 0 0, v00000000011e3530_0;  1 drivers
v00000000011e4c50_0 .net "dest_d", 4 0, L_00000000011f7950;  1 drivers
v00000000011e3df0_0 .var "ex_wb_reg_write", 0 0;
v00000000011e4390_0 .var "ex_wb_waddr", 4 0;
v00000000011e41b0_0 .var "ex_wb_wdata", 31 0;
v00000000011e3850_0 .var "id_ex_a", 31 0;
v00000000011e3a30_0 .var "id_ex_alu_ctrl", 2 0;
v00000000011e37b0_0 .var "id_ex_alu_src_imm", 0 0;
v00000000011e4e30_0 .var "id_ex_b", 31 0;
v00000000011e4110_0 .var "id_ex_dest", 4 0;
v00000000011e4f70_0 .var "id_ex_imm", 31 0;
v00000000011e3d50_0 .var "id_ex_mem_to_reg", 0 0;
v00000000011e4890_0 .var "id_ex_mem_write", 0 0;
v00000000011e4ed0_0 .var "id_ex_reg_write", 0 0;
v00000000011e4610_0 .var "id_ex_store_data", 31 0;
v00000000011e38f0_0 .var "if_id_instr", 31 0;
v00000000011e4d90_0 .net "imm16_d", 15 0, L_00000000011f78b0;  1 drivers
v00000000011e3ad0_0 .net "imm_d", 31 0, L_00000000011f7270;  1 drivers
v00000000011e5010_0 .net "instr_f", 31 0, L_000000000117a390;  1 drivers
v00000000011e4b10_0 .net "mem_rd_ex", 31 0, L_000000000117a240;  1 drivers
v00000000011e3170_0 .var "mem_to_reg_d", 0 0;
v00000000011e46b0_0 .var "mem_write_d", 0 0;
v00000000011e3e90_0 .net "opcode_d", 5 0, L_00000000011e3f30;  1 drivers
v00000000011e3b70_0 .net "pc", 31 0, v0000000001185b70_0;  1 drivers
v00000000011e3990_0 .net "pc_next", 31 0, L_00000000011e3c10;  1 drivers
v00000000011e3fd0_0 .net "rd1_d", 31 0, L_00000000011f7e50;  1 drivers
v00000000011e44d0_0 .net "rd2_d", 31 0, L_00000000011f7a90;  1 drivers
v00000000011e3210_0 .net "rd_d", 4 0, L_00000000011f8670;  1 drivers
v00000000011e32b0_0 .var "rd_is_rt_d", 0 0;
v00000000011e4430_0 .var "reg_write_d", 0 0;
v00000000011e3350_0 .net "reset", 0 0, v00000000011e3670_0;  1 drivers
v00000000011e4930_0 .net "rs_d", 4 0, L_00000000011e4070;  1 drivers
v00000000011e3490_0 .net "rt_d", 4 0, L_00000000011f73b0;  1 drivers
v00000000011e49d0_0 .net "wb_data_ex", 31 0, L_00000000011f7450;  1 drivers
E_0000000001180450 .event edge, v00000000011e3e90_0;
L_00000000011e3c10 .arith/sum 32, v0000000001185b70_0, L_0000000001210088;
L_00000000011e3f30 .part v00000000011e38f0_0, 26, 6;
L_00000000011e4070 .part v00000000011e38f0_0, 21, 5;
L_00000000011f73b0 .part v00000000011e38f0_0, 16, 5;
L_00000000011f8670 .part v00000000011e38f0_0, 11, 5;
L_00000000011f78b0 .part v00000000011e38f0_0, 0, 16;
L_00000000011f8030 .part L_00000000011f78b0, 15, 1;
LS_00000000011f76d0_0_0 .concat [ 1 1 1 1], L_00000000011f8030, L_00000000011f8030, L_00000000011f8030, L_00000000011f8030;
LS_00000000011f76d0_0_4 .concat [ 1 1 1 1], L_00000000011f8030, L_00000000011f8030, L_00000000011f8030, L_00000000011f8030;
LS_00000000011f76d0_0_8 .concat [ 1 1 1 1], L_00000000011f8030, L_00000000011f8030, L_00000000011f8030, L_00000000011f8030;
LS_00000000011f76d0_0_12 .concat [ 1 1 1 1], L_00000000011f8030, L_00000000011f8030, L_00000000011f8030, L_00000000011f8030;
L_00000000011f76d0 .concat [ 4 4 4 4], LS_00000000011f76d0_0_0, LS_00000000011f76d0_0_4, LS_00000000011f76d0_0_8, LS_00000000011f76d0_0_12;
L_00000000011f7270 .concat [ 16 16 0 0], L_00000000011f78b0, L_00000000011f76d0;
L_00000000011f7950 .functor MUXZ 5, L_00000000011f8670, L_00000000011f73b0, v00000000011e32b0_0, C4<>;
L_00000000011f87b0 .functor MUXZ 32, v00000000011e4e30_0, v00000000011e4f70_0, v00000000011e37b0_0, C4<>;
L_00000000011f7450 .functor MUXZ 32, v00000000011853f0_0, L_000000000117a240, v00000000011e3d50_0, C4<>;
S_000000000117e780 .scope module, "alu1" "alu" 3 159, 4 2 0, S_000000000117e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "y";
v0000000001186d90_0 .net "a", 31 0, v00000000011e3850_0;  1 drivers
v00000000011864d0_0 .net "alu_ctrl", 2 0, v00000000011e3a30_0;  1 drivers
v0000000001186ed0_0 .net "b", 31 0, L_00000000011f87b0;  alias, 1 drivers
v00000000011853f0_0 .var "y", 31 0;
E_0000000001180490 .event edge, v00000000011864d0_0, v0000000001186d90_0, v0000000001186ed0_0;
S_000000000117e910 .scope module, "dmem" "data_mem" 3 167, 5 2 0, S_000000000117e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /OUTPUT 32 "rd";
    .port_info 4 /INPUT 1 "clk";
L_000000000117a240 .functor BUFZ 32, L_00000000011f80d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001185ad0_0 .net *"_ivl_0", 31 0, L_00000000011f80d0;  1 drivers
v00000000011855d0_0 .net *"_ivl_3", 29 0, L_00000000011f7b30;  1 drivers
v0000000001185030_0 .net "addr", 31 0, v00000000011853f0_0;  alias, 1 drivers
v00000000011857b0_0 .net "clk", 0 0, v00000000011e3530_0;  alias, 1 drivers
v0000000001185490_0 .var/i "i", 31 0;
v0000000001185530_0 .net "mem_write", 0 0, v00000000011e4890_0;  1 drivers
v0000000001185f30 .array "memory", 255 0, 31 0;
v0000000001186070_0 .net "rd", 31 0, L_000000000117a240;  alias, 1 drivers
v0000000001185670_0 .net "wd", 31 0, v00000000011e4610_0;  1 drivers
E_0000000001180550 .event posedge, v00000000011857b0_0;
L_00000000011f80d0 .array/port v0000000001185f30, L_00000000011f7b30;
L_00000000011f7b30 .part v00000000011853f0_0, 2, 30;
S_00000000011224d0 .scope module, "imem" "instr_mem" 3 18, 6 2 0, S_000000000117e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000000000117a390 .functor BUFZ 32, L_00000000011e4250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001186b10_0 .net *"_ivl_0", 31 0, L_00000000011e4250;  1 drivers
v0000000001185710_0 .net *"_ivl_3", 29 0, L_00000000011e3cb0;  1 drivers
v00000000011869d0_0 .net "addr", 31 0, v0000000001185b70_0;  alias, 1 drivers
v00000000011850d0_0 .var/i "i", 31 0;
v0000000001185d50_0 .net "instr", 31 0, L_000000000117a390;  alias, 1 drivers
v0000000001186e30 .array "memory", 255 0, 31 0;
L_00000000011e4250 .array/port v0000000001186e30, L_00000000011e3cb0;
L_00000000011e3cb0 .part v0000000001185b70_0, 2, 30;
S_0000000001122660 .scope module, "pc1" "pc" 3 11, 7 2 0, S_000000000117e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0000000001186bb0_0 .net "clk", 0 0, v00000000011e3530_0;  alias, 1 drivers
v0000000001185b70_0 .var "pc", 31 0;
v00000000011862f0_0 .net "pc_next", 31 0, L_00000000011e3c10;  alias, 1 drivers
v0000000001185850_0 .net "reset", 0 0, v00000000011e3670_0;  alias, 1 drivers
S_00000000011227f0 .scope module, "rf" "reg_file" 3 49, 8 2 0, S_000000000117e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /OUTPUT 32 "rd1";
    .port_info 6 /OUTPUT 32 "rd2";
    .port_info 7 /INPUT 1 "clk";
v00000000011858f0_0 .net *"_ivl_0", 31 0, L_00000000011f8530;  1 drivers
v0000000001185990_0 .net *"_ivl_10", 31 0, L_00000000011f6e10;  1 drivers
v0000000001185c10_0 .net *"_ivl_12", 6 0, L_00000000011f74f0;  1 drivers
L_00000000012101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001186a70_0 .net *"_ivl_15", 1 0, L_00000000012101a8;  1 drivers
v0000000001185cb0_0 .net *"_ivl_18", 31 0, L_00000000011f7090;  1 drivers
L_00000000012101f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001186890_0 .net *"_ivl_21", 26 0, L_00000000012101f0;  1 drivers
L_0000000001210238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001186930_0 .net/2u *"_ivl_22", 31 0, L_0000000001210238;  1 drivers
v0000000001186390_0 .net *"_ivl_24", 0 0, L_00000000011f7770;  1 drivers
L_0000000001210280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001185350_0 .net/2u *"_ivl_26", 31 0, L_0000000001210280;  1 drivers
v0000000001186610_0 .net *"_ivl_28", 31 0, L_00000000011f8210;  1 drivers
L_00000000012100d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001186c50_0 .net *"_ivl_3", 26 0, L_00000000012100d0;  1 drivers
v0000000001185170_0 .net *"_ivl_30", 6 0, L_00000000011f79f0;  1 drivers
L_00000000012102c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001185df0_0 .net *"_ivl_33", 1 0, L_00000000012102c8;  1 drivers
L_0000000001210118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001185e90_0 .net/2u *"_ivl_4", 31 0, L_0000000001210118;  1 drivers
v0000000001185210_0 .net *"_ivl_6", 0 0, L_00000000011f7590;  1 drivers
L_0000000001210160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011867f0_0 .net/2u *"_ivl_8", 31 0, L_0000000001210160;  1 drivers
v00000000011866b0_0 .net "clk", 0 0, v00000000011e3530_0;  alias, 1 drivers
v00000000011852b0_0 .var/i "i", 31 0;
v00000000011861b0_0 .net "rd", 4 0, v00000000011e4390_0;  1 drivers
v0000000001186750_0 .net "rd1", 31 0, L_00000000011f7e50;  alias, 1 drivers
v0000000001185fd0_0 .net "rd2", 31 0, L_00000000011f7a90;  alias, 1 drivers
v0000000001186110_0 .net "reg_write", 0 0, v00000000011e3df0_0;  1 drivers
v0000000001186250 .array "regs", 31 0, 31 0;
v000000000114d7f0_0 .net "rs", 4 0, L_00000000011e4070;  alias, 1 drivers
v00000000011e4570_0 .net "rt", 4 0, L_00000000011f73b0;  alias, 1 drivers
v00000000011e3710_0 .net "wd", 31 0, v00000000011e41b0_0;  1 drivers
L_00000000011f8530 .concat [ 5 27 0 0], L_00000000011e4070, L_00000000012100d0;
L_00000000011f7590 .cmp/eq 32, L_00000000011f8530, L_0000000001210118;
L_00000000011f6e10 .array/port v0000000001186250, L_00000000011f74f0;
L_00000000011f74f0 .concat [ 5 2 0 0], L_00000000011e4070, L_00000000012101a8;
L_00000000011f7e50 .functor MUXZ 32, L_00000000011f6e10, L_0000000001210160, L_00000000011f7590, C4<>;
L_00000000011f7090 .concat [ 5 27 0 0], L_00000000011f73b0, L_00000000012101f0;
L_00000000011f7770 .cmp/eq 32, L_00000000011f7090, L_0000000001210238;
L_00000000011f8210 .array/port v0000000001186250, L_00000000011f79f0;
L_00000000011f79f0 .concat [ 5 2 0 0], L_00000000011f73b0, L_00000000012102c8;
L_00000000011f7a90 .functor MUXZ 32, L_00000000011f8210, L_0000000001210280, L_00000000011f7770, C4<>;
    .scope S_0000000001122660;
T_0 ;
    %wait E_0000000001180550;
    %load/vec4 v0000000001185850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001185b70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011862f0_0;
    %assign/vec4 v0000000001185b70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011224d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011850d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000000011850d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011850d0_0;
    %store/vec4a v0000000001186e30, 4, 0;
    %load/vec4 v00000000011850d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011850d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 268501002, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 268566548, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 2234368, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 201523200, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 134479872, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 75573248, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001186e30, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000011227f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011852b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000011852b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011852b0_0;
    %store/vec4a v0000000001186250, 4, 0;
    %load/vec4 v00000000011852b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011852b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000000011227f0;
T_3 ;
    %wait E_0000000001180550;
    %load/vec4 v0000000001186110_0;
    %load/vec4 v00000000011861b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000011e3710_0;
    %load/vec4 v00000000011861b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001186250, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000117e780;
T_4 ;
    %wait E_0000000001180490;
    %load/vec4 v00000000011864d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011853f0_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000000001186d90_0;
    %load/vec4 v0000000001186ed0_0;
    %add;
    %store/vec4 v00000000011853f0_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0000000001186d90_0;
    %load/vec4 v0000000001186ed0_0;
    %sub;
    %store/vec4 v00000000011853f0_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000117e910;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001185490_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000001185490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001185490_0;
    %store/vec4a v0000000001185f30, 4, 0;
    %load/vec4 v0000000001185490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001185490_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000000000117e910;
T_6 ;
    %wait E_0000000001180550;
    %load/vec4 v0000000001185530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000001185670_0;
    %load/vec4 v0000000001185030_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001185f30, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000117e5f0;
T_7 ;
    %wait E_0000000001180550;
    %load/vec4 v00000000011e3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e38f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000011e5010_0;
    %assign/vec4 v00000000011e38f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000117e5f0;
T_8 ;
    %wait E_0000000001180450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e4430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e3170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e35d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e32b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %load/vec4 v00000000011e3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e4430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e4430_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e4430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e3170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e35d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e32b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e46b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e35d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e4430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e35d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e32b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000011e4bb0_0, 0, 3;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000117e5f0;
T_9 ;
    %wait E_0000000001180550;
    %load/vec4 v00000000011e3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e3850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e4e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e4f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e4610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000011e4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e4ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e37b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011e3a30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000011e3fd0_0;
    %assign/vec4 v00000000011e3850_0, 0;
    %load/vec4 v00000000011e44d0_0;
    %assign/vec4 v00000000011e4e30_0, 0;
    %load/vec4 v00000000011e3ad0_0;
    %assign/vec4 v00000000011e4f70_0, 0;
    %load/vec4 v00000000011e44d0_0;
    %assign/vec4 v00000000011e4610_0, 0;
    %load/vec4 v00000000011e4c50_0;
    %assign/vec4 v00000000011e4110_0, 0;
    %load/vec4 v00000000011e4430_0;
    %assign/vec4 v00000000011e4ed0_0, 0;
    %load/vec4 v00000000011e46b0_0;
    %assign/vec4 v00000000011e4890_0, 0;
    %load/vec4 v00000000011e3170_0;
    %assign/vec4 v00000000011e3d50_0, 0;
    %load/vec4 v00000000011e35d0_0;
    %assign/vec4 v00000000011e37b0_0, 0;
    %load/vec4 v00000000011e4bb0_0;
    %assign/vec4 v00000000011e3a30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000117e5f0;
T_10 ;
    %wait E_0000000001180550;
    %load/vec4 v00000000011e3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e3df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000011e4390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011e41b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000011e4ed0_0;
    %assign/vec4 v00000000011e3df0_0, 0;
    %load/vec4 v00000000011e4110_0;
    %assign/vec4 v00000000011e4390_0, 0;
    %load/vec4 v00000000011e49d0_0;
    %assign/vec4 v00000000011e41b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001155470;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v00000000011e3530_0;
    %inv;
    %store/vec4 v00000000011e3530_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001155470;
T_12 ;
    %vpi_call 2 12 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001155470 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e3530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e3670_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e3670_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu_top.v";
    "alu.v";
    "data_mem.v";
    "instr_mem.v";
    "pc.v";
    "reg_file.v";
