<stg><name>decision_function.7</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %x_V_addr_30 = getelementptr [12 x i12]* %x_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_V_addr_30"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 257

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 880

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %x_V_addr_31 = getelementptr [12 x i12]* %x_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_V_addr_31"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %x_V_addr_32 = getelementptr [12 x i12]* %x_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_V_addr_32"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %x_V_load_5 = load i12* %x_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:17  %icmp_ln1497_12 = icmp slt i12 %x_V_load, -383

]]></Node>
<StgValue><ssdm name="icmp_ln1497_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:9  %icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %x_V_load_5 = load i12* %x_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:12  %icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 769

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:13  %icmp_ln1497_8 = icmp slt i12 %x_V_load_5, -895

]]></Node>
<StgValue><ssdm name="icmp_ln1497_8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %x_V_addr_33 = getelementptr [12 x i12]* %x_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_V_addr_33"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %x_V_load_9 = load i12* %x_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %x_V_load_9 = load i12* %x_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:16  %icmp_ln1497_9 = icmp slt i12 %x_V_load_9, 1153

]]></Node>
<StgValue><ssdm name="icmp_ln1497_9"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:18  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:19  %and_ln73_35 = and i1 %icmp_ln1497_2, %and_ln73

]]></Node>
<StgValue><ssdm name="and_ln73_35"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:20  %xor_ln75 = xor i1 %icmp_ln1497_1, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:21  %and_ln73_40 = and i1 %icmp_ln1497_5, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln73_40"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:22  %and_ln73_36 = and i1 %and_ln73_40, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73_36"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:23  %xor_ln75_14 = xor i1 %icmp_ln1497, true

]]></Node>
<StgValue><ssdm name="xor_ln75_14"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:24  %and_ln73_37 = and i1 %icmp_ln1497_8, %xor_ln75_14

]]></Node>
<StgValue><ssdm name="and_ln73_37"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:25  %and_ln73_38 = and i1 %icmp_ln1497_9, %and_ln73_37

]]></Node>
<StgValue><ssdm name="and_ln73_38"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:26  %xor_ln75_15 = xor i1 %icmp_ln1497_8, true

]]></Node>
<StgValue><ssdm name="xor_ln75_15"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:27  %and_ln73_41 = and i1 %icmp_ln1497_12, %xor_ln75_14

]]></Node>
<StgValue><ssdm name="and_ln73_41"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:28  %and_ln73_39 = and i1 %and_ln73_41, %xor_ln75_15

]]></Node>
<StgValue><ssdm name="and_ln73_39"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:29  %or_ln88 = or i1 %and_ln73, %and_ln73_36

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:30  %or_ln88_21 = or i1 %icmp_ln1497, %and_ln73_38

]]></Node>
<StgValue><ssdm name="or_ln88_21"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:31  %or_ln88_22 = or i1 %icmp_ln1497, %and_ln73_37

]]></Node>
<StgValue><ssdm name="or_ln88_22"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:32  %or_ln88_23 = or i1 %or_ln88_22, %and_ln73_39

]]></Node>
<StgValue><ssdm name="or_ln88_23"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:33  %xor_ln89 = xor i1 %and_ln73_35, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader:34  %zext_ln89 = zext i1 %xor_ln89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:35  %select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:36  %select_ln89_35 = select i1 %or_ln88, i2 %select_ln89, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln89_35"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader:37  %zext_ln89_8 = zext i2 %select_ln89_35 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89_8"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:38  %select_ln89_36 = select i1 %icmp_ln1497, i3 %zext_ln89_8, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89_36"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:39  %select_ln89_37 = select i1 %or_ln88_21, i3 %select_ln89_36, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln89_37"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:40  %select_ln89_38 = select i1 %or_ln88_22, i3 %select_ln89_37, i3 -2

]]></Node>
<StgValue><ssdm name="select_ln89_38"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:41  %select_ln89_39 = select i1 %or_ln88_23, i3 %select_ln89_38, i3 -1

]]></Node>
<StgValue><ssdm name="select_ln89_39"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="3">
<![CDATA[
.preheader.preheader:42  %tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 3, i12 -29, i12 -35, i12 34, i12 4, i12 -10, i12 17, i12 -16, i3 %select_ln89_39)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader:43  ret i12 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="x_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="x_V" to="x_V_addr" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_63" to="x_V_addr" fromId="63" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_65" to="x_V_addr" fromId="65" toId="5">
</dataflow>
<dataflow id="67" from="x_V_addr" to="x_V_load" fromId="5" toId="6">
</dataflow>
<dataflow id="68" from="x_V" to="x_V_addr_30" fromId="61" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_63" to="x_V_addr_30" fromId="63" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="x_V_addr_30" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="x_V_addr_30" to="x_V_load_1" fromId="7" toId="8">
</dataflow>
<dataflow id="73" from="x_V_addr" to="x_V_load" fromId="5" toId="9">
</dataflow>
<dataflow id="74" from="x_V_load" to="icmp_ln1497" fromId="9" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln1497" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="x_V_addr_30" to="x_V_load_1" fromId="7" toId="11">
</dataflow>
<dataflow id="78" from="x_V_load_1" to="icmp_ln1497_1" fromId="11" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="icmp_ln1497_1" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="x_V" to="x_V_addr_31" fromId="61" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_63" to="x_V_addr_31" fromId="63" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="x_V_addr_31" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="x_V_addr_31" to="x_V_load_2" fromId="13" toId="14">
</dataflow>
<dataflow id="86" from="x_V" to="x_V_addr_32" fromId="61" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_63" to="x_V_addr_32" fromId="63" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="x_V_addr_32" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="x_V_addr_32" to="x_V_load_5" fromId="15" toId="16">
</dataflow>
<dataflow id="91" from="x_V_load" to="icmp_ln1497_12" fromId="9" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln1497_12" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="x_V_addr_31" to="x_V_load_2" fromId="13" toId="18">
</dataflow>
<dataflow id="95" from="x_V_load_2" to="icmp_ln1497_2" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln1497_2" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="x_V_addr_32" to="x_V_load_5" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="x_V_load_5" to="icmp_ln1497_5" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln1497_5" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="x_V_load_5" to="icmp_ln1497_8" fromId="20" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln1497_8" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="x_V" to="x_V_addr_33" fromId="61" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_63" to="x_V_addr_33" fromId="63" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_107" to="x_V_addr_33" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="x_V_addr_33" to="x_V_load_9" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="110" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specpipeline_ln25" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_112" to="specpipeline_ln25" fromId="112" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_112" to="specpipeline_ln25" fromId="112" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specpipeline_ln25" fromId="116" toId="25">
</dataflow>
<dataflow id="119" from="p_str" to="specpipeline_ln25" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="x_V_addr_33" to="x_V_load_9" fromId="23" toId="26">
</dataflow>
<dataflow id="121" from="x_V_load_9" to="icmp_ln1497_9" fromId="26" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln1497_9" fromId="122" toId="27">
</dataflow>
<dataflow id="124" from="icmp_ln1497_1" to="and_ln73" fromId="12" toId="28">
</dataflow>
<dataflow id="125" from="icmp_ln1497" to="and_ln73" fromId="10" toId="28">
</dataflow>
<dataflow id="126" from="icmp_ln1497_2" to="and_ln73_35" fromId="19" toId="29">
</dataflow>
<dataflow id="127" from="and_ln73" to="and_ln73_35" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="icmp_ln1497_1" to="xor_ln75" fromId="12" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_129" to="xor_ln75" fromId="129" toId="30">
</dataflow>
<dataflow id="131" from="icmp_ln1497_5" to="and_ln73_40" fromId="21" toId="31">
</dataflow>
<dataflow id="132" from="xor_ln75" to="and_ln73_40" fromId="30" toId="31">
</dataflow>
<dataflow id="133" from="and_ln73_40" to="and_ln73_36" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="icmp_ln1497" to="and_ln73_36" fromId="10" toId="32">
</dataflow>
<dataflow id="135" from="icmp_ln1497" to="xor_ln75_14" fromId="10" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_129" to="xor_ln75_14" fromId="129" toId="33">
</dataflow>
<dataflow id="137" from="icmp_ln1497_8" to="and_ln73_37" fromId="22" toId="34">
</dataflow>
<dataflow id="138" from="xor_ln75_14" to="and_ln73_37" fromId="33" toId="34">
</dataflow>
<dataflow id="139" from="icmp_ln1497_9" to="and_ln73_38" fromId="27" toId="35">
</dataflow>
<dataflow id="140" from="and_ln73_37" to="and_ln73_38" fromId="34" toId="35">
</dataflow>
<dataflow id="141" from="icmp_ln1497_8" to="xor_ln75_15" fromId="22" toId="36">
</dataflow>
<dataflow id="142" from="StgValue_129" to="xor_ln75_15" fromId="129" toId="36">
</dataflow>
<dataflow id="143" from="icmp_ln1497_12" to="and_ln73_41" fromId="17" toId="37">
</dataflow>
<dataflow id="144" from="xor_ln75_14" to="and_ln73_41" fromId="33" toId="37">
</dataflow>
<dataflow id="145" from="and_ln73_41" to="and_ln73_39" fromId="37" toId="38">
</dataflow>
<dataflow id="146" from="xor_ln75_15" to="and_ln73_39" fromId="36" toId="38">
</dataflow>
<dataflow id="147" from="and_ln73" to="or_ln88" fromId="28" toId="39">
</dataflow>
<dataflow id="148" from="and_ln73_36" to="or_ln88" fromId="32" toId="39">
</dataflow>
<dataflow id="149" from="icmp_ln1497" to="or_ln88_21" fromId="10" toId="40">
</dataflow>
<dataflow id="150" from="and_ln73_38" to="or_ln88_21" fromId="35" toId="40">
</dataflow>
<dataflow id="151" from="icmp_ln1497" to="or_ln88_22" fromId="10" toId="41">
</dataflow>
<dataflow id="152" from="and_ln73_37" to="or_ln88_22" fromId="34" toId="41">
</dataflow>
<dataflow id="153" from="or_ln88_22" to="or_ln88_23" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="and_ln73_39" to="or_ln88_23" fromId="38" toId="42">
</dataflow>
<dataflow id="155" from="and_ln73_35" to="xor_ln89" fromId="29" toId="43">
</dataflow>
<dataflow id="156" from="StgValue_129" to="xor_ln89" fromId="129" toId="43">
</dataflow>
<dataflow id="157" from="xor_ln89" to="zext_ln89" fromId="43" toId="44">
</dataflow>
<dataflow id="158" from="and_ln73" to="select_ln89" fromId="28" toId="45">
</dataflow>
<dataflow id="159" from="zext_ln89" to="select_ln89" fromId="44" toId="45">
</dataflow>
<dataflow id="161" from="StgValue_160" to="select_ln89" fromId="160" toId="45">
</dataflow>
<dataflow id="162" from="or_ln88" to="select_ln89_35" fromId="39" toId="46">
</dataflow>
<dataflow id="163" from="select_ln89" to="select_ln89_35" fromId="45" toId="46">
</dataflow>
<dataflow id="165" from="StgValue_164" to="select_ln89_35" fromId="164" toId="46">
</dataflow>
<dataflow id="166" from="select_ln89_35" to="zext_ln89_8" fromId="46" toId="47">
</dataflow>
<dataflow id="167" from="icmp_ln1497" to="select_ln89_36" fromId="10" toId="48">
</dataflow>
<dataflow id="168" from="zext_ln89_8" to="select_ln89_36" fromId="47" toId="48">
</dataflow>
<dataflow id="170" from="StgValue_169" to="select_ln89_36" fromId="169" toId="48">
</dataflow>
<dataflow id="171" from="or_ln88_21" to="select_ln89_37" fromId="40" toId="49">
</dataflow>
<dataflow id="172" from="select_ln89_36" to="select_ln89_37" fromId="48" toId="49">
</dataflow>
<dataflow id="174" from="StgValue_173" to="select_ln89_37" fromId="173" toId="49">
</dataflow>
<dataflow id="175" from="or_ln88_22" to="select_ln89_38" fromId="41" toId="50">
</dataflow>
<dataflow id="176" from="select_ln89_37" to="select_ln89_38" fromId="49" toId="50">
</dataflow>
<dataflow id="178" from="StgValue_177" to="select_ln89_38" fromId="177" toId="50">
</dataflow>
<dataflow id="179" from="or_ln88_23" to="select_ln89_39" fromId="42" toId="51">
</dataflow>
<dataflow id="180" from="select_ln89_38" to="select_ln89_39" fromId="50" toId="51">
</dataflow>
<dataflow id="182" from="StgValue_181" to="select_ln89_39" fromId="181" toId="51">
</dataflow>
<dataflow id="184" from="_ssdm_op_Mux.ap_auto.8i12.i3" to="tmp" fromId="183" toId="52">
</dataflow>
<dataflow id="186" from="StgValue_185" to="tmp" fromId="185" toId="52">
</dataflow>
<dataflow id="188" from="StgValue_187" to="tmp" fromId="187" toId="52">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp" fromId="189" toId="52">
</dataflow>
<dataflow id="192" from="StgValue_191" to="tmp" fromId="191" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_193" to="tmp" fromId="193" toId="52">
</dataflow>
<dataflow id="196" from="StgValue_195" to="tmp" fromId="195" toId="52">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp" fromId="197" toId="52">
</dataflow>
<dataflow id="200" from="StgValue_199" to="tmp" fromId="199" toId="52">
</dataflow>
<dataflow id="201" from="select_ln89_39" to="tmp" fromId="51" toId="52">
</dataflow>
<dataflow id="202" from="tmp" to="ret_ln93" fromId="52" toId="53">
</dataflow>
<dataflow id="203" from="icmp_ln1497" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="204" from="icmp_ln1497" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
