ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32wbxx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c"
  20              		.section	.text.LL_RCC_HSE_IsEnabledDiv2,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	LL_RCC_HSE_IsEnabledDiv2:
  27              	.LFB489:
  28              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @file    stm32wbxx_ll_rcc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifndef STM32WBxx_LL_RCC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define STM32WBxx_LL_RCC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @addtogroup STM32WBxx_LL_Driver
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 2


  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK4_Frequency;          /*!< HCLK4 clock frequency  */
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK5_Frequency;          /*!< HCLK5 clock frequency  */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 3


  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *           HW set-up.
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSE_VALUE */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI_VALUE */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB5Mxx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32774U     /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #else
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB5Mxx */
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSE_VALUE */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSI_VALUE */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI48_VALUE */
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI1RDYC               RCC_CICR_LSI1RDYC    /*!< LSI1 Ready Interrupt Clear    
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI2RDYC               RCC_CICR_LSI2RDYC    /*!< LSI1 Ready Interrupt Clear    
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear     
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear     
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 4


 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear     
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear     
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear     
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear   
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI1RDYF               RCC_CIFR_LSI1RDYF    /*!< LSI1 Ready Interrupt flag     
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI2RDYF               RCC_CIFR_LSI2RDYF    /*!< LSI2 Ready Interrupt flag     
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag      
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag      
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag      
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag      
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag      
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag    
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag  
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag          
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag                
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag                
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag           
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag    
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag                
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI1RDYIE              RCC_CIER_LSI1RDYIE     /*!< LSI1 Ready Interrupt Enable 
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI2RDYIE              RCC_CIER_LSI2RDYIE     /*!< LSI Ready Interrupt Enable  
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable  
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable  
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable  
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable  
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable  
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 5


 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  /*!< PLLSAI1 Ready Interrupt Enab
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable    
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_CURRENT_CONTROL  HSE current control max limits
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_0            0x000000000U                                            
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_1            RCC_HSECR_HSEGMC0                                       
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_2            RCC_HSECR_HSEGMC1                                       
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_3            (RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0)                   
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_4            RCC_HSECR_HSEGMC2                                       
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_5            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC0)                   
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_6            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1)                   
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_7            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) 
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_SENSE_AMPLIFIER  HSE sense amplifier threshold
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 6


 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_1_2         (0x000000000U)        /*!< HSE sense amplifier bias curr
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_3_4         RCC_HSECR_HSES        /*!< HSE sense amplifier bias curr
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U                       /*!< MSI selection as 
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0                     /*!< HSI selection as 
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1                     /*!< HSE selection as 
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   /*!< PLL selection as 
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U                       /*!< MSI used as syste
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0                    /*!< HSI used as syste
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1                    /*!< HSE used as syste
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< PLL used as syste
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RF_CLKSOURCE_STATUS  RF system clock switch status
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSI            0x00000000U        /*!< HSI used as RF system clock     
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSE_DIV2       RCC_EXTCFGR_RFCSS  /*!< HSE divided by 2 used as RF syst
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0                                         
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1                                         
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                     
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 7


 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                     
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                             
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                                        
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)                   
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)                   
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                                             
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                                        
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)                   
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)                   
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                   /*!< MCO o
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                             /*!< SYSCL
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                             /*!< MSI s
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)        /*!< HSI s
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                             /*!< HSE a
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)         /*!< Main 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI1             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)         /*!< LSI1 
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI2             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                             /*!< LSE s
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 8


 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_3)         /*!< HSI48
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB  (RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3)         /*!< HSE b
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                               /*!< MCO not d
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                         /*!< MCO divid
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                         /*!< MCO divid
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)   /*!< MCO divid
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                         /*!< MCO divid
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE  SMPS clock switch
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSI           0x00000000U             /*!< HSI selection as SMPS cloc
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_MSI           RCC_SMPSCR_SMPSSEL_0    /*!< MSI selection as SMPS cloc
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSE           RCC_SMPSCR_SMPSSEL_1    /*!< HSE selection as SMPS cloc
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE_STATUS  SMPS clock switch status
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSI       0x00000000U                                   /*!< H
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_MSI       RCC_SMPSCR_SMPSSWS_0                          /*!< M
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSE       RCC_SMPSCR_SMPSSWS_1                          /*!< H
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK  (RCC_SMPSCR_SMPSSWS_0|RCC_SMPSCR_SMPSSWS_1)   /*!< N
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_DIV  SMPS prescaler
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @{
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_0                  (0x00000000U)                                     /*!< S
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_1                  RCC_SMPSCR_SMPSDIV_0                              /*!< S
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_2                  RCC_SMPSCR_SMPSDIV_1                              /*!< S
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_3                  (RCC_SMPSCR_SMPSDIV_0|RCC_SMPSCR_SMPSDIV_1)       /*!< S
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @}
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_SMPS_SUPPORT */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 9


 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USART1 CLKSOURCE
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      0x00000000U                /*!< PCLK2 selected as USART1
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     RCC_CCIPR_USART1SEL_0      /*!< SYSCLK selected as USART
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        RCC_CCIPR_USART1SEL_1      /*!< HSI selected as USART1 c
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        RCC_CCIPR_USART1SEL        /*!< LSE selected as USART1 c
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(I2C3)
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* I2C3 */
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 10


 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE SAI1 CLKSOURCE
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      0x00000000U            /*!< PLLSAI1 selected as SAI1 clo
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0    /*!< PLL selected as SAI1 clock  
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          RCC_CCIPR_SAI1SEL_1    /*!< HSI selected as SAI1 clock  
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL      /*!< External input selected as S
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48_CLKSOURCE CLK48 CLKSOURCE
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_HSI48       0x00000000U           /*!< HSI48 selected as CLK48 clock
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLLSAI1     RCC_CCIPR_CLK48SEL_0  /*!< PLLSAI1 selected as CLK48 clo
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLL         RCC_CCIPR_CLK48SEL_1  /*!< PLL selected as CLK48 clock  
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_MSI         RCC_CCIPR_CLK48SEL    /*!< MSI selected as CLK48 clock  
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE USB CLKSOURCE
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         LL_RCC_CLK48_CLKSOURCE_HSI48    /*!< HSI48 selected as U
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI1       LL_RCC_CLK48_CLKSOURCE_PLLSAI1  /*!< PLLSAI1 selected as
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           LL_RCC_CLK48_CLKSOURCE_PLL      /*!< PLL selected as USB
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_MSI           LL_RCC_CLK48_CLKSOURCE_MSI      /*!< MSI selected as USB
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI1          RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 selected as ADC clock
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #elif defined (STM32WB15xx) || defined(STM32WB1Mxx)
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock    
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 11


 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock    
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock 
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_CLK48            0x00000000U        /*!< CLK48 divided by 3 selected a
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as ADC clock    
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as ADC clock    
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 USART1
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 I2C1
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 LPTIM1
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1 SAI1
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 12


 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL   /*!< SAI1 clock source selection bit
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48 CLK48
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE             RCC_CCIPR_CLK48SEL  /*!< CLK48 clock source selection bi
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB USB
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CLK48_CLKSOURCE  /*!< USB clock source selection 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RFWKP_CLKSOURCE  RF Wakeup clock source selection
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_NONE          0x00000000U                 /*!< No clock used as RF W
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSE           RCC_CSR_RFWKPSEL_0          /*!< LSE oscillator clock 
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB15xx) || defined(STM32WB10xx)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 13


 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSI           RCC_CSR_RFWKPSEL_1          /*!< LSI oscillator clock 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB15xx || STM32WB10xx */
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024   RCC_CSR_RFWKPSEL            /*!< HSE oscillator clock 
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL and PLLSAI1 entry clock source
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U                                    /*!< No c
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0                           /*!< MSI 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1                           /*!< HSI 
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL and PLLSAI1 division factor
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL and
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL and
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL and
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL and
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL and
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL and
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 14


 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1Q  PLLSAI1 division factor (PLLQ)
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_2              (RCC_PLLSAI1CFGR_PLLQ_0)                                
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_3              (RCC_PLLSAI1CFGR_PLLQ_1)                                
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0)       
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_5              (RCC_PLLSAI1CFGR_PLLQ_2)                                
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_0)       
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_7              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1)       
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1 | RCC_P
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 15


 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1P  PLLSAI1 division factor (PLLP)
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_2                  (RCC_PLLSAI1CFGR_PLLP_0)                            
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_3                  (RCC_PLLSAI1CFGR_PLLP_1)                            
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_4                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1)     
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_5                  (RCC_PLLSAI1CFGR_PLLP_2)                            
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_6                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2)     
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7                  (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2)     
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_8                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_9                  (RCC_PLLSAI1CFGR_PLLP_3)                            
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_10                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3)     
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_11                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3)     
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_12                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_13                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)     
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_14                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_15                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_16                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17                 (RCC_PLLSAI1CFGR_PLLP_4)                            
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_18                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_4)     
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_19                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4)     
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_20                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_21                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)     
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_22                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_23                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_24                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_25                 (RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)     
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_26                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_27                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_28                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_29                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_30                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_31                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_32                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1R  PLLSAI1 division factor (PLLR)
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_2              (RCC_PLLSAI1CFGR_PLLR_0)                                
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_3              (RCC_PLLSAI1CFGR_PLLR_1)                                
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0)       
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_5              (RCC_PLLSAI1CFGR_PLLR_2)                                
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_0)       
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_7              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1)       
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1 | RCC_P
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 16


 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be read
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Register value
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 17


 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                                 (((__PLLR__) >> RCC
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on SAI domain
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 18


 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on 48M domain
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 19


1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1PCLK frequency used for SAI domain
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 20


1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLP_Pos) + 1U))
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1QCLK frequency used on 48M domain
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLQ_Pos) + 1U))
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1RCLK frequency used on ADC domain
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 21


1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLR_Pos) + 1U))
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTabl
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                     & RCC_CFGR_HPRE) >>  RCC_CFGR_H
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 22


1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_C2HPRE) >>  RCC_
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK4 frequency
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __AHB4PRESCALER__ This parameter can be one of the following values:
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK4 clock frequency (in Hz)
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK4_FREQ(__SYSCLKFREQ__, __AHB4PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_SHDHPRE) >>  RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE1_Msk) >>  RCC_CF
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 23


1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE2_Msk) >>  RCC_CF
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange()
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) MSIRangeTable[((__MSIRANGE__)\
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                             & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRAN
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 24


1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  29              		.loc 2 1299 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
  41              		.loc 2 1300 12
  42 0004 4FF0B043 		mov	r3, #1476395008
  43 0008 1B68     		ldr	r3, [r3]
  44 000a 03F48013 		and	r3, r3, #1048576
  45              		.loc 2 1300 71
  46 000e B3F5801F 		cmp	r3, #1048576
  47 0012 01D1     		bne	.L2
  48              		.loc 2 1300 71 is_stmt 0 discriminator 1
  49 0014 0123     		movs	r3, #1
  50              		.loc 2 1300 71
  51 0016 00E0     		b	.L4
  52              	.L2:
  53              		.loc 2 1300 71 discriminator 2
  54 0018 0023     		movs	r3, #0
  55              	.L4:
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
  56              		.loc 2 1301 1 is_stmt 1
  57 001a 1846     		mov	r0, r3
  58 001c BD46     		mov	sp, r7
  59              	.LCFI2:
  60              		.cfi_def_cfa_register 13
  61              		@ sp needed
  62 001e 5DF8047B 		ldr	r7, [sp], #4
  63              	.LCFI3:
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 0022 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE489:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 25


  70              		.section	.text.LL_RCC_HSE_EnableCSS,"ax",%progbits
  71              		.align	1
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	LL_RCC_HSE_EnableCSS:
  77              	.LFB490:
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  78              		.loc 2 1309 1
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 1, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83 0000 80B4     		push	{r7}
  84              	.LCFI4:
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 7, -4
  87 0002 00AF     		add	r7, sp, #0
  88              	.LCFI5:
  89              		.cfi_def_cfa_register 7
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
  90              		.loc 2 1310 3
  91 0004 4FF0B043 		mov	r3, #1476395008
  92 0008 1B68     		ldr	r3, [r3]
  93 000a 4FF0B042 		mov	r2, #1476395008
  94 000e 43F40023 		orr	r3, r3, #524288
  95 0012 1360     		str	r3, [r2]
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
  96              		.loc 2 1311 1
  97 0014 00BF     		nop
  98 0016 BD46     		mov	sp, r7
  99              	.LCFI6:
 100              		.cfi_def_cfa_register 13
 101              		@ sp needed
 102 0018 5DF8047B 		ldr	r7, [sp], #4
 103              	.LCFI7:
 104              		.cfi_restore 7
 105              		.cfi_def_cfa_offset 0
 106 001c 7047     		bx	lr
 107              		.cfi_endproc
 108              	.LFE490:
 110              		.section	.text.LL_RCC_HSE_Enable,"ax",%progbits
 111              		.align	1
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	LL_RCC_HSE_Enable:
 117              	.LFB491:
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 26


1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 118              		.loc 2 1319 1
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 1, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 123 0000 80B4     		push	{r7}
 124              	.LCFI8:
 125              		.cfi_def_cfa_offset 4
 126              		.cfi_offset 7, -4
 127 0002 00AF     		add	r7, sp, #0
 128              	.LCFI9:
 129              		.cfi_def_cfa_register 7
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 130              		.loc 2 1320 3
 131 0004 4FF0B043 		mov	r3, #1476395008
 132 0008 1B68     		ldr	r3, [r3]
 133 000a 4FF0B042 		mov	r2, #1476395008
 134 000e 43F48033 		orr	r3, r3, #65536
 135 0012 1360     		str	r3, [r2]
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 136              		.loc 2 1321 1
 137 0014 00BF     		nop
 138 0016 BD46     		mov	sp, r7
 139              	.LCFI10:
 140              		.cfi_def_cfa_register 13
 141              		@ sp needed
 142 0018 5DF8047B 		ldr	r7, [sp], #4
 143              	.LCFI11:
 144              		.cfi_restore 7
 145              		.cfi_def_cfa_offset 0
 146 001c 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE491:
 150              		.section	.text.LL_RCC_HSE_Disable,"ax",%progbits
 151              		.align	1
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	LL_RCC_HSE_Disable:
 157              	.LFB492:
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 158              		.loc 2 1329 1
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 27


 161              		@ frame_needed = 1, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163 0000 80B4     		push	{r7}
 164              	.LCFI12:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 7, -4
 167 0002 00AF     		add	r7, sp, #0
 168              	.LCFI13:
 169              		.cfi_def_cfa_register 7
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 170              		.loc 2 1330 3
 171 0004 4FF0B043 		mov	r3, #1476395008
 172 0008 1B68     		ldr	r3, [r3]
 173 000a 4FF0B042 		mov	r2, #1476395008
 174 000e 23F48033 		bic	r3, r3, #65536
 175 0012 1360     		str	r3, [r2]
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 176              		.loc 2 1331 1
 177 0014 00BF     		nop
 178 0016 BD46     		mov	sp, r7
 179              	.LCFI14:
 180              		.cfi_def_cfa_register 13
 181              		@ sp needed
 182 0018 5DF8047B 		ldr	r7, [sp], #4
 183              	.LCFI15:
 184              		.cfi_restore 7
 185              		.cfi_def_cfa_offset 0
 186 001c 7047     		bx	lr
 187              		.cfi_endproc
 188              	.LFE492:
 190              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 191              		.align	1
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	LL_RCC_HSE_IsReady:
 197              	.LFB493:
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 198              		.loc 2 1339 1
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 0000 80B4     		push	{r7}
 204              	.LCFI16:
 205              		.cfi_def_cfa_offset 4
 206              		.cfi_offset 7, -4
 207 0002 00AF     		add	r7, sp, #0
 208              	.LCFI17:
 209              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 28


1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 210              		.loc 2 1340 12
 211 0004 4FF0B043 		mov	r3, #1476395008
 212 0008 1B68     		ldr	r3, [r3]
 213 000a 03F40033 		and	r3, r3, #131072
 214              		.loc 2 1340 71
 215 000e B3F5003F 		cmp	r3, #131072
 216 0012 01D1     		bne	.L9
 217              		.loc 2 1340 71 is_stmt 0 discriminator 1
 218 0014 0123     		movs	r3, #1
 219              		.loc 2 1340 71
 220 0016 00E0     		b	.L11
 221              	.L9:
 222              		.loc 2 1340 71 discriminator 2
 223 0018 0023     		movs	r3, #0
 224              	.L11:
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 225              		.loc 2 1341 1 is_stmt 1
 226 001a 1846     		mov	r0, r3
 227 001c BD46     		mov	sp, r7
 228              	.LCFI18:
 229              		.cfi_def_cfa_register 13
 230              		@ sp needed
 231 001e 5DF8047B 		ldr	r7, [sp], #4
 232              	.LCFI19:
 233              		.cfi_restore 7
 234              		.cfi_def_cfa_offset 0
 235 0022 7047     		bx	lr
 236              		.cfi_endproc
 237              	.LFE493:
 239              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
 240              		.align	1
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	LL_RCC_HSI_Enable:
 246              	.LFB504:
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE clock control register is locked or not
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR           UNLOCKED        LL_RCC_HSE_IsClockControlLocked
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsClockControlLocked(void)
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECR, RCC_HSECR_UNLOCKED) != (RCC_HSECR_UNLOCKED)) ? 1UL : 0UL);
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE capacitor tuning
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 63
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 29


1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE capacitor tuning
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_GetCapacitorTuning
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 63
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCapacitorTuning(void)
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSETUNE) >> RCC_HSECR_HSETUNE_Pos);
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE current control
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_SetCurrentControl
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CurrentMax This parameter can be one of the following values:
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSEGMC, CurrentMax);
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_GetCurrentControl
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCurrentControl(void)
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSEGMC));
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE sense amplifier threshold
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_SetSenseAmplifier
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SenseAmplifier This parameter can be one of the following values:
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 30


1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetSenseAmplifier(uint32_t SenseAmplifier)
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSES, SenseAmplifier);
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_GetSenseAmplifier
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetSenseAmplifier(void)
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSES));
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 31


1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 247              		.loc 2 1481 1
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              	.LCFI20:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 7, -4
 256 0002 00AF     		add	r7, sp, #0
 257              	.LCFI21:
 258              		.cfi_def_cfa_register 7
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 259              		.loc 2 1482 3
 260 0004 4FF0B043 		mov	r3, #1476395008
 261 0008 1B68     		ldr	r3, [r3]
 262 000a 4FF0B042 		mov	r2, #1476395008
 263 000e 43F48073 		orr	r3, r3, #256
 264 0012 1360     		str	r3, [r2]
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 265              		.loc 2 1483 1
 266 0014 00BF     		nop
 267 0016 BD46     		mov	sp, r7
 268              	.LCFI22:
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 0018 5DF8047B 		ldr	r7, [sp], #4
 272              	.LCFI23:
 273              		.cfi_restore 7
 274              		.cfi_def_cfa_offset 0
 275 001c 7047     		bx	lr
 276              		.cfi_endproc
 277              	.LFE504:
 279              		.section	.text.LL_RCC_HSI_Disable,"ax",%progbits
 280              		.align	1
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	LL_RCC_HSI_Disable:
 286              	.LFB505:
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 287              		.loc 2 1491 1
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 32


 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0000 80B4     		push	{r7}
 293              	.LCFI24:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 7, -4
 296 0002 00AF     		add	r7, sp, #0
 297              	.LCFI25:
 298              		.cfi_def_cfa_register 7
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 299              		.loc 2 1492 3
 300 0004 4FF0B043 		mov	r3, #1476395008
 301 0008 1B68     		ldr	r3, [r3]
 302 000a 4FF0B042 		mov	r2, #1476395008
 303 000e 23F48073 		bic	r3, r3, #256
 304 0012 1360     		str	r3, [r2]
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 305              		.loc 2 1493 1
 306 0014 00BF     		nop
 307 0016 BD46     		mov	sp, r7
 308              	.LCFI26:
 309              		.cfi_def_cfa_register 13
 310              		@ sp needed
 311 0018 5DF8047B 		ldr	r7, [sp], #4
 312              	.LCFI27:
 313              		.cfi_restore 7
 314              		.cfi_def_cfa_offset 0
 315 001c 7047     		bx	lr
 316              		.cfi_endproc
 317              	.LFE505:
 319              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 320              		.align	1
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	LL_RCC_HSI_IsReady:
 326              	.LFB506:
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 327              		.loc 2 1501 1
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 1, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 332 0000 80B4     		push	{r7}
 333              	.LCFI28:
 334              		.cfi_def_cfa_offset 4
 335              		.cfi_offset 7, -4
 336 0002 00AF     		add	r7, sp, #0
 337              	.LCFI29:
 338              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 33


1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 339              		.loc 2 1502 12
 340 0004 4FF0B043 		mov	r3, #1476395008
 341 0008 1B68     		ldr	r3, [r3]
 342 000a 03F48063 		and	r3, r3, #1024
 343              		.loc 2 1502 71
 344 000e B3F5806F 		cmp	r3, #1024
 345 0012 01D1     		bne	.L15
 346              		.loc 2 1502 71 is_stmt 0 discriminator 1
 347 0014 0123     		movs	r3, #1
 348              		.loc 2 1502 71
 349 0016 00E0     		b	.L17
 350              	.L15:
 351              		.loc 2 1502 71 discriminator 2
 352 0018 0023     		movs	r3, #0
 353              	.L17:
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 354              		.loc 2 1503 1 is_stmt 1
 355 001a 1846     		mov	r0, r3
 356 001c BD46     		mov	sp, r7
 357              	.LCFI30:
 358              		.cfi_def_cfa_register 13
 359              		@ sp needed
 360 001e 5DF8047B 		ldr	r7, [sp], #4
 361              	.LCFI31:
 362              		.cfi_restore 7
 363              		.cfi_def_cfa_offset 0
 364 0022 7047     		bx	lr
 365              		.cfi_endproc
 366              	.LFE506:
 368              		.section	.text.LL_RCC_HSI_SetCalibTrimming,"ax",%progbits
 369              		.align	1
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	LL_RCC_HSI_SetCalibTrimming:
 375              	.LFB510:
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 34


1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 376              		.loc 2 1546 1
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 8
 379              		@ frame_needed = 1, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 381 0000 80B4     		push	{r7}
 382              	.LCFI32:
 383              		.cfi_def_cfa_offset 4
 384              		.cfi_offset 7, -4
 385 0002 83B0     		sub	sp, sp, #12
 386              	.LCFI33:
 387              		.cfi_def_cfa_offset 16
 388 0004 00AF     		add	r7, sp, #0
 389              	.LCFI34:
 390              		.cfi_def_cfa_register 7
 391 0006 7860     		str	r0, [r7, #4]
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 392              		.loc 2 1547 3
 393 0008 4FF0B043 		mov	r3, #1476395008
 394 000c 5B68     		ldr	r3, [r3, #4]
 395 000e 23F0FE42 		bic	r2, r3, #2130706432
 396 0012 7B68     		ldr	r3, [r7, #4]
 397 0014 1B06     		lsls	r3, r3, #24
 398 0016 4FF0B041 		mov	r1, #1476395008
 399 001a 1343     		orrs	r3, r3, r2
 400 001c 4B60     		str	r3, [r1, #4]
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 401              		.loc 2 1548 1
 402 001e 00BF     		nop
 403 0020 0C37     		adds	r7, r7, #12
 404              	.LCFI35:
 405              		.cfi_def_cfa_offset 4
 406 0022 BD46     		mov	sp, r7
 407              	.LCFI36:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 35


 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 0024 5DF8047B 		ldr	r7, [sp], #4
 411              	.LCFI37:
 412              		.cfi_restore 7
 413              		.cfi_def_cfa_offset 0
 414 0028 7047     		bx	lr
 415              		.cfi_endproc
 416              	.LFE510:
 418              		.section	.text.LL_RCC_HSI48_Enable,"ax",%progbits
 419              		.align	1
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	LL_RCC_HSI48_Enable:
 425              	.LFB512:
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI48
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 426              		.loc 2 1575 1
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 1, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 431 0000 80B4     		push	{r7}
 432              	.LCFI38:
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 7, -4
 435 0002 00AF     		add	r7, sp, #0
 436              	.LCFI39:
 437              		.cfi_def_cfa_register 7
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 438              		.loc 2 1576 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 36


 439 0004 4FF0B043 		mov	r3, #1476395008
 440 0008 D3F89830 		ldr	r3, [r3, #152]
 441 000c 4FF0B042 		mov	r2, #1476395008
 442 0010 43F00103 		orr	r3, r3, #1
 443 0014 C2F89830 		str	r3, [r2, #152]
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 444              		.loc 2 1577 1
 445 0018 00BF     		nop
 446 001a BD46     		mov	sp, r7
 447              	.LCFI40:
 448              		.cfi_def_cfa_register 13
 449              		@ sp needed
 450 001c 5DF8047B 		ldr	r7, [sp], #4
 451              	.LCFI41:
 452              		.cfi_restore 7
 453              		.cfi_def_cfa_offset 0
 454 0020 7047     		bx	lr
 455              		.cfi_endproc
 456              	.LFE512:
 458              		.section	.text.LL_RCC_HSI48_Disable,"ax",%progbits
 459              		.align	1
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	LL_RCC_HSI48_Disable:
 465              	.LFB513:
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI48
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 466              		.loc 2 1585 1
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 471 0000 80B4     		push	{r7}
 472              	.LCFI42:
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 7, -4
 475 0002 00AF     		add	r7, sp, #0
 476              	.LCFI43:
 477              		.cfi_def_cfa_register 7
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 478              		.loc 2 1586 3
 479 0004 4FF0B043 		mov	r3, #1476395008
 480 0008 D3F89830 		ldr	r3, [r3, #152]
 481 000c 4FF0B042 		mov	r2, #1476395008
 482 0010 23F00103 		bic	r3, r3, #1
 483 0014 C2F89830 		str	r3, [r2, #152]
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 484              		.loc 2 1587 1
 485 0018 00BF     		nop
 486 001a BD46     		mov	sp, r7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 37


 487              	.LCFI44:
 488              		.cfi_def_cfa_register 13
 489              		@ sp needed
 490 001c 5DF8047B 		ldr	r7, [sp], #4
 491              	.LCFI45:
 492              		.cfi_restore 7
 493              		.cfi_def_cfa_offset 0
 494 0020 7047     		bx	lr
 495              		.cfi_endproc
 496              	.LFE513:
 498              		.section	.text.LL_RCC_HSI48_IsReady,"ax",%progbits
 499              		.align	1
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	LL_RCC_HSI48_IsReady:
 505              	.LFB514:
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 506              		.loc 2 1595 1
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 1, uses_anonymous_args = 0
 510              		@ link register save eliminated.
 511 0000 80B4     		push	{r7}
 512              	.LCFI46:
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 7, -4
 515 0002 00AF     		add	r7, sp, #0
 516              	.LCFI47:
 517              		.cfi_def_cfa_register 7
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 518              		.loc 2 1596 12
 519 0004 4FF0B043 		mov	r3, #1476395008
 520 0008 D3F89830 		ldr	r3, [r3, #152]
 521 000c 03F00203 		and	r3, r3, #2
 522              		.loc 2 1596 84
 523 0010 022B     		cmp	r3, #2
 524 0012 01D1     		bne	.L22
 525              		.loc 2 1596 84 is_stmt 0 discriminator 1
 526 0014 0123     		movs	r3, #1
 527              		.loc 2 1596 84
 528 0016 00E0     		b	.L24
 529              	.L22:
 530              		.loc 2 1596 84 discriminator 2
 531 0018 0023     		movs	r3, #0
 532              	.L24:
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 533              		.loc 2 1597 1 is_stmt 1
 534 001a 1846     		mov	r0, r3
 535 001c BD46     		mov	sp, r7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 38


 536              	.LCFI48:
 537              		.cfi_def_cfa_register 13
 538              		@ sp needed
 539 001e 5DF8047B 		ldr	r7, [sp], #4
 540              	.LCFI49:
 541              		.cfi_restore 7
 542              		.cfi_def_cfa_offset 0
 543 0022 7047     		bx	lr
 544              		.cfi_endproc
 545              	.LFE514:
 547              		.section	.text.LL_RCC_LSE_Enable,"ax",%progbits
 548              		.align	1
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	LL_RCC_LSE_Enable:
 554              	.LFB516:
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 555              		.loc 2 1624 1
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
 558              		@ frame_needed = 1, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 560 0000 80B4     		push	{r7}
 561              	.LCFI50:
 562              		.cfi_def_cfa_offset 4
 563              		.cfi_offset 7, -4
 564 0002 00AF     		add	r7, sp, #0
 565              	.LCFI51:
 566              		.cfi_def_cfa_register 7
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 39


 567              		.loc 2 1625 3
 568 0004 4FF0B043 		mov	r3, #1476395008
 569 0008 D3F89030 		ldr	r3, [r3, #144]
 570 000c 4FF0B042 		mov	r2, #1476395008
 571 0010 43F00103 		orr	r3, r3, #1
 572 0014 C2F89030 		str	r3, [r2, #144]
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 573              		.loc 2 1626 1
 574 0018 00BF     		nop
 575 001a BD46     		mov	sp, r7
 576              	.LCFI52:
 577              		.cfi_def_cfa_register 13
 578              		@ sp needed
 579 001c 5DF8047B 		ldr	r7, [sp], #4
 580              	.LCFI53:
 581              		.cfi_restore 7
 582              		.cfi_def_cfa_offset 0
 583 0020 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE516:
 587              		.section	.text.LL_RCC_LSE_Disable,"ax",%progbits
 588              		.align	1
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 593              	LL_RCC_LSE_Disable:
 594              	.LFB517:
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 595              		.loc 2 1634 1
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 1, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 600 0000 80B4     		push	{r7}
 601              	.LCFI54:
 602              		.cfi_def_cfa_offset 4
 603              		.cfi_offset 7, -4
 604 0002 00AF     		add	r7, sp, #0
 605              	.LCFI55:
 606              		.cfi_def_cfa_register 7
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 607              		.loc 2 1635 3
 608 0004 4FF0B043 		mov	r3, #1476395008
 609 0008 D3F89030 		ldr	r3, [r3, #144]
 610 000c 4FF0B042 		mov	r2, #1476395008
 611 0010 23F00103 		bic	r3, r3, #1
 612 0014 C2F89030 		str	r3, [r2, #144]
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 613              		.loc 2 1636 1
 614 0018 00BF     		nop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 40


 615 001a BD46     		mov	sp, r7
 616              	.LCFI56:
 617              		.cfi_def_cfa_register 13
 618              		@ sp needed
 619 001c 5DF8047B 		ldr	r7, [sp], #4
 620              	.LCFI57:
 621              		.cfi_restore 7
 622              		.cfi_def_cfa_offset 0
 623 0020 7047     		bx	lr
 624              		.cfi_endproc
 625              	.LFE517:
 627              		.section	.text.LL_RCC_LSE_EnableBypass,"ax",%progbits
 628              		.align	1
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	LL_RCC_LSE_EnableBypass:
 634              	.LFB519:
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 635              		.loc 2 1654 1
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 640 0000 80B4     		push	{r7}
 641              	.LCFI58:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 7, -4
 644 0002 00AF     		add	r7, sp, #0
 645              	.LCFI59:
 646              		.cfi_def_cfa_register 7
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 647              		.loc 2 1655 3
 648 0004 4FF0B043 		mov	r3, #1476395008
 649 0008 D3F89030 		ldr	r3, [r3, #144]
 650 000c 4FF0B042 		mov	r2, #1476395008
 651 0010 43F00403 		orr	r3, r3, #4
 652 0014 C2F89030 		str	r3, [r2, #144]
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 653              		.loc 2 1656 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 41


 654 0018 00BF     		nop
 655 001a BD46     		mov	sp, r7
 656              	.LCFI60:
 657              		.cfi_def_cfa_register 13
 658              		@ sp needed
 659 001c 5DF8047B 		ldr	r7, [sp], #4
 660              	.LCFI61:
 661              		.cfi_restore 7
 662              		.cfi_def_cfa_offset 0
 663 0020 7047     		bx	lr
 664              		.cfi_endproc
 665              	.LFE519:
 667              		.section	.text.LL_RCC_LSE_DisableBypass,"ax",%progbits
 668              		.align	1
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 673              	LL_RCC_LSE_DisableBypass:
 674              	.LFB520:
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 675              		.loc 2 1664 1
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 1, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 680 0000 80B4     		push	{r7}
 681              	.LCFI62:
 682              		.cfi_def_cfa_offset 4
 683              		.cfi_offset 7, -4
 684 0002 00AF     		add	r7, sp, #0
 685              	.LCFI63:
 686              		.cfi_def_cfa_register 7
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 687              		.loc 2 1665 3
 688 0004 4FF0B043 		mov	r3, #1476395008
 689 0008 D3F89030 		ldr	r3, [r3, #144]
 690 000c 4FF0B042 		mov	r2, #1476395008
 691 0010 23F00403 		bic	r3, r3, #4
 692 0014 C2F89030 		str	r3, [r2, #144]
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 693              		.loc 2 1666 1
 694 0018 00BF     		nop
 695 001a BD46     		mov	sp, r7
 696              	.LCFI64:
 697              		.cfi_def_cfa_register 13
 698              		@ sp needed
 699 001c 5DF8047B 		ldr	r7, [sp], #4
 700              	.LCFI65:
 701              		.cfi_restore 7
 702              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 42


 703 0020 7047     		bx	lr
 704              		.cfi_endproc
 705              	.LFE520:
 707              		.section	.text.LL_RCC_LSE_IsReady,"ax",%progbits
 708              		.align	1
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 713              	LL_RCC_LSE_IsReady:
 714              	.LFB525:
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 43


1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 715              		.loc 2 1726 1
 716              		.cfi_startproc
 717              		@ args = 0, pretend = 0, frame = 0
 718              		@ frame_needed = 1, uses_anonymous_args = 0
 719              		@ link register save eliminated.
 720 0000 80B4     		push	{r7}
 721              	.LCFI66:
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 7, -4
 724 0002 00AF     		add	r7, sp, #0
 725              	.LCFI67:
 726              		.cfi_def_cfa_register 7
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 727              		.loc 2 1727 12
 728 0004 4FF0B043 		mov	r3, #1476395008
 729 0008 D3F89030 		ldr	r3, [r3, #144]
 730 000c 03F00203 		and	r3, r3, #2
 731              		.loc 2 1727 77
 732 0010 022B     		cmp	r3, #2
 733 0012 01D1     		bne	.L30
 734              		.loc 2 1727 77 is_stmt 0 discriminator 1
 735 0014 0123     		movs	r3, #1
 736              		.loc 2 1727 77
 737 0016 00E0     		b	.L32
 738              	.L30:
 739              		.loc 2 1727 77 discriminator 2
 740 0018 0023     		movs	r3, #0
 741              	.L32:
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 742              		.loc 2 1728 1 is_stmt 1
 743 001a 1846     		mov	r0, r3
 744 001c BD46     		mov	sp, r7
 745              	.LCFI68:
 746              		.cfi_def_cfa_register 13
 747              		@ sp needed
 748 001e 5DF8047B 		ldr	r7, [sp], #4
 749              	.LCFI69:
 750              		.cfi_restore 7
 751              		.cfi_def_cfa_offset 0
 752 0022 7047     		bx	lr
 753              		.cfi_endproc
 754              	.LFE525:
 756              		.section	.text.LL_RCC_LSI1_Enable,"ax",%progbits
 757              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 44


 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	LL_RCC_LSI1_Enable:
 763              	.LFB527:
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI1 LSI1
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI1 Oscillator
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Enable(void)
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 764              		.loc 2 1754 1
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 1, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 769 0000 80B4     		push	{r7}
 770              	.LCFI70:
 771              		.cfi_def_cfa_offset 4
 772              		.cfi_offset 7, -4
 773 0002 00AF     		add	r7, sp, #0
 774              	.LCFI71:
 775              		.cfi_def_cfa_register 7
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 776              		.loc 2 1755 3
 777 0004 4FF0B043 		mov	r3, #1476395008
 778 0008 D3F89430 		ldr	r3, [r3, #148]
 779 000c 4FF0B042 		mov	r2, #1476395008
 780 0010 43F00103 		orr	r3, r3, #1
 781 0014 C2F89430 		str	r3, [r2, #148]
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 782              		.loc 2 1756 1
 783 0018 00BF     		nop
 784 001a BD46     		mov	sp, r7
 785              	.LCFI72:
 786              		.cfi_def_cfa_register 13
 787              		@ sp needed
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 45


 788 001c 5DF8047B 		ldr	r7, [sp], #4
 789              	.LCFI73:
 790              		.cfi_restore 7
 791              		.cfi_def_cfa_offset 0
 792 0020 7047     		bx	lr
 793              		.cfi_endproc
 794              	.LFE527:
 796              		.section	.text.LL_RCC_LSI1_Disable,"ax",%progbits
 797              		.align	1
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	LL_RCC_LSI1_Disable:
 803              	.LFB528:
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI1 Oscillator
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Disable(void)
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 804              		.loc 2 1764 1
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 1, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 809 0000 80B4     		push	{r7}
 810              	.LCFI74:
 811              		.cfi_def_cfa_offset 4
 812              		.cfi_offset 7, -4
 813 0002 00AF     		add	r7, sp, #0
 814              	.LCFI75:
 815              		.cfi_def_cfa_register 7
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 816              		.loc 2 1765 3
 817 0004 4FF0B043 		mov	r3, #1476395008
 818 0008 D3F89430 		ldr	r3, [r3, #148]
 819 000c 4FF0B042 		mov	r2, #1476395008
 820 0010 23F00103 		bic	r3, r3, #1
 821 0014 C2F89430 		str	r3, [r2, #148]
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 822              		.loc 2 1766 1
 823 0018 00BF     		nop
 824 001a BD46     		mov	sp, r7
 825              	.LCFI76:
 826              		.cfi_def_cfa_register 13
 827              		@ sp needed
 828 001c 5DF8047B 		ldr	r7, [sp], #4
 829              	.LCFI77:
 830              		.cfi_restore 7
 831              		.cfi_def_cfa_offset 0
 832 0020 7047     		bx	lr
 833              		.cfi_endproc
 834              	.LFE528:
 836              		.section	.text.LL_RCC_LSI1_IsReady,"ax",%progbits
 837              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 46


 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 842              	LL_RCC_LSI1_IsReady:
 843              	.LFB529:
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI1 is Ready
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 844              		.loc 2 1774 1
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 0
 847              		@ frame_needed = 1, uses_anonymous_args = 0
 848              		@ link register save eliminated.
 849 0000 80B4     		push	{r7}
 850              	.LCFI78:
 851              		.cfi_def_cfa_offset 4
 852              		.cfi_offset 7, -4
 853 0002 00AF     		add	r7, sp, #0
 854              	.LCFI79:
 855              		.cfi_def_cfa_register 7
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 856              		.loc 2 1775 12
 857 0004 4FF0B043 		mov	r3, #1476395008
 858 0008 D3F89430 		ldr	r3, [r3, #148]
 859 000c 03F00203 		and	r3, r3, #2
 860              		.loc 2 1775 76
 861 0010 022B     		cmp	r3, #2
 862 0012 01D1     		bne	.L36
 863              		.loc 2 1775 76 is_stmt 0 discriminator 1
 864 0014 0123     		movs	r3, #1
 865              		.loc 2 1775 76
 866 0016 00E0     		b	.L38
 867              	.L36:
 868              		.loc 2 1775 76 discriminator 2
 869 0018 0023     		movs	r3, #0
 870              	.L38:
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 871              		.loc 2 1776 1 is_stmt 1
 872 001a 1846     		mov	r0, r3
 873 001c BD46     		mov	sp, r7
 874              	.LCFI80:
 875              		.cfi_def_cfa_register 13
 876              		@ sp needed
 877 001e 5DF8047B 		ldr	r7, [sp], #4
 878              	.LCFI81:
 879              		.cfi_restore 7
 880              		.cfi_def_cfa_offset 0
 881 0022 7047     		bx	lr
 882              		.cfi_endproc
 883              	.LFE529:
 885              		.section	.text.LL_RCC_LSI2_Enable,"ax",%progbits
 886              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 47


 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	LL_RCC_LSI2_Enable:
 892              	.LFB530:
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI2 LSI2
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI2 Oscillator
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Enable(void)
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 893              		.loc 2 1792 1
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 1, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 898 0000 80B4     		push	{r7}
 899              	.LCFI82:
 900              		.cfi_def_cfa_offset 4
 901              		.cfi_offset 7, -4
 902 0002 00AF     		add	r7, sp, #0
 903              	.LCFI83:
 904              		.cfi_def_cfa_register 7
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 905              		.loc 2 1793 3
 906 0004 4FF0B043 		mov	r3, #1476395008
 907 0008 D3F89430 		ldr	r3, [r3, #148]
 908 000c 4FF0B042 		mov	r2, #1476395008
 909 0010 43F00403 		orr	r3, r3, #4
 910 0014 C2F89430 		str	r3, [r2, #148]
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 911              		.loc 2 1794 1
 912 0018 00BF     		nop
 913 001a BD46     		mov	sp, r7
 914              	.LCFI84:
 915              		.cfi_def_cfa_register 13
 916              		@ sp needed
 917 001c 5DF8047B 		ldr	r7, [sp], #4
 918              	.LCFI85:
 919              		.cfi_restore 7
 920              		.cfi_def_cfa_offset 0
 921 0020 7047     		bx	lr
 922              		.cfi_endproc
 923              	.LFE530:
 925              		.section	.text.LL_RCC_LSI2_Disable,"ax",%progbits
 926              		.align	1
 927              		.syntax unified
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 48


 928              		.thumb
 929              		.thumb_func
 931              	LL_RCC_LSI2_Disable:
 932              	.LFB531:
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI2 Oscillator
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Disable(void)
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 933              		.loc 2 1802 1
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 1, uses_anonymous_args = 0
 937              		@ link register save eliminated.
 938 0000 80B4     		push	{r7}
 939              	.LCFI86:
 940              		.cfi_def_cfa_offset 4
 941              		.cfi_offset 7, -4
 942 0002 00AF     		add	r7, sp, #0
 943              	.LCFI87:
 944              		.cfi_def_cfa_register 7
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 945              		.loc 2 1803 3
 946 0004 4FF0B043 		mov	r3, #1476395008
 947 0008 D3F89430 		ldr	r3, [r3, #148]
 948 000c 4FF0B042 		mov	r2, #1476395008
 949 0010 23F00403 		bic	r3, r3, #4
 950 0014 C2F89430 		str	r3, [r2, #148]
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 951              		.loc 2 1804 1
 952 0018 00BF     		nop
 953 001a BD46     		mov	sp, r7
 954              	.LCFI88:
 955              		.cfi_def_cfa_register 13
 956              		@ sp needed
 957 001c 5DF8047B 		ldr	r7, [sp], #4
 958              	.LCFI89:
 959              		.cfi_restore 7
 960              		.cfi_def_cfa_offset 0
 961 0020 7047     		bx	lr
 962              		.cfi_endproc
 963              	.LFE531:
 965              		.section	.text.LL_RCC_LSI2_IsReady,"ax",%progbits
 966              		.align	1
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	LL_RCC_LSI2_IsReady:
 972              	.LFB532:
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI2 is Ready
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 49


1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 973              		.loc 2 1812 1
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 0
 976              		@ frame_needed = 1, uses_anonymous_args = 0
 977              		@ link register save eliminated.
 978 0000 80B4     		push	{r7}
 979              	.LCFI90:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 7, -4
 982 0002 00AF     		add	r7, sp, #0
 983              	.LCFI91:
 984              		.cfi_def_cfa_register 7
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 985              		.loc 2 1813 12
 986 0004 4FF0B043 		mov	r3, #1476395008
 987 0008 D3F89430 		ldr	r3, [r3, #148]
 988 000c 03F00803 		and	r3, r3, #8
 989              		.loc 2 1813 76
 990 0010 082B     		cmp	r3, #8
 991 0012 01D1     		bne	.L42
 992              		.loc 2 1813 76 is_stmt 0 discriminator 1
 993 0014 0123     		movs	r3, #1
 994              		.loc 2 1813 76
 995 0016 00E0     		b	.L44
 996              	.L42:
 997              		.loc 2 1813 76 discriminator 2
 998 0018 0023     		movs	r3, #0
 999              	.L44:
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1000              		.loc 2 1814 1 is_stmt 1
 1001 001a 1846     		mov	r0, r3
 1002 001c BD46     		mov	sp, r7
 1003              	.LCFI92:
 1004              		.cfi_def_cfa_register 13
 1005              		@ sp needed
 1006 001e 5DF8047B 		ldr	r7, [sp], #4
 1007              	.LCFI93:
 1008              		.cfi_restore 7
 1009              		.cfi_def_cfa_offset 0
 1010 0022 7047     		bx	lr
 1011              		.cfi_endproc
 1012              	.LFE532:
 1014              		.section	.text.LL_RCC_LSI2_SetTrimming,"ax",%progbits
 1015              		.align	1
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1020              	LL_RCC_LSI2_SetTrimming:
 1021              	.LFB533:
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSI2 trimming value
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 15
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 50


1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1022              		.loc 2 1823 1
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 8
 1025              		@ frame_needed = 1, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 1027 0000 80B4     		push	{r7}
 1028              	.LCFI94:
 1029              		.cfi_def_cfa_offset 4
 1030              		.cfi_offset 7, -4
 1031 0002 83B0     		sub	sp, sp, #12
 1032              	.LCFI95:
 1033              		.cfi_def_cfa_offset 16
 1034 0004 00AF     		add	r7, sp, #0
 1035              	.LCFI96:
 1036              		.cfi_def_cfa_register 7
 1037 0006 7860     		str	r0, [r7, #4]
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 1038              		.loc 2 1824 3
 1039 0008 4FF0B043 		mov	r3, #1476395008
 1040 000c D3F89430 		ldr	r3, [r3, #148]
 1041 0010 23F47062 		bic	r2, r3, #3840
 1042 0014 7B68     		ldr	r3, [r7, #4]
 1043 0016 1B02     		lsls	r3, r3, #8
 1044 0018 4FF0B041 		mov	r1, #1476395008
 1045 001c 1343     		orrs	r3, r3, r2
 1046 001e C1F89430 		str	r3, [r1, #148]
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1047              		.loc 2 1825 1
 1048 0022 00BF     		nop
 1049 0024 0C37     		adds	r7, r7, #12
 1050              	.LCFI97:
 1051              		.cfi_def_cfa_offset 4
 1052 0026 BD46     		mov	sp, r7
 1053              	.LCFI98:
 1054              		.cfi_def_cfa_register 13
 1055              		@ sp needed
 1056 0028 5DF8047B 		ldr	r7, [sp], #4
 1057              	.LCFI99:
 1058              		.cfi_restore 7
 1059              		.cfi_def_cfa_offset 0
 1060 002c 7047     		bx	lr
 1061              		.cfi_endproc
 1062              	.LFE533:
 1064              		.section	.text.LL_RCC_MSI_Enable,"ax",%progbits
 1065              		.align	1
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	LL_RCC_MSI_Enable:
 1071              	.LFB535:
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSI2 trimming value
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 51


1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_GetTrimming
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 12
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_GetTrimming(void)
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSI2TRIM) >> RCC_CSR_LSI2TRIM_Pos);
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1072              		.loc 2 1851 1
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 0
 1075              		@ frame_needed = 1, uses_anonymous_args = 0
 1076              		@ link register save eliminated.
 1077 0000 80B4     		push	{r7}
 1078              	.LCFI100:
 1079              		.cfi_def_cfa_offset 4
 1080              		.cfi_offset 7, -4
 1081 0002 00AF     		add	r7, sp, #0
 1082              	.LCFI101:
 1083              		.cfi_def_cfa_register 7
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
 1084              		.loc 2 1852 3
 1085 0004 4FF0B043 		mov	r3, #1476395008
 1086 0008 1B68     		ldr	r3, [r3]
 1087 000a 4FF0B042 		mov	r2, #1476395008
 1088 000e 43F00103 		orr	r3, r3, #1
 1089 0012 1360     		str	r3, [r2]
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1090              		.loc 2 1853 1
 1091 0014 00BF     		nop
 1092 0016 BD46     		mov	sp, r7
 1093              	.LCFI102:
 1094              		.cfi_def_cfa_register 13
 1095              		@ sp needed
 1096 0018 5DF8047B 		ldr	r7, [sp], #4
 1097              	.LCFI103:
 1098              		.cfi_restore 7
 1099              		.cfi_def_cfa_offset 0
 1100 001c 7047     		bx	lr
 1101              		.cfi_endproc
 1102              	.LFE535:
 1104              		.section	.text.LL_RCC_MSI_Disable,"ax",%progbits
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 52


 1105              		.align	1
 1106              		.syntax unified
 1107              		.thumb
 1108              		.thumb_func
 1110              	LL_RCC_MSI_Disable:
 1111              	.LFB536:
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1112              		.loc 2 1861 1
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 1, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 1117 0000 80B4     		push	{r7}
 1118              	.LCFI104:
 1119              		.cfi_def_cfa_offset 4
 1120              		.cfi_offset 7, -4
 1121 0002 00AF     		add	r7, sp, #0
 1122              	.LCFI105:
 1123              		.cfi_def_cfa_register 7
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 1124              		.loc 2 1862 3
 1125 0004 4FF0B043 		mov	r3, #1476395008
 1126 0008 1B68     		ldr	r3, [r3]
 1127 000a 4FF0B042 		mov	r2, #1476395008
 1128 000e 23F00103 		bic	r3, r3, #1
 1129 0012 1360     		str	r3, [r2]
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1130              		.loc 2 1863 1
 1131 0014 00BF     		nop
 1132 0016 BD46     		mov	sp, r7
 1133              	.LCFI106:
 1134              		.cfi_def_cfa_register 13
 1135              		@ sp needed
 1136 0018 5DF8047B 		ldr	r7, [sp], #4
 1137              	.LCFI107:
 1138              		.cfi_restore 7
 1139              		.cfi_def_cfa_offset 0
 1140 001c 7047     		bx	lr
 1141              		.cfi_endproc
 1142              	.LFE536:
 1144              		.section	.text.LL_RCC_MSI_IsReady,"ax",%progbits
 1145              		.align	1
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1150              	LL_RCC_MSI_IsReady:
 1151              	.LFB537:
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 53


1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1152              		.loc 2 1871 1
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 1, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 1157 0000 80B4     		push	{r7}
 1158              	.LCFI108:
 1159              		.cfi_def_cfa_offset 4
 1160              		.cfi_offset 7, -4
 1161 0002 00AF     		add	r7, sp, #0
 1162              	.LCFI109:
 1163              		.cfi_def_cfa_register 7
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 1164              		.loc 2 1872 12
 1165 0004 4FF0B043 		mov	r3, #1476395008
 1166 0008 1B68     		ldr	r3, [r3]
 1167 000a 03F00203 		and	r3, r3, #2
 1168              		.loc 2 1872 71
 1169 000e 022B     		cmp	r3, #2
 1170 0010 01D1     		bne	.L49
 1171              		.loc 2 1872 71 is_stmt 0 discriminator 1
 1172 0012 0123     		movs	r3, #1
 1173              		.loc 2 1872 71
 1174 0014 00E0     		b	.L51
 1175              	.L49:
 1176              		.loc 2 1872 71 discriminator 2
 1177 0016 0023     		movs	r3, #0
 1178              	.L51:
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1179              		.loc 2 1873 1 is_stmt 1
 1180 0018 1846     		mov	r0, r3
 1181 001a BD46     		mov	sp, r7
 1182              	.LCFI110:
 1183              		.cfi_def_cfa_register 13
 1184              		@ sp needed
 1185 001c 5DF8047B 		ldr	r7, [sp], #4
 1186              	.LCFI111:
 1187              		.cfi_restore 7
 1188              		.cfi_def_cfa_offset 0
 1189 0020 7047     		bx	lr
 1190              		.cfi_endproc
 1191              	.LFE537:
 1193              		.section	.text.LL_RCC_MSI_DisablePLLMode,"ax",%progbits
 1194              		.align	1
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	LL_RCC_MSI_DisablePLLMode:
 1200              	.LFB539:
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI PLL-mode (Hardware auto calibration with LSE)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 54


1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled)
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       and ready (LSERDY set by hardware)
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note hardware protection to avoid enabling MSIPLLEN if LSE is not
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       ready
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI-PLL mode
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note cleared by hardware when LSE is disabled (LSEON = 0) or when
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Clock Security System on LSE detects a LSE failure
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_DisablePLLMode
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1201              		.loc 2 1897 1
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 1, uses_anonymous_args = 0
 1205              		@ link register save eliminated.
 1206 0000 80B4     		push	{r7}
 1207              	.LCFI112:
 1208              		.cfi_def_cfa_offset 4
 1209              		.cfi_offset 7, -4
 1210 0002 00AF     		add	r7, sp, #0
 1211              	.LCFI113:
 1212              		.cfi_def_cfa_register 7
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 1213              		.loc 2 1898 3
 1214 0004 4FF0B043 		mov	r3, #1476395008
 1215 0008 1B68     		ldr	r3, [r3]
 1216 000a 4FF0B042 		mov	r2, #1476395008
 1217 000e 23F00403 		bic	r3, r3, #4
 1218 0012 1360     		str	r3, [r2]
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1219              		.loc 2 1899 1
 1220 0014 00BF     		nop
 1221 0016 BD46     		mov	sp, r7
 1222              	.LCFI114:
 1223              		.cfi_def_cfa_register 13
 1224              		@ sp needed
 1225 0018 5DF8047B 		ldr	r7, [sp], #4
 1226              	.LCFI115:
 1227              		.cfi_restore 7
 1228              		.cfi_def_cfa_offset 0
 1229 001c 7047     		bx	lr
 1230              		.cfi_endproc
 1231              	.LFE539:
 1233              		.section	.text.LL_RCC_MSI_SetRange,"ax",%progbits
 1234              		.align	1
 1235              		.syntax unified
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 55


 1236              		.thumb
 1237              		.thumb_func
 1239              	LL_RCC_MSI_SetRange:
 1240              	.LFB540:
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_SetRange
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1241              		.loc 2 1921 1
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 8
 1244              		@ frame_needed = 1, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246 0000 80B4     		push	{r7}
 1247              	.LCFI116:
 1248              		.cfi_def_cfa_offset 4
 1249              		.cfi_offset 7, -4
 1250 0002 83B0     		sub	sp, sp, #12
 1251              	.LCFI117:
 1252              		.cfi_def_cfa_offset 16
 1253 0004 00AF     		add	r7, sp, #0
 1254              	.LCFI118:
 1255              		.cfi_def_cfa_register 7
 1256 0006 7860     		str	r0, [r7, #4]
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 1257              		.loc 2 1922 3
 1258 0008 4FF0B043 		mov	r3, #1476395008
 1259 000c 1B68     		ldr	r3, [r3]
 1260 000e 23F0F002 		bic	r2, r3, #240
 1261 0012 4FF0B041 		mov	r1, #1476395008
 1262 0016 7B68     		ldr	r3, [r7, #4]
 1263 0018 1343     		orrs	r3, r3, r2
 1264 001a 0B60     		str	r3, [r1]
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1265              		.loc 2 1923 1
 1266 001c 00BF     		nop
 1267 001e 0C37     		adds	r7, r7, #12
 1268              	.LCFI119:
 1269              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 56


 1270 0020 BD46     		mov	sp, r7
 1271              	.LCFI120:
 1272              		.cfi_def_cfa_register 13
 1273              		@ sp needed
 1274 0022 5DF8047B 		ldr	r7, [sp], #4
 1275              	.LCFI121:
 1276              		.cfi_restore 7
 1277              		.cfi_def_cfa_offset 0
 1278 0026 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE540:
 1282              		.section	.text.LL_RCC_MSI_GetRange,"ax",%progbits
 1283              		.align	1
 1284              		.syntax unified
 1285              		.thumb
 1286              		.thumb_func
 1288              	LL_RCC_MSI_GetRange:
 1289              	.LFB541:
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_GetRange
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1290              		.loc 2 1943 1
 1291              		.cfi_startproc
 1292              		@ args = 0, pretend = 0, frame = 8
 1293              		@ frame_needed = 1, uses_anonymous_args = 0
 1294              		@ link register save eliminated.
 1295 0000 80B4     		push	{r7}
 1296              	.LCFI122:
 1297              		.cfi_def_cfa_offset 4
 1298              		.cfi_offset 7, -4
 1299 0002 83B0     		sub	sp, sp, #12
 1300              	.LCFI123:
 1301              		.cfi_def_cfa_offset 16
 1302 0004 00AF     		add	r7, sp, #0
 1303              	.LCFI124:
 1304              		.cfi_def_cfa_register 7
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 1305              		.loc 2 1944 23
 1306 0006 4FF0B043 		mov	r3, #1476395008
 1307 000a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 57


 1308              		.loc 2 1944 12
 1309 000c 03F0F003 		and	r3, r3, #240
 1310 0010 7B60     		str	r3, [r7, #4]
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (msiRange > LL_RCC_MSIRANGE_11)
 1311              		.loc 2 1945 6
 1312 0012 7B68     		ldr	r3, [r7, #4]
 1313 0014 B02B     		cmp	r3, #176
 1314 0016 01D9     		bls	.L55
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     msiRange = LL_RCC_MSIRANGE_11;
 1315              		.loc 2 1947 14
 1316 0018 B023     		movs	r3, #176
 1317 001a 7B60     		str	r3, [r7, #4]
 1318              	.L55:
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return msiRange;
 1319              		.loc 2 1949 10
 1320 001c 7B68     		ldr	r3, [r7, #4]
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1321              		.loc 2 1950 1
 1322 001e 1846     		mov	r0, r3
 1323 0020 0C37     		adds	r7, r7, #12
 1324              	.LCFI125:
 1325              		.cfi_def_cfa_offset 4
 1326 0022 BD46     		mov	sp, r7
 1327              	.LCFI126:
 1328              		.cfi_def_cfa_register 13
 1329              		@ sp needed
 1330 0024 5DF8047B 		ldr	r7, [sp], #4
 1331              	.LCFI127:
 1332              		.cfi_restore 7
 1333              		.cfi_def_cfa_offset 0
 1334 0028 7047     		bx	lr
 1335              		.cfi_endproc
 1336              	.LFE541:
 1338              		.section	.text.LL_RCC_MSI_SetCalibTrimming,"ax",%progbits
 1339              		.align	1
 1340              		.syntax unified
 1341              		.thumb
 1342              		.thumb_func
 1344              	LL_RCC_MSI_SetCalibTrimming:
 1345              	.LFB543:
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 255
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 58


1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 255
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1346              		.loc 2 1973 1
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 8
 1349              		@ frame_needed = 1, uses_anonymous_args = 0
 1350              		@ link register save eliminated.
 1351 0000 80B4     		push	{r7}
 1352              	.LCFI128:
 1353              		.cfi_def_cfa_offset 4
 1354              		.cfi_offset 7, -4
 1355 0002 83B0     		sub	sp, sp, #12
 1356              	.LCFI129:
 1357              		.cfi_def_cfa_offset 16
 1358 0004 00AF     		add	r7, sp, #0
 1359              	.LCFI130:
 1360              		.cfi_def_cfa_register 7
 1361 0006 7860     		str	r0, [r7, #4]
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 1362              		.loc 2 1974 3
 1363 0008 4FF0B043 		mov	r3, #1476395008
 1364 000c 5B68     		ldr	r3, [r3, #4]
 1365 000e 23F47F42 		bic	r2, r3, #65280
 1366 0012 7B68     		ldr	r3, [r7, #4]
 1367 0014 1B02     		lsls	r3, r3, #8
 1368 0016 4FF0B041 		mov	r1, #1476395008
 1369 001a 1343     		orrs	r3, r3, r2
 1370 001c 4B60     		str	r3, [r1, #4]
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1371              		.loc 2 1975 1
 1372 001e 00BF     		nop
 1373 0020 0C37     		adds	r7, r7, #12
 1374              	.LCFI131:
 1375              		.cfi_def_cfa_offset 4
 1376 0022 BD46     		mov	sp, r7
 1377              	.LCFI132:
 1378              		.cfi_def_cfa_register 13
 1379              		@ sp needed
 1380 0024 5DF8047B 		ldr	r7, [sp], #4
 1381              	.LCFI133:
 1382              		.cfi_restore 7
 1383              		.cfi_def_cfa_offset 0
 1384 0028 7047     		bx	lr
 1385              		.cfi_endproc
 1386              	.LFE543:
 1388              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 1389              		.align	1
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1394              	LL_RCC_SetSysClkSource:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 59


 1395              	.LFB549:
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 0 and 255
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Low speed clock
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Low speed clock
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Low speed clock selection
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 60


2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the system clock source
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1396              		.loc 2 2059 1
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 8
 1399              		@ frame_needed = 1, uses_anonymous_args = 0
 1400              		@ link register save eliminated.
 1401 0000 80B4     		push	{r7}
 1402              	.LCFI134:
 1403              		.cfi_def_cfa_offset 4
 1404              		.cfi_offset 7, -4
 1405 0002 83B0     		sub	sp, sp, #12
 1406              	.LCFI135:
 1407              		.cfi_def_cfa_offset 16
 1408 0004 00AF     		add	r7, sp, #0
 1409              	.LCFI136:
 1410              		.cfi_def_cfa_register 7
 1411 0006 7860     		str	r0, [r7, #4]
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 1412              		.loc 2 2060 3
 1413 0008 4FF0B043 		mov	r3, #1476395008
 1414 000c 9B68     		ldr	r3, [r3, #8]
 1415 000e 23F00302 		bic	r2, r3, #3
 1416 0012 4FF0B041 		mov	r1, #1476395008
 1417 0016 7B68     		ldr	r3, [r7, #4]
 1418 0018 1343     		orrs	r3, r3, r2
 1419 001a 8B60     		str	r3, [r1, #8]
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1420              		.loc 2 2061 1
 1421 001c 00BF     		nop
 1422 001e 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 61


 1423              	.LCFI137:
 1424              		.cfi_def_cfa_offset 4
 1425 0020 BD46     		mov	sp, r7
 1426              	.LCFI138:
 1427              		.cfi_def_cfa_register 13
 1428              		@ sp needed
 1429 0022 5DF8047B 		ldr	r7, [sp], #4
 1430              	.LCFI139:
 1431              		.cfi_restore 7
 1432              		.cfi_def_cfa_offset 0
 1433 0026 7047     		bx	lr
 1434              		.cfi_endproc
 1435              	.LFE549:
 1437              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 1438              		.align	1
 1439              		.syntax unified
 1440              		.thumb
 1441              		.thumb_func
 1443              	LL_RCC_GetSysClkSource:
 1444              	.LFB550:
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the system clock source
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1445              		.loc 2 2073 1
 1446              		.cfi_startproc
 1447              		@ args = 0, pretend = 0, frame = 0
 1448              		@ frame_needed = 1, uses_anonymous_args = 0
 1449              		@ link register save eliminated.
 1450 0000 80B4     		push	{r7}
 1451              	.LCFI140:
 1452              		.cfi_def_cfa_offset 4
 1453              		.cfi_offset 7, -4
 1454 0002 00AF     		add	r7, sp, #0
 1455              	.LCFI141:
 1456              		.cfi_def_cfa_register 7
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 1457              		.loc 2 2074 21
 1458 0004 4FF0B043 		mov	r3, #1476395008
 1459 0008 9B68     		ldr	r3, [r3, #8]
 1460              		.loc 2 2074 10
 1461 000a 03F00C03 		and	r3, r3, #12
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1462              		.loc 2 2075 1
 1463 000e 1846     		mov	r0, r3
 1464 0010 BD46     		mov	sp, r7
 1465              	.LCFI142:
 1466              		.cfi_def_cfa_register 13
 1467              		@ sp needed
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 62


 1468 0012 5DF8047B 		ldr	r7, [sp], #4
 1469              	.LCFI143:
 1470              		.cfi_restore 7
 1471              		.cfi_def_cfa_offset 0
 1472 0016 7047     		bx	lr
 1473              		.cfi_endproc
 1474              	.LFE550:
 1476              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 1477              		.align	1
 1478              		.syntax unified
 1479              		.thumb
 1480              		.thumb_func
 1482              	LL_RCC_SetAHBPrescaler:
 1483              	.LFB555:
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the RF clock source
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         RFCSS           LL_RCC_GetRFClockSource
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSI
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSE_DIV2
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFClockSource(void)
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_RFCSS));
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RF Wakeup Clock Source
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_SetRFWKPClockSource
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI (*)
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRFWKPClockSource(uint32_t Source)
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RF Wakeup Clock Source
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_GetRFWKPClockSource
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI (*)
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFWKPClockSource(void)
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 63


2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Radio System is reset.
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          RFRSTS       LL_RCC_IsRFUnderReset
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsRFUnderReset(void)
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTS) == (RCC_CSR_RFRSTS)) ? 1UL : 0UL);
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB prescaler
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1484              		.loc 2 2153 1
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 8
 1487              		@ frame_needed = 1, uses_anonymous_args = 0
 1488              		@ link register save eliminated.
 1489 0000 80B4     		push	{r7}
 1490              	.LCFI144:
 1491              		.cfi_def_cfa_offset 4
 1492              		.cfi_offset 7, -4
 1493 0002 83B0     		sub	sp, sp, #12
 1494              	.LCFI145:
 1495              		.cfi_def_cfa_offset 16
 1496 0004 00AF     		add	r7, sp, #0
 1497              	.LCFI146:
 1498              		.cfi_def_cfa_register 7
 1499 0006 7860     		str	r0, [r7, #4]
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 1500              		.loc 2 2154 3
 1501 0008 4FF0B043 		mov	r3, #1476395008
 1502 000c 9B68     		ldr	r3, [r3, #8]
 1503 000e 23F0F002 		bic	r2, r3, #240
 1504 0012 4FF0B041 		mov	r1, #1476395008
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 64


 1505 0016 7B68     		ldr	r3, [r7, #4]
 1506 0018 1343     		orrs	r3, r3, r2
 1507 001a 8B60     		str	r3, [r1, #8]
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1508              		.loc 2 2155 1
 1509 001c 00BF     		nop
 1510 001e 0C37     		adds	r7, r7, #12
 1511              	.LCFI147:
 1512              		.cfi_def_cfa_offset 4
 1513 0020 BD46     		mov	sp, r7
 1514              	.LCFI148:
 1515              		.cfi_def_cfa_register 13
 1516              		@ sp needed
 1517 0022 5DF8047B 		ldr	r7, [sp], #4
 1518              	.LCFI149:
 1519              		.cfi_restore 7
 1520              		.cfi_def_cfa_offset 0
 1521 0026 7047     		bx	lr
 1522              		.cfi_endproc
 1523              	.LFE555:
 1525              		.section	.text.LL_C2_RCC_SetAHBPrescaler,"ax",%progbits
 1526              		.align	1
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1531              	LL_C2_RCC_SetAHBPrescaler:
 1532              	.LFB556:
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set CPU2 AHB prescaler
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_SetAHBPrescaler
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1533              		.loc 2 2178 1
 1534              		.cfi_startproc
 1535              		@ args = 0, pretend = 0, frame = 8
 1536              		@ frame_needed = 1, uses_anonymous_args = 0
 1537              		@ link register save eliminated.
 1538 0000 80B4     		push	{r7}
 1539              	.LCFI150:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 65


 1540              		.cfi_def_cfa_offset 4
 1541              		.cfi_offset 7, -4
 1542 0002 83B0     		sub	sp, sp, #12
 1543              	.LCFI151:
 1544              		.cfi_def_cfa_offset 16
 1545 0004 00AF     		add	r7, sp, #0
 1546              	.LCFI152:
 1547              		.cfi_def_cfa_register 7
 1548 0006 7860     		str	r0, [r7, #4]
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 1549              		.loc 2 2179 3
 1550 0008 4FF0B043 		mov	r3, #1476395008
 1551 000c D3F80831 		ldr	r3, [r3, #264]
 1552 0010 23F0F002 		bic	r2, r3, #240
 1553 0014 4FF0B041 		mov	r1, #1476395008
 1554 0018 7B68     		ldr	r3, [r7, #4]
 1555 001a 1343     		orrs	r3, r3, r2
 1556 001c C1F80831 		str	r3, [r1, #264]
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1557              		.loc 2 2180 1
 1558 0020 00BF     		nop
 1559 0022 0C37     		adds	r7, r7, #12
 1560              	.LCFI153:
 1561              		.cfi_def_cfa_offset 4
 1562 0024 BD46     		mov	sp, r7
 1563              	.LCFI154:
 1564              		.cfi_def_cfa_register 13
 1565              		@ sp needed
 1566 0026 5DF8047B 		ldr	r7, [sp], #4
 1567              	.LCFI155:
 1568              		.cfi_restore 7
 1569              		.cfi_def_cfa_offset 0
 1570 002a 7047     		bx	lr
 1571              		.cfi_endproc
 1572              	.LFE556:
 1574              		.section	.text.LL_RCC_SetAHB4Prescaler,"ax",%progbits
 1575              		.align	1
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1580              	LL_RCC_SetAHB4Prescaler:
 1581              	.LFB557:
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB4 prescaler
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_SetAHB4Prescaler
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 66


2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1582              		.loc 2 2203 1
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 8
 1585              		@ frame_needed = 1, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 1587 0000 80B4     		push	{r7}
 1588              	.LCFI156:
 1589              		.cfi_def_cfa_offset 4
 1590              		.cfi_offset 7, -4
 1591 0002 83B0     		sub	sp, sp, #12
 1592              	.LCFI157:
 1593              		.cfi_def_cfa_offset 16
 1594 0004 00AF     		add	r7, sp, #0
 1595              	.LCFI158:
 1596              		.cfi_def_cfa_register 7
 1597 0006 7860     		str	r0, [r7, #4]
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 1598              		.loc 2 2204 3
 1599 0008 4FF0B043 		mov	r3, #1476395008
 1600 000c D3F80831 		ldr	r3, [r3, #264]
 1601 0010 23F00F02 		bic	r2, r3, #15
 1602 0014 7B68     		ldr	r3, [r7, #4]
 1603 0016 1B09     		lsrs	r3, r3, #4
 1604 0018 4FF0B041 		mov	r1, #1476395008
 1605 001c 1343     		orrs	r3, r3, r2
 1606 001e C1F80831 		str	r3, [r1, #264]
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1607              		.loc 2 2205 1
 1608 0022 00BF     		nop
 1609 0024 0C37     		adds	r7, r7, #12
 1610              	.LCFI159:
 1611              		.cfi_def_cfa_offset 4
 1612 0026 BD46     		mov	sp, r7
 1613              	.LCFI160:
 1614              		.cfi_def_cfa_register 13
 1615              		@ sp needed
 1616 0028 5DF8047B 		ldr	r7, [sp], #4
 1617              	.LCFI161:
 1618              		.cfi_restore 7
 1619              		.cfi_def_cfa_offset 0
 1620 002c 7047     		bx	lr
 1621              		.cfi_endproc
 1622              	.LFE557:
 1624              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 1625              		.align	1
 1626              		.syntax unified
 1627              		.thumb
 1628              		.thumb_func
 1630              	LL_RCC_SetAPB1Prescaler:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 67


 1631              	.LFB558:
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB1 prescaler
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1632              		.loc 2 2219 1
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 8
 1635              		@ frame_needed = 1, uses_anonymous_args = 0
 1636              		@ link register save eliminated.
 1637 0000 80B4     		push	{r7}
 1638              	.LCFI162:
 1639              		.cfi_def_cfa_offset 4
 1640              		.cfi_offset 7, -4
 1641 0002 83B0     		sub	sp, sp, #12
 1642              	.LCFI163:
 1643              		.cfi_def_cfa_offset 16
 1644 0004 00AF     		add	r7, sp, #0
 1645              	.LCFI164:
 1646              		.cfi_def_cfa_register 7
 1647 0006 7860     		str	r0, [r7, #4]
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 1648              		.loc 2 2220 3
 1649 0008 4FF0B043 		mov	r3, #1476395008
 1650 000c 9B68     		ldr	r3, [r3, #8]
 1651 000e 23F4E062 		bic	r2, r3, #1792
 1652 0012 4FF0B041 		mov	r1, #1476395008
 1653 0016 7B68     		ldr	r3, [r7, #4]
 1654 0018 1343     		orrs	r3, r3, r2
 1655 001a 8B60     		str	r3, [r1, #8]
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1656              		.loc 2 2221 1
 1657 001c 00BF     		nop
 1658 001e 0C37     		adds	r7, r7, #12
 1659              	.LCFI165:
 1660              		.cfi_def_cfa_offset 4
 1661 0020 BD46     		mov	sp, r7
 1662              	.LCFI166:
 1663              		.cfi_def_cfa_register 13
 1664              		@ sp needed
 1665 0022 5DF8047B 		ldr	r7, [sp], #4
 1666              	.LCFI167:
 1667              		.cfi_restore 7
 1668              		.cfi_def_cfa_offset 0
 1669 0026 7047     		bx	lr
 1670              		.cfi_endproc
 1671              	.LFE558:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 68


 1673              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 1674              		.align	1
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1679              	LL_RCC_SetAPB2Prescaler:
 1680              	.LFB559:
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB2 prescaler
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1681              		.loc 2 2235 1
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 8
 1684              		@ frame_needed = 1, uses_anonymous_args = 0
 1685              		@ link register save eliminated.
 1686 0000 80B4     		push	{r7}
 1687              	.LCFI168:
 1688              		.cfi_def_cfa_offset 4
 1689              		.cfi_offset 7, -4
 1690 0002 83B0     		sub	sp, sp, #12
 1691              	.LCFI169:
 1692              		.cfi_def_cfa_offset 16
 1693 0004 00AF     		add	r7, sp, #0
 1694              	.LCFI170:
 1695              		.cfi_def_cfa_register 7
 1696 0006 7860     		str	r0, [r7, #4]
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 1697              		.loc 2 2236 3
 1698 0008 4FF0B043 		mov	r3, #1476395008
 1699 000c 9B68     		ldr	r3, [r3, #8]
 1700 000e 23F46052 		bic	r2, r3, #14336
 1701 0012 4FF0B041 		mov	r1, #1476395008
 1702 0016 7B68     		ldr	r3, [r7, #4]
 1703 0018 1343     		orrs	r3, r3, r2
 1704 001a 8B60     		str	r3, [r1, #8]
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1705              		.loc 2 2237 1
 1706 001c 00BF     		nop
 1707 001e 0C37     		adds	r7, r7, #12
 1708              	.LCFI171:
 1709              		.cfi_def_cfa_offset 4
 1710 0020 BD46     		mov	sp, r7
 1711              	.LCFI172:
 1712              		.cfi_def_cfa_register 13
 1713              		@ sp needed
 1714 0022 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 69


 1715              	.LCFI173:
 1716              		.cfi_restore 7
 1717              		.cfi_def_cfa_offset 0
 1718 0026 7047     		bx	lr
 1719              		.cfi_endproc
 1720              	.LFE559:
 1722              		.section	.text.LL_RCC_GetAHBPrescaler,"ax",%progbits
 1723              		.align	1
 1724              		.syntax unified
 1725              		.thumb
 1726              		.thumb_func
 1728              	LL_RCC_GetAHBPrescaler:
 1729              	.LFB560:
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB prescaler
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
2259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1730              		.loc 2 2259 1
 1731              		.cfi_startproc
 1732              		@ args = 0, pretend = 0, frame = 0
 1733              		@ frame_needed = 1, uses_anonymous_args = 0
 1734              		@ link register save eliminated.
 1735 0000 80B4     		push	{r7}
 1736              	.LCFI174:
 1737              		.cfi_def_cfa_offset 4
 1738              		.cfi_offset 7, -4
 1739 0002 00AF     		add	r7, sp, #0
 1740              	.LCFI175:
 1741              		.cfi_def_cfa_register 7
2260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 1742              		.loc 2 2260 21
 1743 0004 4FF0B043 		mov	r3, #1476395008
 1744 0008 9B68     		ldr	r3, [r3, #8]
 1745              		.loc 2 2260 10
 1746 000a 03F0F003 		and	r3, r3, #240
2261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1747              		.loc 2 2261 1
 1748 000e 1846     		mov	r0, r3
 1749 0010 BD46     		mov	sp, r7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 70


 1750              	.LCFI176:
 1751              		.cfi_def_cfa_register 13
 1752              		@ sp needed
 1753 0012 5DF8047B 		ldr	r7, [sp], #4
 1754              	.LCFI177:
 1755              		.cfi_restore 7
 1756              		.cfi_def_cfa_offset 0
 1757 0016 7047     		bx	lr
 1758              		.cfi_endproc
 1759              	.LFE560:
 1761              		.section	.text.LL_C2_RCC_GetAHBPrescaler,"ax",%progbits
 1762              		.align	1
 1763              		.syntax unified
 1764              		.thumb
 1765              		.thumb_func
 1767              	LL_C2_RCC_GetAHBPrescaler:
 1768              	.LFB561:
2262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get C2 AHB prescaler
2265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_GetAHBPrescaler
2266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
2283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1769              		.loc 2 2283 1
 1770              		.cfi_startproc
 1771              		@ args = 0, pretend = 0, frame = 0
 1772              		@ frame_needed = 1, uses_anonymous_args = 0
 1773              		@ link register save eliminated.
 1774 0000 80B4     		push	{r7}
 1775              	.LCFI178:
 1776              		.cfi_def_cfa_offset 4
 1777              		.cfi_offset 7, -4
 1778 0002 00AF     		add	r7, sp, #0
 1779              	.LCFI179:
 1780              		.cfi_def_cfa_register 7
2284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 1781              		.loc 2 2284 21
 1782 0004 4FF0B043 		mov	r3, #1476395008
 1783 0008 D3F80831 		ldr	r3, [r3, #264]
 1784              		.loc 2 2284 10
 1785 000c 03F0F003 		and	r3, r3, #240
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 71


2285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1786              		.loc 2 2285 1
 1787 0010 1846     		mov	r0, r3
 1788 0012 BD46     		mov	sp, r7
 1789              	.LCFI180:
 1790              		.cfi_def_cfa_register 13
 1791              		@ sp needed
 1792 0014 5DF8047B 		ldr	r7, [sp], #4
 1793              	.LCFI181:
 1794              		.cfi_restore 7
 1795              		.cfi_def_cfa_offset 0
 1796 0018 7047     		bx	lr
 1797              		.cfi_endproc
 1798              	.LFE561:
 1800              		.section	.text.LL_RCC_GetAHB4Prescaler,"ax",%progbits
 1801              		.align	1
 1802              		.syntax unified
 1803              		.thumb
 1804              		.thumb_func
 1806              	LL_RCC_GetAHB4Prescaler:
 1807              	.LFB562:
2286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB4 prescaler
2289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_GetAHB4Prescaler
2290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
2307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1808              		.loc 2 2307 1
 1809              		.cfi_startproc
 1810              		@ args = 0, pretend = 0, frame = 0
 1811              		@ frame_needed = 1, uses_anonymous_args = 0
 1812              		@ link register save eliminated.
 1813 0000 80B4     		push	{r7}
 1814              	.LCFI182:
 1815              		.cfi_def_cfa_offset 4
 1816              		.cfi_offset 7, -4
 1817 0002 00AF     		add	r7, sp, #0
 1818              	.LCFI183:
 1819              		.cfi_def_cfa_register 7
2308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 1820              		.loc 2 2308 21
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 72


 1821 0004 4FF0B043 		mov	r3, #1476395008
 1822 0008 D3F80831 		ldr	r3, [r3, #264]
 1823              		.loc 2 2308 10
 1824 000c 1B01     		lsls	r3, r3, #4
 1825 000e 03F0F003 		and	r3, r3, #240
2309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1826              		.loc 2 2309 1
 1827 0012 1846     		mov	r0, r3
 1828 0014 BD46     		mov	sp, r7
 1829              	.LCFI184:
 1830              		.cfi_def_cfa_register 13
 1831              		@ sp needed
 1832 0016 5DF8047B 		ldr	r7, [sp], #4
 1833              	.LCFI185:
 1834              		.cfi_restore 7
 1835              		.cfi_def_cfa_offset 0
 1836 001a 7047     		bx	lr
 1837              		.cfi_endproc
 1838              	.LFE562:
 1840              		.section	.text.LL_RCC_GetAPB1Prescaler,"ax",%progbits
 1841              		.align	1
 1842              		.syntax unified
 1843              		.thumb
 1844              		.thumb_func
 1846              	LL_RCC_GetAPB1Prescaler:
 1847              	.LFB563:
2310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB1 prescaler
2313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
2314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
2322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1848              		.loc 2 2322 1
 1849              		.cfi_startproc
 1850              		@ args = 0, pretend = 0, frame = 0
 1851              		@ frame_needed = 1, uses_anonymous_args = 0
 1852              		@ link register save eliminated.
 1853 0000 80B4     		push	{r7}
 1854              	.LCFI186:
 1855              		.cfi_def_cfa_offset 4
 1856              		.cfi_offset 7, -4
 1857 0002 00AF     		add	r7, sp, #0
 1858              	.LCFI187:
 1859              		.cfi_def_cfa_register 7
2323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 1860              		.loc 2 2323 21
 1861 0004 4FF0B043 		mov	r3, #1476395008
 1862 0008 9B68     		ldr	r3, [r3, #8]
 1863              		.loc 2 2323 10
 1864 000a 03F4E063 		and	r3, r3, #1792
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 73


2324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1865              		.loc 2 2324 1
 1866 000e 1846     		mov	r0, r3
 1867 0010 BD46     		mov	sp, r7
 1868              	.LCFI188:
 1869              		.cfi_def_cfa_register 13
 1870              		@ sp needed
 1871 0012 5DF8047B 		ldr	r7, [sp], #4
 1872              	.LCFI189:
 1873              		.cfi_restore 7
 1874              		.cfi_def_cfa_offset 0
 1875 0016 7047     		bx	lr
 1876              		.cfi_endproc
 1877              	.LFE563:
 1879              		.section	.text.LL_RCC_GetAPB2Prescaler,"ax",%progbits
 1880              		.align	1
 1881              		.syntax unified
 1882              		.thumb
 1883              		.thumb_func
 1885              	LL_RCC_GetAPB2Prescaler:
 1886              	.LFB564:
2325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB2 prescaler
2328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
2329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
2337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1887              		.loc 2 2337 1
 1888              		.cfi_startproc
 1889              		@ args = 0, pretend = 0, frame = 0
 1890              		@ frame_needed = 1, uses_anonymous_args = 0
 1891              		@ link register save eliminated.
 1892 0000 80B4     		push	{r7}
 1893              	.LCFI190:
 1894              		.cfi_def_cfa_offset 4
 1895              		.cfi_offset 7, -4
 1896 0002 00AF     		add	r7, sp, #0
 1897              	.LCFI191:
 1898              		.cfi_def_cfa_register 7
2338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 1899              		.loc 2 2338 21
 1900 0004 4FF0B043 		mov	r3, #1476395008
 1901 0008 9B68     		ldr	r3, [r3, #8]
 1902              		.loc 2 2338 10
 1903 000a 03F46053 		and	r3, r3, #14336
2339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1904              		.loc 2 2339 1
 1905 000e 1846     		mov	r0, r3
 1906 0010 BD46     		mov	sp, r7
 1907              	.LCFI192:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 74


 1908              		.cfi_def_cfa_register 13
 1909              		@ sp needed
 1910 0012 5DF8047B 		ldr	r7, [sp], #4
 1911              	.LCFI193:
 1912              		.cfi_restore 7
 1913              		.cfi_def_cfa_offset 0
 1914 0016 7047     		bx	lr
 1915              		.cfi_endproc
 1916              	.LFE564:
 1918              		.section	.text.LL_RCC_ConfigMCO,"ax",%progbits
 1919              		.align	1
 1920              		.syntax unified
 1921              		.thumb
 1922              		.thumb_func
 1924              	LL_RCC_ConfigMCO:
 1925              	.LFB572:
2340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
2343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
2344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
2345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
2350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
2352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
2356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
2357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
2362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
2364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
2371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_SMPS SMPS
2372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SMPS step down converter clock source
2376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR        SMPSSEL     LL_RCC_SetSMPSClockSource
2377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SMPSSource This parameter can be one of the following values:
2378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI (*)
2380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 75


2381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   The system must always be configured so as to get a SMPS Step Down
2382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         converter clock frequency between 2 MHz and 8 MHz
2383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) The MSI shall only be selected as SMPS Step Down converter
2384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          clock source when a supported SMPS Step Down converter clock
2385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11)
2386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource)
2389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
2391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source selection
2395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSEL           LL_RCC_GetSMPSClockSelection
2396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI
2399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
2400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSelection(void)
2402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL));
2404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source
2409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSWS           LL_RCC_GetSMPSClockSource
2410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSI
2412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_MSI
2413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSE
2414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK
2415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSource(void)
2417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
2419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set SMPS prescaler
2423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_SetSMPSPrescaler
2424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSPrescaler(uint32_t Prescaler)
2432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
2434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SMPS prescaler
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 76


2438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_GetSMPSPrescaler
2439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSPrescaler(void)
2446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
2448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_SMPS_SUPPORT */
2454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
2456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure MCOx
2461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
2462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
2463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
2464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
2465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
2466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
2467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
2468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
2469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
2470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
2471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI1
2472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI2
2473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
2474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB
2475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
2476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
2477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
2478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
2479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
2480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
2481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
2485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1926              		.loc 2 2485 1
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 8
 1929              		@ frame_needed = 1, uses_anonymous_args = 0
 1930              		@ link register save eliminated.
 1931 0000 80B4     		push	{r7}
 1932              	.LCFI194:
 1933              		.cfi_def_cfa_offset 4
 1934              		.cfi_offset 7, -4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 77


 1935 0002 83B0     		sub	sp, sp, #12
 1936              	.LCFI195:
 1937              		.cfi_def_cfa_offset 16
 1938 0004 00AF     		add	r7, sp, #0
 1939              	.LCFI196:
 1940              		.cfi_def_cfa_register 7
 1941 0006 7860     		str	r0, [r7, #4]
 1942 0008 3960     		str	r1, [r7]
2486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 1943              		.loc 2 2486 3
 1944 000a 4FF0B043 		mov	r3, #1476395008
 1945 000e 9B68     		ldr	r3, [r3, #8]
 1946 0010 23F0FE42 		bic	r2, r3, #2130706432
 1947 0014 7968     		ldr	r1, [r7, #4]
 1948 0016 3B68     		ldr	r3, [r7]
 1949 0018 0B43     		orrs	r3, r3, r1
 1950 001a 4FF0B041 		mov	r1, #1476395008
 1951 001e 1343     		orrs	r3, r3, r2
 1952 0020 8B60     		str	r3, [r1, #8]
2487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1953              		.loc 2 2487 1
 1954 0022 00BF     		nop
 1955 0024 0C37     		adds	r7, r7, #12
 1956              	.LCFI197:
 1957              		.cfi_def_cfa_offset 4
 1958 0026 BD46     		mov	sp, r7
 1959              	.LCFI198:
 1960              		.cfi_def_cfa_register 13
 1961              		@ sp needed
 1962 0028 5DF8047B 		ldr	r7, [sp], #4
 1963              	.LCFI199:
 1964              		.cfi_restore 7
 1965              		.cfi_def_cfa_offset 0
 1966 002c 7047     		bx	lr
 1967              		.cfi_endproc
 1968              	.LFE572:
 1970              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 1971              		.align	1
 1972              		.syntax unified
 1973              		.thumb
 1974              		.thumb_func
 1976              	LL_RCC_PLL_Enable:
 1977              	.LFB599:
2488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
2494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USARTx clock source
2499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_SetUSARTClockSource
2500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
2501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 78


2502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
2508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
2510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
2515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
2516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
2517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
2524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
2526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
2528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
2531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
2532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
2533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
2543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
2545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
2549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
2550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
2551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 79


2559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
2562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
2564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SAIx clock source
2569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
2570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
2571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
2574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
2575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
2578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
2580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
2582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In case of CLK48 clock selected, it must be configured first thanks to LL_RCC_SetCLK48Clo
2586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_SetRNGClockSource
2587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
2594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
2596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure CLK48 clock source
2600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetCLK48ClockSource
2601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCLK48ClockSource(uint32_t CLK48xSource)
2610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
2612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 80


2616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USB clock source
2617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
2618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
2619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
2626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetCLK48ClockSource(USBxSource);
2628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USB */
2630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Allow to configure the overall RNG Clock source, if CLK48 is selected as RNG
2634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****           Clock source, the CLK48xSource has to be configured
2635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_ConfigRNGClockSource
2636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL    LL_RCC_ConfigRNGClockSource
2637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigRNGClockSource(uint32_t RNGxSource, uint32_t CLK48xSource)
2650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (RNGxSource == LL_RCC_RNG_CLKSOURCE_CLK48)
2652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
2653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     LL_RCC_SetCLK48ClockSource(CLK48xSource);
2654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
2655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetRNGClockSource(RNGxSource);
2656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure ADC clock source
2661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
2662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
2663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
2672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 81


2673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
2674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USARTx clock source
2679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_GetUSARTClockSource
2680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
2681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
2682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
2689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
2691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
2696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
2697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
2698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
2699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
2706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
2708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
2710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get I2Cx clock source
2713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
2714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
2715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
2716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
2717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
2727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
2729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 82


2730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
2733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
2734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
2735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
2736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
2737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
2748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
2750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAIx clock source
2755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
2756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
2757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
2758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
2762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
2763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
2765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
2767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
2769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RNGx clock source
2772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_GetRNGClockSource
2773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
2774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
2775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
2781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
2783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get CLK48x clock source
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 83


2787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetCLK48ClockSource
2788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48x This parameter can be one of the following values:
2789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE
2790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCLK48ClockSource(uint32_t CLK48x)
2798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
2800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USBx clock source
2805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
2806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
2807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
2808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
2815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return LL_RCC_GetCLK48ClockSource(USBx);
2817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USB */
2819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get ADCx clock source
2822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
2823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
2825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
2836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 84


2844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
2849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
2850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
2851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable RTC
2880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable RTC
2890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 85


2901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL
2939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1978              		.loc 2 2943 1
 1979              		.cfi_startproc
 1980              		@ args = 0, pretend = 0, frame = 0
 1981              		@ frame_needed = 1, uses_anonymous_args = 0
 1982              		@ link register save eliminated.
 1983 0000 80B4     		push	{r7}
 1984              	.LCFI200:
 1985              		.cfi_def_cfa_offset 4
 1986              		.cfi_offset 7, -4
 1987 0002 00AF     		add	r7, sp, #0
 1988              	.LCFI201:
 1989              		.cfi_def_cfa_register 7
2944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 1990              		.loc 2 2944 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 86


 1991 0004 4FF0B043 		mov	r3, #1476395008
 1992 0008 1B68     		ldr	r3, [r3]
 1993 000a 4FF0B042 		mov	r2, #1476395008
 1994 000e 43F08073 		orr	r3, r3, #16777216
 1995 0012 1360     		str	r3, [r2]
2945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1996              		.loc 2 2945 1
 1997 0014 00BF     		nop
 1998 0016 BD46     		mov	sp, r7
 1999              	.LCFI202:
 2000              		.cfi_def_cfa_register 13
 2001              		@ sp needed
 2002 0018 5DF8047B 		ldr	r7, [sp], #4
 2003              	.LCFI203:
 2004              		.cfi_restore 7
 2005              		.cfi_def_cfa_offset 0
 2006 001c 7047     		bx	lr
 2007              		.cfi_endproc
 2008              	.LFE599:
 2010              		.section	.text.LL_RCC_PLL_Disable,"ax",%progbits
 2011              		.align	1
 2012              		.syntax unified
 2013              		.thumb
 2014              		.thumb_func
 2016              	LL_RCC_PLL_Disable:
 2017              	.LFB600:
2946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL
2949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2018              		.loc 2 2954 1
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 1, uses_anonymous_args = 0
 2022              		@ link register save eliminated.
 2023 0000 80B4     		push	{r7}
 2024              	.LCFI204:
 2025              		.cfi_def_cfa_offset 4
 2026              		.cfi_offset 7, -4
 2027 0002 00AF     		add	r7, sp, #0
 2028              	.LCFI205:
 2029              		.cfi_def_cfa_register 7
2955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 2030              		.loc 2 2955 3
 2031 0004 4FF0B043 		mov	r3, #1476395008
 2032 0008 1B68     		ldr	r3, [r3]
 2033 000a 4FF0B042 		mov	r2, #1476395008
 2034 000e 23F08073 		bic	r3, r3, #16777216
 2035 0012 1360     		str	r3, [r2]
2956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2036              		.loc 2 2956 1
 2037 0014 00BF     		nop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 87


 2038 0016 BD46     		mov	sp, r7
 2039              	.LCFI206:
 2040              		.cfi_def_cfa_register 13
 2041              		@ sp needed
 2042 0018 5DF8047B 		ldr	r7, [sp], #4
 2043              	.LCFI207:
 2044              		.cfi_restore 7
 2045              		.cfi_def_cfa_offset 0
 2046 001c 7047     		bx	lr
 2047              		.cfi_endproc
 2048              	.LFE600:
 2050              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 2051              		.align	1
 2052              		.syntax unified
 2053              		.thumb
 2054              		.thumb_func
 2056              	LL_RCC_PLL_IsReady:
 2057              	.LFB601:
2957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL Ready
2960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2058              		.loc 2 2964 1
 2059              		.cfi_startproc
 2060              		@ args = 0, pretend = 0, frame = 0
 2061              		@ frame_needed = 1, uses_anonymous_args = 0
 2062              		@ link register save eliminated.
 2063 0000 80B4     		push	{r7}
 2064              	.LCFI208:
 2065              		.cfi_def_cfa_offset 4
 2066              		.cfi_offset 7, -4
 2067 0002 00AF     		add	r7, sp, #0
 2068              	.LCFI209:
 2069              		.cfi_def_cfa_register 7
2965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 2070              		.loc 2 2965 12
 2071 0004 4FF0B043 		mov	r3, #1476395008
 2072 0008 1B68     		ldr	r3, [r3]
 2073 000a 03F00073 		and	r3, r3, #33554432
 2074              		.loc 2 2965 71
 2075 000e B3F1007F 		cmp	r3, #33554432
 2076 0012 01D1     		bne	.L80
 2077              		.loc 2 2965 71 is_stmt 0 discriminator 1
 2078 0014 0123     		movs	r3, #1
 2079              		.loc 2 2965 71
 2080 0016 00E0     		b	.L82
 2081              	.L80:
 2082              		.loc 2 2965 71 discriminator 2
 2083 0018 0023     		movs	r3, #0
 2084              	.L82:
2966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2085              		.loc 2 2966 1 is_stmt 1
 2086 001a 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 88


 2087 001c BD46     		mov	sp, r7
 2088              	.LCFI210:
 2089              		.cfi_def_cfa_register 13
 2090              		@ sp needed
 2091 001e 5DF8047B 		ldr	r7, [sp], #4
 2092              	.LCFI211:
 2093              		.cfi_restore 7
 2094              		.cfi_def_cfa_offset 0
 2095 0022 7047     		bx	lr
 2096              		.cfi_endproc
 2097              	.LFE601:
 2099              		.section	.text.LL_RCC_PLL_GetN,"ax",%progbits
 2100              		.align	1
 2101              		.syntax unified
 2102              		.thumb
 2103              		.thumb_func
 2105              	LL_RCC_PLL_GetN:
 2106              	.LFB606:
2967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
2972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
2973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
2980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
2992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
3003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 89


3006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SAI domain clock
3008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
3011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
3012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
3013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
3014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SAI
3015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 90


3063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
3073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
3076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
3077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
3078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
3079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_ADC
3080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 91


3120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
3137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
3140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
3142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
3143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
3144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
3145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
3174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 92


3177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
3178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
3179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
3180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
3182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2107              		.loc 2 3182 1
 2108              		.cfi_startproc
 2109              		@ args = 0, pretend = 0, frame = 0
 2110              		@ frame_needed = 1, uses_anonymous_args = 0
 2111              		@ link register save eliminated.
 2112 0000 80B4     		push	{r7}
 2113              	.LCFI212:
 2114              		.cfi_def_cfa_offset 4
 2115              		.cfi_offset 7, -4
 2116 0002 00AF     		add	r7, sp, #0
 2117              	.LCFI213:
 2118              		.cfi_def_cfa_register 7
3183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 2119              		.loc 2 3183 21
 2120 0004 4FF0B043 		mov	r3, #1476395008
 2121 0008 DB68     		ldr	r3, [r3, #12]
 2122              		.loc 2 3183 10
 2123 000a 1B0A     		lsrs	r3, r3, #8
 2124 000c 03F07F03 		and	r3, r3, #127
3184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2125              		.loc 2 3184 1
 2126 0010 1846     		mov	r0, r3
 2127 0012 BD46     		mov	sp, r7
 2128              	.LCFI214:
 2129              		.cfi_def_cfa_register 13
 2130              		@ sp needed
 2131 0014 5DF8047B 		ldr	r7, [sp], #4
 2132              	.LCFI215:
 2133              		.cfi_restore 7
 2134              		.cfi_def_cfa_offset 0
 2135 0018 7047     		bx	lr
 2136              		.cfi_endproc
 2137              	.LFE606:
 2139              		.section	.text.LL_RCC_PLL_GetR,"ax",%progbits
 2140              		.align	1
 2141              		.syntax unified
 2142              		.thumb
 2143              		.thumb_func
 2145              	LL_RCC_PLL_GetR:
 2146              	.LFB609:
3185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
3188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   used for PLLSAI1CLK (SAI1 clock)
3189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
3190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 93


3196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
3224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
3226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
3230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLL48MCLK selected for USB, RNG (48 MHz clock)
3231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
3232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
3242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
3244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
3248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLCLK (system clock)
3249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
3250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
3252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 94


3253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
3254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
3255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
3256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
3257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
3258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
3260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2147              		.loc 2 3260 1
 2148              		.cfi_startproc
 2149              		@ args = 0, pretend = 0, frame = 0
 2150              		@ frame_needed = 1, uses_anonymous_args = 0
 2151              		@ link register save eliminated.
 2152 0000 80B4     		push	{r7}
 2153              	.LCFI216:
 2154              		.cfi_def_cfa_offset 4
 2155              		.cfi_offset 7, -4
 2156 0002 00AF     		add	r7, sp, #0
 2157              	.LCFI217:
 2158              		.cfi_def_cfa_register 7
3261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 2159              		.loc 2 3261 21
 2160 0004 4FF0B043 		mov	r3, #1476395008
 2161 0008 DB68     		ldr	r3, [r3, #12]
 2162              		.loc 2 3261 10
 2163 000a 03F06043 		and	r3, r3, #-536870912
3262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2164              		.loc 2 3262 1
 2165 000e 1846     		mov	r0, r3
 2166 0010 BD46     		mov	sp, r7
 2167              	.LCFI218:
 2168              		.cfi_def_cfa_register 13
 2169              		@ sp needed
 2170 0012 5DF8047B 		ldr	r7, [sp], #4
 2171              	.LCFI219:
 2172              		.cfi_restore 7
 2173              		.cfi_def_cfa_offset 0
 2174 0016 7047     		bx	lr
 2175              		.cfi_endproc
 2176              	.LFE609:
 2178              		.section	.text.LL_RCC_PLL_GetDivider,"ax",%progbits
 2179              		.align	1
 2180              		.syntax unified
 2181              		.thumb
 2182              		.thumb_func
 2184              	LL_RCC_PLL_GetDivider:
 2185              	.LFB610:
3263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
3266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
3267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 95


3273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
3278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2186              		.loc 2 3278 1
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 0
 2189              		@ frame_needed = 1, uses_anonymous_args = 0
 2190              		@ link register save eliminated.
 2191 0000 80B4     		push	{r7}
 2192              	.LCFI220:
 2193              		.cfi_def_cfa_offset 4
 2194              		.cfi_offset 7, -4
 2195 0002 00AF     		add	r7, sp, #0
 2196              	.LCFI221:
 2197              		.cfi_def_cfa_register 7
3279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 2198              		.loc 2 3279 21
 2199 0004 4FF0B043 		mov	r3, #1476395008
 2200 0008 DB68     		ldr	r3, [r3, #12]
 2201              		.loc 2 3279 10
 2202 000a 03F07003 		and	r3, r3, #112
3280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2203              		.loc 2 3280 1
 2204 000e 1846     		mov	r0, r3
 2205 0010 BD46     		mov	sp, r7
 2206              	.LCFI222:
 2207              		.cfi_def_cfa_register 13
 2208              		@ sp needed
 2209 0012 5DF8047B 		ldr	r7, [sp], #4
 2210              	.LCFI223:
 2211              		.cfi_restore 7
 2212              		.cfi_def_cfa_offset 0
 2213 0016 7047     		bx	lr
 2214              		.cfi_endproc
 2215              	.LFE610:
 2217              		.section	.text.LL_RCC_PLLSAI1_IsReady,"ax",%progbits
 2218              		.align	1
 2219              		.syntax unified
 2220              		.thumb
 2221              		.thumb_func
 2223              	LL_RCC_PLLSAI1_IsReady:
 2224              	.LFB625:
3281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SAI domain clock
3285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_SAI
3286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void)
3289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 96


3293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SAI domain clock
3295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_SAI
3298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void)
3301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SAI domain clock is enabled
3308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_SAI
3309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SAI(void)
3312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
3318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
3319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
3322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
3328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
3331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
3334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on ADC domain clock is enabled
3340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_ADC
3341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)
3344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 97


3350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
3351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
3354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
3360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
3363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
3366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on 48MHz domain clock is enabled
3372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_IsEnabledDomain_48M
3373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)
3376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);
3378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
3382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
3383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
3386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SYSCLK domain
3392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
3393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLL  should be 0
3395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
3396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
3399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SYSCLK domain clock is enabled
3405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      RCC_PLLCFGR_PLLREN        LL_RCC_PLL_LL_RCC_PLL_IsEnabledDomain_SYSIsEnabl
3406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 98


3407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)
3409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);
3411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1
3419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1
3424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Enable
3425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void)
3428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
3430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1
3434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Disable
3435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void)
3438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
3440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 Ready
3444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
3445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
3448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2225              		.loc 2 3448 1
 2226              		.cfi_startproc
 2227              		@ args = 0, pretend = 0, frame = 0
 2228              		@ frame_needed = 1, uses_anonymous_args = 0
 2229              		@ link register save eliminated.
 2230 0000 80B4     		push	{r7}
 2231              	.LCFI224:
 2232              		.cfi_def_cfa_offset 4
 2233              		.cfi_offset 7, -4
 2234 0002 00AF     		add	r7, sp, #0
 2235              	.LCFI225:
 2236              		.cfi_def_cfa_register 7
3449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 2237              		.loc 2 3449 12
 2238 0004 4FF0B043 		mov	r3, #1476395008
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 99


 2239 0008 1B68     		ldr	r3, [r3]
 2240 000a 03F00063 		and	r3, r3, #134217728
 2241              		.loc 2 3449 79
 2242 000e B3F1006F 		cmp	r3, #134217728
 2243 0012 01D1     		bne	.L90
 2244              		.loc 2 3449 79 is_stmt 0 discriminator 1
 2245 0014 0123     		movs	r3, #1
 2246              		.loc 2 3449 79
 2247 0016 00E0     		b	.L92
 2248              	.L90:
 2249              		.loc 2 3449 79 discriminator 2
 2250 0018 0023     		movs	r3, #0
 2251              	.L92:
3450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2252              		.loc 2 3450 1 is_stmt 1
 2253 001a 1846     		mov	r0, r3
 2254 001c BD46     		mov	sp, r7
 2255              	.LCFI226:
 2256              		.cfi_def_cfa_register 13
 2257              		@ sp needed
 2258 001e 5DF8047B 		ldr	r7, [sp], #4
 2259              	.LCFI227:
 2260              		.cfi_restore 7
 2261              		.cfi_def_cfa_offset 0
 2262 0022 7047     		bx	lr
 2263              		.cfi_endproc
 2264              	.LFE625:
 2266              		.section	.text.LL_RCC_PLL_GetMainSource,"ax",%progbits
 2267              		.align	1
 2268              		.syntax unified
 2269              		.thumb
 2270              		.thumb_func
 2272              	LL_RCC_PLL_GetMainSource:
 2273              	.LFB649:
3451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for 48Mhz domain clock
3454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLLSAI1 is disabled
3457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_48M\n
3459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_48M\n
3460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_48M\n
3461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_ConfigDomain_48M
3462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 100


3474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLQ, (PLLN << RCC_PLLSAI1CFG
3491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
3495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLLSAI1 is disabled
3498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
3499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLP   LL_RCC_PLLSAI1_ConfigDomain_SAI
3503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
3527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 101


3531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
3543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
3547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
3549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLP,
3556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLP);
3557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for ADC domain clock
3561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLSAI1 is disabled
3564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for ADC
3565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_ConfigDomain_ADC
3569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
3585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 102


3588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLR, (PLLN << RCC_PLLSAI1CFG
3598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL multiplication factor for VCO
3602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_GetN
3603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
3604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void)
3606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
3608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1P
3612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLSAI1CLK (SAI1 or SAI2 (*) clock).
3613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLP      LL_RCC_PLLSAI1_GetP
3614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
3623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
3627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
3639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
3643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 103


3645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)
3648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
3650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLQ
3654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used PLL48M2CLK selected for USB, RNG (48 MHz clock)
3655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_GetQ
3656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void)
3666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
3668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get PLLSAI1 division factor for PLLSAIR
3672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLADC1CLK (ADC clock)
3673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_GetR
3674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
3678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void)
3684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
3686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on SAI domain clock
3691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_EnableDomain_SAI
3692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void)
3695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on SAI domain clock
3701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 104


3702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_DisableDomain_SAI
3704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void)
3707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on SAI domain clock is enabled
3713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN        LL_RCC_PLLSAI1_IsEnabledDomain_SAI
3714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_SAI(void)
3717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN) == (RCC_PLLSAI1CFGR_PLLPEN)) ? 1UL : 
3719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on 48MHz domain clock
3723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_EnableDomain_48M
3724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)
3727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on 48MHz domain clock
3733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_DisableDomain_48M
3736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void)
3739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on 48MHz domain clock is enabled
3745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN        LL_RCC_PLLSAI1_IsEnabledDomain_48M
3746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_48M(void)
3749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN) == (RCC_PLLSAI1CFGR_PLLQEN)) ? 1UL : 
3751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on ADC domain clock
3755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_EnableDomain_ADC
3756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 105


3759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on ADC domain clock
3765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLLSAI1 should be 0
3767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_DisableDomain_ADC
3768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void)
3771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on ADC domain clock is enabled
3777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN        LL_RCC_PLLSAI1_IsEnabledDomain_ADC
3778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_ADC(void)
3781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN) == (RCC_PLLSAI1CFGR_PLLREN)) ? 1UL : 
3783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
3793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI1 ready interrupt flag
3798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI1RDYC       LL_RCC_ClearFlag_LSI1RDY
3799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI1RDY(void)
3802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI1RDYC);
3804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI2 ready interrupt flag
3808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI2RDYC       LL_RCC_ClearFlag_LSI2RDY
3809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI2RDY(void)
3812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI2RDYC);
3814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 106


3816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSE ready interrupt flag
3818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSERDYC       LL_RCC_ClearFlag_LSERDY
3819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
3822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSERDYC);
3824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear MSI ready interrupt flag
3828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         MSIRDYC       LL_RCC_ClearFlag_MSIRDY
3829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void)
3832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_MSIRDYC);
3834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSI ready interrupt flag
3838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
3839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
3842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC);
3844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSE ready interrupt flag
3848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSERDYC       LL_RCC_ClearFlag_HSERDY
3849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
3852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSERDYC);
3854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL clock source
3858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
3859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
3860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
3866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
3868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
3872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 107


3873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
3880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2274              		.loc 2 3880 1
 2275              		.cfi_startproc
 2276              		@ args = 0, pretend = 0, frame = 0
 2277              		@ frame_needed = 1, uses_anonymous_args = 0
 2278              		@ link register save eliminated.
 2279 0000 80B4     		push	{r7}
 2280              	.LCFI228:
 2281              		.cfi_def_cfa_offset 4
 2282              		.cfi_offset 7, -4
 2283 0002 00AF     		add	r7, sp, #0
 2284              	.LCFI229:
 2285              		.cfi_def_cfa_register 7
3881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 2286              		.loc 2 3881 21
 2287 0004 4FF0B043 		mov	r3, #1476395008
 2288 0008 DB68     		ldr	r3, [r3, #12]
 2289              		.loc 2 3881 10
 2290 000a 03F00303 		and	r3, r3, #3
3882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2291              		.loc 2 3882 1
 2292 000e 1846     		mov	r0, r3
 2293 0010 BD46     		mov	sp, r7
 2294              	.LCFI230:
 2295              		.cfi_def_cfa_register 13
 2296              		@ sp needed
 2297 0012 5DF8047B 		ldr	r7, [sp], #4
 2298              	.LCFI231:
 2299              		.cfi_restore 7
 2300              		.cfi_def_cfa_offset 0
 2301 0016 7047     		bx	lr
 2302              		.cfi_endproc
 2303              	.LFE649:
 2305              		.section	.text.LL_RCC_IsActiveFlag_HPRE,"ax",%progbits
 2306              		.align	1
 2307              		.syntax unified
 2308              		.thumb
 2309              		.thumb_func
 2311              	LL_RCC_IsActiveFlag_HPRE:
 2312              	.LFB666:
3883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear PLL ready interrupt flag
3886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
3887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
3890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC);
3892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 108


3893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
3895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSI48 ready interrupt flag
3897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR          HSI48RDYC     LL_RCC_ClearFlag_HSI48RDY
3898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)
3901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC);
3903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
3905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear PLLSAI1 ready interrupt flag
3909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         PLLSAI1RDYC   LL_RCC_ClearFlag_PLLSAI1RDY
3910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI1RDY(void)
3913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_PLLSAI1RDYC);
3915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear Clock security system interrupt flag
3920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         CSSC          LL_RCC_ClearFlag_HSECSS
3921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
3924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_CSSC);
3926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSE Clock security system interrupt flag
3930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSECSSC       LL_RCC_ClearFlag_LSECSS
3931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)
3934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSECSSC);
3936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI1 ready interrupt occurred or not
3940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSI1RDYF       LL_RCC_IsActiveFlag_LSI1RDY
3941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI1RDY(void)
3944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI1RDYF) == (RCC_CIFR_LSI1RDYF)) ? 1UL : 0UL);
3946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI2 ready interrupt occurred or not
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 109


3950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSI2RDYF       LL_RCC_IsActiveFlag_LSI2RDY
3951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI2RDY(void)
3954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI2RDYF) == (RCC_CIFR_LSI2RDYF)) ? 1UL : 0UL);
3956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE ready interrupt occurred or not
3960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
3961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
3964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);
3966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if MSI ready interrupt occurred or not
3970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         MSIRDYF       LL_RCC_IsActiveFlag_MSIRDY
3971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MSIRDY(void)
3974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_MSIRDYF) == (RCC_CIFR_MSIRDYF)) ? 1UL : 0UL);
3976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI ready interrupt occurred or not
3980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
3981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
3984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);
3986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE ready interrupt occurred or not
3990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
3991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
3994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);
3996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL ready interrupt occurred or not
4000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
4001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
4004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);
4006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 110


4007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
4009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 ready interrupt occurred or not
4011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR          HSI48RDYF     LL_RCC_IsActiveFlag_HSI48RDY
4012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)
4015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);
4017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
4019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
4021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 ready interrupt occurred or not
4023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         PLLSAI1RDYF   LL_RCC_IsActiveFlag_PLLSAI1RDY
4024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(void)
4027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == (RCC_CIFR_PLLSAI1RDYF)) ? 1UL : 0UL);
4029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
4031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Clock security system interrupt occurred or not
4034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         CSSF          LL_RCC_IsActiveFlag_HSECSS
4035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
4038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);
4040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE Clock security system interrupt occurred or not
4044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSECSSF       LL_RCC_IsActiveFlag_LSECSS
4045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)
4048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);
4050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK1 prescaler flag value has been applied or not
4054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
4055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
4058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2313              		.loc 2 4058 1
 2314              		.cfi_startproc
 2315              		@ args = 0, pretend = 0, frame = 0
 2316              		@ frame_needed = 1, uses_anonymous_args = 0
 2317              		@ link register save eliminated.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 111


 2318 0000 80B4     		push	{r7}
 2319              	.LCFI232:
 2320              		.cfi_def_cfa_offset 4
 2321              		.cfi_offset 7, -4
 2322 0002 00AF     		add	r7, sp, #0
 2323              	.LCFI233:
 2324              		.cfi_def_cfa_register 7
4059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 2325              		.loc 2 4059 12
 2326 0004 4FF0B043 		mov	r3, #1476395008
 2327 0008 9B68     		ldr	r3, [r3, #8]
 2328 000a 03F48033 		and	r3, r3, #65536
 2329              		.loc 2 4059 75
 2330 000e B3F5803F 		cmp	r3, #65536
 2331 0012 01D1     		bne	.L96
 2332              		.loc 2 4059 75 is_stmt 0 discriminator 1
 2333 0014 0123     		movs	r3, #1
 2334              		.loc 2 4059 75
 2335 0016 00E0     		b	.L98
 2336              	.L96:
 2337              		.loc 2 4059 75 discriminator 2
 2338 0018 0023     		movs	r3, #0
 2339              	.L98:
4060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2340              		.loc 2 4060 1 is_stmt 1
 2341 001a 1846     		mov	r0, r3
 2342 001c BD46     		mov	sp, r7
 2343              	.LCFI234:
 2344              		.cfi_def_cfa_register 13
 2345              		@ sp needed
 2346 001e 5DF8047B 		ldr	r7, [sp], #4
 2347              	.LCFI235:
 2348              		.cfi_restore 7
 2349              		.cfi_def_cfa_offset 0
 2350 0022 7047     		bx	lr
 2351              		.cfi_endproc
 2352              	.LFE666:
 2354              		.section	.text.LL_RCC_IsActiveFlag_C2HPRE,"ax",%progbits
 2355              		.align	1
 2356              		.syntax unified
 2357              		.thumb
 2358              		.thumb_func
 2360              	LL_RCC_IsActiveFlag_C2HPRE:
 2361              	.LFB667:
4061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK2 prescaler flag value has been applied or not
4064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
4065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
4068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2362              		.loc 2 4068 1
 2363              		.cfi_startproc
 2364              		@ args = 0, pretend = 0, frame = 0
 2365              		@ frame_needed = 1, uses_anonymous_args = 0
 2366              		@ link register save eliminated.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 112


 2367 0000 80B4     		push	{r7}
 2368              	.LCFI236:
 2369              		.cfi_def_cfa_offset 4
 2370              		.cfi_offset 7, -4
 2371 0002 00AF     		add	r7, sp, #0
 2372              	.LCFI237:
 2373              		.cfi_def_cfa_register 7
4069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 2374              		.loc 2 4069 12
 2375 0004 4FF0B043 		mov	r3, #1476395008
 2376 0008 D3F80831 		ldr	r3, [r3, #264]
 2377 000c 03F40033 		and	r3, r3, #131072
 2378              		.loc 2 4069 88
 2379 0010 B3F5003F 		cmp	r3, #131072
 2380 0014 01D1     		bne	.L100
 2381              		.loc 2 4069 88 is_stmt 0 discriminator 1
 2382 0016 0123     		movs	r3, #1
 2383              		.loc 2 4069 88
 2384 0018 00E0     		b	.L102
 2385              	.L100:
 2386              		.loc 2 4069 88 discriminator 2
 2387 001a 0023     		movs	r3, #0
 2388              	.L102:
4070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2389              		.loc 2 4070 1 is_stmt 1
 2390 001c 1846     		mov	r0, r3
 2391 001e BD46     		mov	sp, r7
 2392              	.LCFI238:
 2393              		.cfi_def_cfa_register 13
 2394              		@ sp needed
 2395 0020 5DF8047B 		ldr	r7, [sp], #4
 2396              	.LCFI239:
 2397              		.cfi_restore 7
 2398              		.cfi_def_cfa_offset 0
 2399 0024 7047     		bx	lr
 2400              		.cfi_endproc
 2401              	.LFE667:
 2403              		.section	.text.LL_RCC_IsActiveFlag_SHDHPRE,"ax",%progbits
 2404              		.align	1
 2405              		.syntax unified
 2406              		.thumb
 2407              		.thumb_func
 2409              	LL_RCC_IsActiveFlag_SHDHPRE:
 2410              	.LFB668:
4071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK4 prescaler flag value has been applied or not
4074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
4075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
4078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2411              		.loc 2 4078 1
 2412              		.cfi_startproc
 2413              		@ args = 0, pretend = 0, frame = 0
 2414              		@ frame_needed = 1, uses_anonymous_args = 0
 2415              		@ link register save eliminated.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 113


 2416 0000 80B4     		push	{r7}
 2417              	.LCFI240:
 2418              		.cfi_def_cfa_offset 4
 2419              		.cfi_offset 7, -4
 2420 0002 00AF     		add	r7, sp, #0
 2421              	.LCFI241:
 2422              		.cfi_def_cfa_register 7
4079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 2423              		.loc 2 4079 12
 2424 0004 4FF0B043 		mov	r3, #1476395008
 2425 0008 D3F80831 		ldr	r3, [r3, #264]
 2426 000c 03F48033 		and	r3, r3, #65536
 2427              		.loc 2 4079 90
 2428 0010 B3F5803F 		cmp	r3, #65536
 2429 0014 01D1     		bne	.L104
 2430              		.loc 2 4079 90 is_stmt 0 discriminator 1
 2431 0016 0123     		movs	r3, #1
 2432              		.loc 2 4079 90
 2433 0018 00E0     		b	.L106
 2434              	.L104:
 2435              		.loc 2 4079 90 discriminator 2
 2436 001a 0023     		movs	r3, #0
 2437              	.L106:
4080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2438              		.loc 2 4080 1 is_stmt 1
 2439 001c 1846     		mov	r0, r3
 2440 001e BD46     		mov	sp, r7
 2441              	.LCFI242:
 2442              		.cfi_def_cfa_register 13
 2443              		@ sp needed
 2444 0020 5DF8047B 		ldr	r7, [sp], #4
 2445              	.LCFI243:
 2446              		.cfi_restore 7
 2447              		.cfi_def_cfa_offset 0
 2448 0024 7047     		bx	lr
 2449              		.cfi_endproc
 2450              	.LFE668:
 2452              		.section	.text.LL_RCC_IsActiveFlag_PPRE1,"ax",%progbits
 2453              		.align	1
 2454              		.syntax unified
 2455              		.thumb
 2456              		.thumb_func
 2458              	LL_RCC_IsActiveFlag_PPRE1:
 2459              	.LFB669:
4081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLCK1 prescaler flag value has been applied or not
4085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
4086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
4089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2460              		.loc 2 4089 1
 2461              		.cfi_startproc
 2462              		@ args = 0, pretend = 0, frame = 0
 2463              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 114


 2464              		@ link register save eliminated.
 2465 0000 80B4     		push	{r7}
 2466              	.LCFI244:
 2467              		.cfi_def_cfa_offset 4
 2468              		.cfi_offset 7, -4
 2469 0002 00AF     		add	r7, sp, #0
 2470              	.LCFI245:
 2471              		.cfi_def_cfa_register 7
4090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 2472              		.loc 2 4090 12
 2473 0004 4FF0B043 		mov	r3, #1476395008
 2474 0008 9B68     		ldr	r3, [r3, #8]
 2475 000a 03F40033 		and	r3, r3, #131072
 2476              		.loc 2 4090 77
 2477 000e B3F5003F 		cmp	r3, #131072
 2478 0012 01D1     		bne	.L108
 2479              		.loc 2 4090 77 is_stmt 0 discriminator 1
 2480 0014 0123     		movs	r3, #1
 2481              		.loc 2 4090 77
 2482 0016 00E0     		b	.L110
 2483              	.L108:
 2484              		.loc 2 4090 77 discriminator 2
 2485 0018 0023     		movs	r3, #0
 2486              	.L110:
4091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2487              		.loc 2 4091 1 is_stmt 1
 2488 001a 1846     		mov	r0, r3
 2489 001c BD46     		mov	sp, r7
 2490              	.LCFI246:
 2491              		.cfi_def_cfa_register 13
 2492              		@ sp needed
 2493 001e 5DF8047B 		ldr	r7, [sp], #4
 2494              	.LCFI247:
 2495              		.cfi_restore 7
 2496              		.cfi_def_cfa_offset 0
 2497 0022 7047     		bx	lr
 2498              		.cfi_endproc
 2499              	.LFE669:
 2501              		.section	.text.LL_RCC_IsActiveFlag_PPRE2,"ax",%progbits
 2502              		.align	1
 2503              		.syntax unified
 2504              		.thumb
 2505              		.thumb_func
 2507              	LL_RCC_IsActiveFlag_PPRE2:
 2508              	.LFB670:
4092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLCK2 prescaler flag value has been applied or not
4095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
4096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
4099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2509              		.loc 2 4099 1
 2510              		.cfi_startproc
 2511              		@ args = 0, pretend = 0, frame = 0
 2512              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 115


 2513              		@ link register save eliminated.
 2514 0000 80B4     		push	{r7}
 2515              	.LCFI248:
 2516              		.cfi_def_cfa_offset 4
 2517              		.cfi_offset 7, -4
 2518 0002 00AF     		add	r7, sp, #0
 2519              	.LCFI249:
 2520              		.cfi_def_cfa_register 7
4100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 2521              		.loc 2 4100 12
 2522 0004 4FF0B043 		mov	r3, #1476395008
 2523 0008 9B68     		ldr	r3, [r3, #8]
 2524 000a 03F48023 		and	r3, r3, #262144
 2525              		.loc 2 4100 77
 2526 000e B3F5802F 		cmp	r3, #262144
 2527 0012 01D1     		bne	.L112
 2528              		.loc 2 4100 77 is_stmt 0 discriminator 1
 2529 0014 0123     		movs	r3, #1
 2530              		.loc 2 4100 77
 2531 0016 00E0     		b	.L114
 2532              	.L112:
 2533              		.loc 2 4100 77 discriminator 2
 2534 0018 0023     		movs	r3, #0
 2535              	.L114:
4101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2536              		.loc 2 4101 1 is_stmt 1
 2537 001a 1846     		mov	r0, r3
 2538 001c BD46     		mov	sp, r7
 2539              	.LCFI250:
 2540              		.cfi_def_cfa_register 13
 2541              		@ sp needed
 2542 001e 5DF8047B 		ldr	r7, [sp], #4
 2543              	.LCFI251:
 2544              		.cfi_restore 7
 2545              		.cfi_def_cfa_offset 0
 2546 0022 7047     		bx	lr
 2547              		.cfi_endproc
 2548              	.LFE670:
 2550              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
 2551              		.align	1
 2552              		.global	HAL_RCC_DeInit
 2553              		.syntax unified
 2554              		.thumb
 2555              		.thumb_func
 2557              	HAL_RCC_DeInit:
 2558              	.LFB950:
   1:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @file    stm32wbxx_hal_rcc.c
   4:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ******************************************************************************
  11:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @attention
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 116


  12:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
  13:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * Copyright (c) 2019 STMicroelectronics.
  14:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * All rights reserved.
  15:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  17:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * in the root directory of this software component.
  18:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
  20:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ******************************************************************************
  21:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   @verbatim
  22:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ==============================================================================
  23:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                       ##### RCC specific features #####
  24:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ==============================================================================
  25:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..]
  26:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  27:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  28:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  29:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       SRAM, Flash and JTAG.
  30:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  31:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) buses:
  32:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           all peripherals mapped on these buses are running at MSI speed.
  33:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  34:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  35:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           are assigned to be used for debug purpose.
  36:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  37:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..]
  38:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  39:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  40:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  41:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  42:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  43:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  44:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  45:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           derived from the System clock (SAI1, RTC, ADC, USB/RNG, USART1, LPUART1, LPTIMx, I2Cx, SM
  46:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  47:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  50:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  51:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  52:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #include "stm32wbxx_hal.h"
  53:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  54:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @addtogroup STM32WBxx_HAL_Driver
  55:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
  56:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  57:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  58:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC RCC
  59:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief RCC HAL module driver
  60:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
  61:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  62:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  63:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  64:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  65:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  66:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  67:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  68:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 117


  69:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  71:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1)   */
  72:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1)   */
  73:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define LSI1_TIMEOUT_VALUE         (2U)    /* 2 ms (minimum Tick + 1)   */
  74:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define LSI2_TIMEOUT_VALUE         (3U)    /* to be adjusted with DS    */
  75:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        (2U)    /* 2 ms (minimum Tick + 1)   */
  76:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1)   */
  77:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(SAI1)
  78:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define PLLSAI1_TIMEOUT_VALUE      (2U)    /* 2 ms (minimum Tick + 1)   */
  79:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* SAI1 */
  80:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define PRESCALER_TIMEOUT_VALUE    (2U)    /* 2 ms (minimum Tick + 1)   */
  81:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define LATENCY_TIMEOUT_VALUE      (2U)    /* 2 ms (minimum Tick + 1)   */
  82:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  (5000U) /* 5 s                       */
  83:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  84:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define PLLSOURCE_NONE             (0U)
  85:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define MEGA_HZ                    (1000000U) /* Division factor to convert Hz in Mhz */
  86:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
  87:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
  88:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  90:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  91:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  92:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
  93:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
  94:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  95:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_PIN(__RCC_MCOx__)   ((__RCC_MCOx__) & GPIO_PIN_MASK)
  96:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  97:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_AF(__RCC_MCOx__)    (((__RCC_MCOx__) & RCC_MCO_GPIOAF_MASK) >> RCC_MCO_GPI
  98:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
  99:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_INDEX(__RCC_MCOx__) (((__RCC_MCOx__) & RCC_MCO_GPIOPORT_MASK) >> RCC_MCO_G
 100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_PORT(__RCC_MCOx__)  (IOPORT_BASE + ((0x00000400UL) * RCC_GET_MCO_GPIO_INDE
 102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
 104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (uint32_t)(__HAL_RCC_PLLSOURCE__)))
 105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #define __COUNTOF(_A_)   (sizeof(_A_) / sizeof(*(_A_)))
 107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
 108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
 109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
 114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
 124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 118


 126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage);
 127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
 128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
 129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
 135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
 140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   @verbatim
 141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****  ===============================================================================
 142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****  ===============================================================================
 144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..]
 145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI1, LSI2, PLL, CSS and MCO) and the System buses clocks (SYSCLK, HCLK1
 147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****        and PCLK2).
 148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              the PLL as System clock source.
 152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) MSI (Multiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MH
 154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              It can be used to generate the clock for the USB FS (48 MHz).
 155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) LSI1/LSI2 (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              clock source.
 160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) HSE (high-speed external): 32 MHz crystal oscillator used directly or
 162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source
 165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              or the RF system Auto-wakeup from Stop and Standby modes.
 166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 64MHz).
 169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB FS (48 MHz),
 170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 the random analog generator (<=48 MHz)
 171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC clock.
 176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB FS (48 MHz),
 177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 the random analog generator (<=48 MHz).
 178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (++) The Third output is used to generate an accurate clock to achieve
 179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 119


 183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              is automatically switched to MSI or the HSI oscillator (depending on the
 185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              STOPWUCK configuration) and an interrupt is generated if enabled.
 186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The interrupt is linked to the CPU1 and CPU2 NMI (Non-Maskable Interrupt) exception ve
 187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) LSECSS: once enabled, if a LSE clock failure occurs, the LSE
 189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              clock is no longer supplied to the RTC but no hardware action is made to the registers
 190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              MSI was in PLL-mode, this mode is disabled.
 191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              In Standby mode a wakeup is generated. In other modes an interrupt can be sent to wake
 192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              the software
 193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI1, LSI2, HSI, LSE, HSE (bef
 195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              after stabilization), SYSCLK, HSI48 or main PLL clock (through a configurable prescale
 196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              on PA8, PB6 & PA15 pins.
 197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              HSE and main PLL.
 201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The AHB clock (HCLK1) is derived from System clock through configurable
 202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              the peripherals mapped on these buses. You can use
 206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              HAL_RCC_GetSysClockFreq() function to retrieve the frequencies of these clocks.
 207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The AHB4 clock (HCLK4) is derived from System clock through configurable
 208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              prescaler and used to clock the FLASH
 209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSYS) 
 213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 divided by 32.
 217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 to configure this clock.
 219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (+@) USB FS and RNG: USB FS requires a frequency equal to 48 MHz
 220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 to work correctly, while RNG peripherals requires a frequency
 221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK1, HCLK4, PCLK1 and PCLK2 is 64 MHz.
 228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The maximum frequency of the HCLK2 is 32 MHz.
 229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   @endverbatim
 233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            Table 1. HCLK4 clock frequency.
 235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            +-------------------------------------------------------+
 236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            | Latency         |    HCLK4 clock frequency (MHz)      |
 237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |                 |-------------------------------------|
 238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 120


 240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |-----------------|------------------|------------------|
 241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |0WS(1 CPU cycles)|   HCLK4 <= 18    |   HCLK4 <= 6     |
 242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |-----------------|------------------|------------------|
 243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |1WS(2 CPU cycles)|   HCLK4 <= 36    |   HCLK4 <= 12    |
 244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |-----------------|------------------|------------------|
 245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |2WS(3 CPU cycles)|   HCLK4 <= 54    |   HCLK4 <= 16    |
 246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |-----------------|------------------|------------------|
 247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |3WS(4 CPU cycles)|   HCLK4 <= 64    |   HCLK4 <= n.a.  |
 248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            |-----------------|------------------|------------------|
 249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
 251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
 254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - MSI ON and used as system clock source
 257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - HSE, HSI, PLL, PLLSAI1
 258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - HCLK1, HCLK2, HCLK4, PCLK1 and PCLK2 prescalers set to 1.
 259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - CSS, MCO OFF
 260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - All interrupts disabled
 261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - Peripheral clocks
 263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           - LSI, LSE and RTC clocks
 264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HAL status
 265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 2559              		.loc 1 267 1
 2560              		.cfi_startproc
 2561              		@ args = 0, pretend = 0, frame = 8
 2562              		@ frame_needed = 1, uses_anonymous_args = 0
 2563 0000 80B5     		push	{r7, lr}
 2564              	.LCFI252:
 2565              		.cfi_def_cfa_offset 8
 2566              		.cfi_offset 7, -8
 2567              		.cfi_offset 14, -4
 2568 0002 82B0     		sub	sp, sp, #8
 2569              	.LCFI253:
 2570              		.cfi_def_cfa_offset 16
 2571 0004 00AF     		add	r7, sp, #0
 2572              	.LCFI254:
 2573              		.cfi_def_cfa_register 7
 268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t tickstart;
 269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Start Tick*/
 271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   tickstart = HAL_GetTick();
 2574              		.loc 1 271 15
 2575 0006 FFF7FEFF 		bl	HAL_GetTick
 2576 000a 7860     		str	r0, [r7, #4]
 272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* MSI PLL OFF */
 274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_MSI_DisablePLLMode();
 2577              		.loc 1 274 3
 2578 000c FFF7FEFF 		bl	LL_RCC_MSI_DisablePLLMode
 275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set MSION bit */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 121


 277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_MSI_Enable();
 2579              		.loc 1 277 3
 2580 0010 FFF7FEFF 		bl	LL_RCC_MSI_Enable
 278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Wait till MSI is ready */
 280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   while (LL_RCC_MSI_IsReady() == 0U)
 2581              		.loc 1 280 9
 2582 0014 08E0     		b	.L116
 2583              	.L118:
 281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 2584              		.loc 1 282 10
 2585 0016 FFF7FEFF 		bl	HAL_GetTick
 2586 001a 0246     		mov	r2, r0
 2587              		.loc 1 282 24 discriminator 1
 2588 001c 7B68     		ldr	r3, [r7, #4]
 2589 001e D31A     		subs	r3, r2, r3
 2590              		.loc 1 282 8 discriminator 1
 2591 0020 022B     		cmp	r3, #2
 2592 0022 01D9     		bls	.L116
 283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       return HAL_TIMEOUT;
 2593              		.loc 1 284 14
 2594 0024 0323     		movs	r3, #3
 2595 0026 78E0     		b	.L117
 2596              	.L116:
 280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2597              		.loc 1 280 10
 2598 0028 FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 2599 002c 0346     		mov	r3, r0
 280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2600              		.loc 1 280 31 discriminator 1
 2601 002e 002B     		cmp	r3, #0
 2602 0030 F1D0     		beq	.L118
 285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set MSIRANGE default value */
 289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 2603              		.loc 1 289 3
 2604 0032 6020     		movs	r0, #96
 2605 0034 FFF7FEFF 		bl	LL_RCC_MSI_SetRange
 290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set MSITRIM bits to the reset value*/
 292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_MSI_SetCalibTrimming(0);
 2606              		.loc 1 292 3
 2607 0038 0020     		movs	r0, #0
 2608 003a FFF7FEFF 		bl	LL_RCC_MSI_SetCalibTrimming
 293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value*/
 295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_HSI_SetCalibTrimming(0x40U);
 2609              		.loc 1 295 3
 2610 003e 4020     		movs	r0, #64
 2611 0040 FFF7FEFF 		bl	LL_RCC_HSI_SetCalibTrimming
 296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Start Tick*/
 298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   tickstart = HAL_GetTick();
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 122


 2612              		.loc 1 298 15
 2613 0044 FFF7FEFF 		bl	HAL_GetTick
 2614 0048 7860     		str	r0, [r7, #4]
 299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 2615              		.loc 1 301 3
 2616 004a 4FF0B043 		mov	r3, #1476395008
 2617 004e 0022     		movs	r2, #0
 2618 0050 9A60     		str	r2, [r3, #8]
 302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Wait till MSI is ready */
 304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 2619              		.loc 1 304 9
 2620 0052 0AE0     		b	.L119
 2621              	.L120:
 305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 2622              		.loc 1 306 10
 2623 0054 FFF7FEFF 		bl	HAL_GetTick
 2624 0058 0246     		mov	r2, r0
 2625              		.loc 1 306 24 discriminator 1
 2626 005a 7B68     		ldr	r3, [r7, #4]
 2627 005c D31A     		subs	r3, r2, r3
 2628              		.loc 1 306 8 discriminator 1
 2629 005e 41F28832 		movw	r2, #5000
 2630 0062 9342     		cmp	r3, r2
 2631 0064 01D9     		bls	.L119
 307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       return HAL_TIMEOUT;
 2632              		.loc 1 308 14
 2633 0066 0323     		movs	r3, #3
 2634 0068 57E0     		b	.L117
 2635              	.L119:
 304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2636              		.loc 1 304 10
 2637 006a 4FF0B043 		mov	r3, #1476395008
 2638 006e 9B68     		ldr	r3, [r3, #8]
 2639 0070 03F00C03 		and	r3, r3, #12
 304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2640              		.loc 1 304 44
 2641 0074 002B     		cmp	r3, #0
 2642 0076 EDD1     		bne	.L120
 309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */
 313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(SAI1)
 314:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE
 2643              		.loc 1 314 3
 2644 0078 4FF0B043 		mov	r3, #1476395008
 2645 007c 1A68     		ldr	r2, [r3]
 2646 007e 4FF0B041 		mov	r1, #1476395008
 2647 0082 284B     		ldr	r3, .L126
 2648 0084 1340     		ands	r3, r3, r2
 2649 0086 0B60     		str	r3, [r1]
 315:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             RCC_CR_PLLSAI1ON);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 123


 316:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #else
 317:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE
 318:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* SAI1 */
 319:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 320:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Start Tick*/
 321:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   tickstart = HAL_GetTick();
 2650              		.loc 1 321 15
 2651 0088 FFF7FEFF 		bl	HAL_GetTick
 2652 008c 7860     		str	r0, [r7, #4]
 322:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 323:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Wait till PLL is ready */
 324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   while (LL_RCC_PLL_IsReady() != 0U)
 2653              		.loc 1 324 9
 2654 008e 08E0     		b	.L121
 2655              	.L122:
 325:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 326:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 2656              		.loc 1 326 10
 2657 0090 FFF7FEFF 		bl	HAL_GetTick
 2658 0094 0246     		mov	r2, r0
 2659              		.loc 1 326 24 discriminator 1
 2660 0096 7B68     		ldr	r3, [r7, #4]
 2661 0098 D31A     		subs	r3, r2, r3
 2662              		.loc 1 326 8 discriminator 1
 2663 009a 022B     		cmp	r3, #2
 2664 009c 01D9     		bls	.L121
 327:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 328:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       return HAL_TIMEOUT;
 2665              		.loc 1 328 14
 2666 009e 0323     		movs	r3, #3
 2667 00a0 3BE0     		b	.L117
 2668              	.L121:
 324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2669              		.loc 1 324 10
 2670 00a2 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 2671 00a6 0346     		mov	r3, r0
 324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2672              		.loc 1 324 31 discriminator 1
 2673 00a8 002B     		cmp	r3, #0
 2674 00aa F1D1     		bne	.L122
 329:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 330:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 331:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 332:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* once PLL is OFF, reset PLLCFGR register to default value */
 333:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFG
 2675              		.loc 1 333 3
 2676 00ac 4FF0B043 		mov	r3, #1476395008
 2677 00b0 1D4A     		ldr	r2, .L126+4
 2678 00b2 DA60     		str	r2, [r3, #12]
 334:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 335:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(SAI1)
 336:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Start Tick*/
 337:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   tickstart = HAL_GetTick();
 2679              		.loc 1 337 15
 2680 00b4 FFF7FEFF 		bl	HAL_GetTick
 2681 00b8 7860     		str	r0, [r7, #4]
 338:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 124


 339:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Wait till PLL is ready */
 340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
 2682              		.loc 1 340 9
 2683 00ba 08E0     		b	.L123
 2684              	.L124:
 341:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 342:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2685              		.loc 1 342 10
 2686 00bc FFF7FEFF 		bl	HAL_GetTick
 2687 00c0 0246     		mov	r2, r0
 2688              		.loc 1 342 24 discriminator 1
 2689 00c2 7B68     		ldr	r3, [r7, #4]
 2690 00c4 D31A     		subs	r3, r2, r3
 2691              		.loc 1 342 8 discriminator 1
 2692 00c6 022B     		cmp	r3, #2
 2693 00c8 01D9     		bls	.L123
 343:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 344:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       return HAL_TIMEOUT;
 2694              		.loc 1 344 14
 2695 00ca 0323     		movs	r3, #3
 2696 00cc 25E0     		b	.L117
 2697              	.L123:
 340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2698              		.loc 1 340 10
 2699 00ce FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 2700 00d2 0346     		mov	r3, r0
 340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 2701              		.loc 1 340 35 discriminator 1
 2702 00d4 002B     		cmp	r3, #0
 2703 00d6 F1D1     		bne	.L124
 345:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 346:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 347:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */
 348:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 |
 2704              		.loc 1 348 3
 2705 00d8 4FF0B043 		mov	r3, #1476395008
 2706 00dc 124A     		ldr	r2, .L126+4
 2707 00de 1A61     		str	r2, [r3, #16]
 349:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0);
 350:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* SAI1 */
 351:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 352:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Disable all interrupts */
 353:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 2708              		.loc 1 353 3
 2709 00e0 4FF0B043 		mov	r3, #1476395008
 2710 00e4 0022     		movs	r2, #0
 2711 00e6 9A61     		str	r2, [r3, #24]
 354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 355:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Clear all interrupt flags */
 356:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 2712              		.loc 1 356 3
 2713 00e8 4FF0B043 		mov	r3, #1476395008
 2714 00ec 4FF0FF32 		mov	r2, #-1
 2715 00f0 1A62     		str	r2, [r3, #32]
 357:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 358:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* EXTCFGR reset*/
 359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_WriteReg(EXTCFGR, 0x00030000U);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 125


 2716              		.loc 1 359 3
 2717 00f2 4FF0B043 		mov	r3, #1476395008
 2718 00f6 4FF44032 		mov	r2, #196608
 2719 00fa C3F80821 		str	r2, [r3, #264]
 360:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 361:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
 2720              		.loc 1 362 19
 2721 00fe 0B4B     		ldr	r3, .L126+8
 2722 0100 0B4A     		ldr	r2, .L126+12
 2723 0102 1A60     		str	r2, [r3]
 363:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 364:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 365:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 2724              		.loc 1 365 7
 2725 0104 0B4B     		ldr	r3, .L126+16
 2726 0106 1B68     		ldr	r3, [r3]
 2727 0108 1846     		mov	r0, r3
 2728 010a FFF7FEFF 		bl	HAL_InitTick
 2729 010e 0346     		mov	r3, r0
 2730              		.loc 1 365 6 discriminator 1
 2731 0110 002B     		cmp	r3, #0
 2732 0112 01D0     		beq	.L125
 366:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     return HAL_ERROR;
 2733              		.loc 1 367 12
 2734 0114 0123     		movs	r3, #1
 2735 0116 00E0     		b	.L117
 2736              	.L125:
 368:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 369:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else
 370:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 371:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     return HAL_OK;
 2737              		.loc 1 371 12
 2738 0118 0023     		movs	r3, #0
 2739              	.L117:
 372:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 373:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 2740              		.loc 1 373 1
 2741 011a 1846     		mov	r0, r3
 2742 011c 0837     		adds	r7, r7, #8
 2743              	.LCFI255:
 2744              		.cfi_def_cfa_offset 8
 2745 011e BD46     		mov	sp, r7
 2746              	.LCFI256:
 2747              		.cfi_def_cfa_register 13
 2748              		@ sp needed
 2749 0120 80BD     		pop	{r7, pc}
 2750              	.L127:
 2751 0122 00BF     		.align	2
 2752              	.L126:
 2753 0124 FFF4EEFA 		.word	-85003009
 2754 0128 00010422 		.word	570687744
 2755 012c 00000000 		.word	SystemCoreClock
 2756 0130 00093D00 		.word	4000000
 2757 0134 00000000 		.word	uwTickPrio
 2758              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 126


 2759              	.LFE950:
 2761              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 2762              		.align	1
 2763              		.global	HAL_RCC_OscConfig
 2764              		.syntax unified
 2765              		.thumb
 2766              		.thumb_func
 2768              	HAL_RCC_OscConfig:
 2769              	.LFB951:
 374:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 375:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
 376:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 377:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         @ref RCC_OscInitTypeDef.
 378:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to a @ref RCC_OscInitTypeDef structure that
 379:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 380:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 381:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The PLL source is not updated when used as PLLSAI1 clock source.
 382:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HAL status
 383:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
 384:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 385:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 2770              		.loc 1 385 1
 2771              		.cfi_startproc
 2772              		@ args = 0, pretend = 0, frame = 48
 2773              		@ frame_needed = 1, uses_anonymous_args = 0
 2774 0000 90B5     		push	{r4, r7, lr}
 2775              	.LCFI257:
 2776              		.cfi_def_cfa_offset 12
 2777              		.cfi_offset 4, -12
 2778              		.cfi_offset 7, -8
 2779              		.cfi_offset 14, -4
 2780 0002 8DB0     		sub	sp, sp, #52
 2781              	.LCFI258:
 2782              		.cfi_def_cfa_offset 64
 2783 0004 00AF     		add	r7, sp, #0
 2784              	.LCFI259:
 2785              		.cfi_def_cfa_register 7
 2786 0006 7860     		str	r0, [r7, #4]
 386:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t tickstart;
 387:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 388:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check Null pointer */
 389:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 2787              		.loc 1 389 6
 2788 0008 7B68     		ldr	r3, [r7, #4]
 2789 000a 002B     		cmp	r3, #0
 2790 000c 01D1     		bne	.L129
 390:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 391:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     return HAL_ERROR;
 2791              		.loc 1 391 12
 2792 000e 0123     		movs	r3, #1
 2793 0010 63E3     		b	.L130
 2794              	.L129:
 392:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 393:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 394:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
 395:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 396:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 127


 397:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 398:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 2795              		.loc 1 398 26
 2796 0012 7B68     		ldr	r3, [r7, #4]
 2797 0014 1B68     		ldr	r3, [r3]
 2798              		.loc 1 398 44
 2799 0016 03F02003 		and	r3, r3, #32
 2800              		.loc 1 398 6
 2801 001a 002B     		cmp	r3, #0
 2802 001c 00F08D80 		beq	.L131
 2803              	.LBB2:
 399:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 400:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 401:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 402:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 403:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 404:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 405:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* When the MSI is used as system clock it will not be disabled */
 406:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 2804              		.loc 1 406 37
 2805 0020 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 2806 0024 F862     		str	r0, [r7, #44]
 407:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 2807              		.loc 1 407 37
 2808 0026 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 2809 002a B862     		str	r0, [r7, #40]
 408:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 2810              		.loc 1 408 8
 2811 002c FB6A     		ldr	r3, [r7, #44]
 2812 002e 002B     		cmp	r3, #0
 2813 0030 05D0     		beq	.L132
 2814              		.loc 1 408 57 discriminator 1
 2815 0032 FB6A     		ldr	r3, [r7, #44]
 2816 0034 0C2B     		cmp	r3, #12
 2817 0036 47D1     		bne	.L133
 409:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI
 2818              		.loc 1 409 61
 2819 0038 BB6A     		ldr	r3, [r7, #40]
 2820 003a 012B     		cmp	r3, #1
 2821 003c 44D1     		bne	.L133
 2822              	.L132:
 410:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 2823              		.loc 1 411 28
 2824 003e 7B68     		ldr	r3, [r7, #4]
 2825 0040 DB69     		ldr	r3, [r3, #28]
 2826              		.loc 1 411 10
 2827 0042 002B     		cmp	r3, #0
 2828 0044 01D1     		bne	.L134
 412:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 413:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 2829              		.loc 1 413 16
 2830 0046 0123     		movs	r3, #1
 2831 0048 47E3     		b	.L130
 2832              	.L134:
 414:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 415:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Otherwise, just the calibration and MSI range change are allowed */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 128


 416:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 417:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 418:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 419:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            must be correctly programmed according to the frequency of the AHB4 clock
 420:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****            and the supply voltage of the device. */
 421:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 2833              		.loc 1 421 30
 2834 004a 7B68     		ldr	r3, [r7, #4]
 2835 004c 5C6A     		ldr	r4, [r3, #36]
 2836              		.loc 1 421 48
 2837 004e FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 2838 0052 0346     		mov	r3, r0
 2839              		.loc 1 421 12 discriminator 1
 2840 0054 9C42     		cmp	r4, r3
 2841 0056 14D9     		bls	.L135
 422:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 423:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 424:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 2842              		.loc 1 424 15
 2843 0058 7B68     		ldr	r3, [r7, #4]
 2844 005a 5B6A     		ldr	r3, [r3, #36]
 2845 005c 1846     		mov	r0, r3
 2846 005e FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 2847 0062 0346     		mov	r3, r0
 2848              		.loc 1 424 14 discriminator 1
 2849 0064 002B     		cmp	r3, #0
 2850 0066 01D0     		beq	.L136
 425:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 426:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_ERROR;
 2851              		.loc 1 426 20
 2852 0068 0123     		movs	r3, #1
 2853 006a 36E3     		b	.L130
 2854              	.L136:
 427:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 428:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 429:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 430:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 2855              		.loc 1 430 11
 2856 006c 7B68     		ldr	r3, [r7, #4]
 2857 006e 5B6A     		ldr	r3, [r3, #36]
 2858 0070 1846     		mov	r0, r3
 2859 0072 FFF7FEFF 		bl	LL_RCC_MSI_SetRange
 431:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 432:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 2860              		.loc 1 432 11
 2861 0076 7B68     		ldr	r3, [r7, #4]
 2862 0078 1B6A     		ldr	r3, [r3, #32]
 2863 007a 1846     		mov	r0, r3
 2864 007c FFF7FEFF 		bl	LL_RCC_MSI_SetCalibTrimming
 2865 0080 13E0     		b	.L137
 2866              	.L135:
 433:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 434:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         else
 435:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 436:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 437:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 438:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 129


 2867              		.loc 1 438 11
 2868 0082 7B68     		ldr	r3, [r7, #4]
 2869 0084 5B6A     		ldr	r3, [r3, #36]
 2870 0086 1846     		mov	r0, r3
 2871 0088 FFF7FEFF 		bl	LL_RCC_MSI_SetRange
 439:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 440:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 2872              		.loc 1 440 11
 2873 008c 7B68     		ldr	r3, [r7, #4]
 2874 008e 1B6A     		ldr	r3, [r3, #32]
 2875 0090 1846     		mov	r0, r3
 2876 0092 FFF7FEFF 		bl	LL_RCC_MSI_SetCalibTrimming
 441:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 442:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 443:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 2877              		.loc 1 443 15
 2878 0096 7B68     		ldr	r3, [r7, #4]
 2879 0098 5B6A     		ldr	r3, [r3, #36]
 2880 009a 1846     		mov	r0, r3
 2881 009c FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 2882 00a0 0346     		mov	r3, r0
 2883              		.loc 1 443 14 discriminator 1
 2884 00a2 002B     		cmp	r3, #0
 2885 00a4 01D0     		beq	.L137
 444:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 445:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_ERROR;
 2886              		.loc 1 445 20
 2887 00a6 0123     		movs	r3, #1
 2888 00a8 17E3     		b	.L130
 2889              	.L137:
 446:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 447:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 448:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 449:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 450:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetHCLKFreq();
 2890              		.loc 1 450 27
 2891 00aa FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2892 00ae 0346     		mov	r3, r0
 2893              		.loc 1 450 25 discriminator 1
 2894 00b0 A44A     		ldr	r2, .L219
 2895 00b2 1360     		str	r3, [r2]
 451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 452:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (HAL_InitTick(uwTickPrio) != HAL_OK)
 2896              		.loc 1 452 13
 2897 00b4 A44B     		ldr	r3, .L219+4
 2898 00b6 1B68     		ldr	r3, [r3]
 2899 00b8 1846     		mov	r0, r3
 2900 00ba FFF7FEFF 		bl	HAL_InitTick
 2901 00be 0346     		mov	r3, r0
 2902              		.loc 1 452 12 discriminator 1
 2903 00c0 002B     		cmp	r3, #0
 2904 00c2 39D0     		beq	.L218
 453:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 454:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_ERROR;
 2905              		.loc 1 454 18
 2906 00c4 0123     		movs	r3, #1
 2907 00c6 08E3     		b	.L130
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 130


 2908              	.L133:
 455:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 456:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 457:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 458:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 459:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 460:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the MSI State */
 461:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 2909              		.loc 1 461 28
 2910 00c8 7B68     		ldr	r3, [r7, #4]
 2911 00ca DB69     		ldr	r3, [r3, #28]
 2912              		.loc 1 461 10
 2913 00cc 002B     		cmp	r3, #0
 2914 00ce 1ED0     		beq	.L139
 462:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 463:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 464:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 2915              		.loc 1 464 9
 2916 00d0 FFF7FEFF 		bl	LL_RCC_MSI_Enable
 465:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 466:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get timeout */
 467:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2917              		.loc 1 467 21
 2918 00d4 FFF7FEFF 		bl	HAL_GetTick
 2919 00d8 7862     		str	r0, [r7, #36]
 468:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 469:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till MSI is ready */
 470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_MSI_IsReady() == 0U)
 2920              		.loc 1 470 15
 2921 00da 08E0     		b	.L140
 2922              	.L141:
 471:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 472:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 2923              		.loc 1 472 16
 2924 00dc FFF7FEFF 		bl	HAL_GetTick
 2925 00e0 0246     		mov	r2, r0
 2926              		.loc 1 472 30 discriminator 1
 2927 00e2 7B6A     		ldr	r3, [r7, #36]
 2928 00e4 D31A     		subs	r3, r2, r3
 2929              		.loc 1 472 14 discriminator 1
 2930 00e6 022B     		cmp	r3, #2
 2931 00e8 01D9     		bls	.L140
 473:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 474:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 2932              		.loc 1 474 20
 2933 00ea 0323     		movs	r3, #3
 2934 00ec F5E2     		b	.L130
 2935              	.L140:
 470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 2936              		.loc 1 470 16
 2937 00ee FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 2938 00f2 0346     		mov	r3, r0
 470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 2939              		.loc 1 470 37 discriminator 1
 2940 00f4 002B     		cmp	r3, #0
 2941 00f6 F1D0     		beq	.L141
 475:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 131


 476:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 477:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 478:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 479:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 2942              		.loc 1 479 9
 2943 00f8 7B68     		ldr	r3, [r7, #4]
 2944 00fa 5B6A     		ldr	r3, [r3, #36]
 2945 00fc 1846     		mov	r0, r3
 2946 00fe FFF7FEFF 		bl	LL_RCC_MSI_SetRange
 480:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 481:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 2947              		.loc 1 481 9
 2948 0102 7B68     		ldr	r3, [r7, #4]
 2949 0104 1B6A     		ldr	r3, [r3, #32]
 2950 0106 1846     		mov	r0, r3
 2951 0108 FFF7FEFF 		bl	LL_RCC_MSI_SetCalibTrimming
 2952 010c 15E0     		b	.L131
 2953              	.L139:
 482:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 483:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 484:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 485:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 486:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 487:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 2954              		.loc 1 487 9
 2955 010e FFF7FEFF 		bl	LL_RCC_MSI_Disable
 488:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 489:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get timeout */
 490:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2956              		.loc 1 490 21
 2957 0112 FFF7FEFF 		bl	HAL_GetTick
 2958 0116 7862     		str	r0, [r7, #36]
 491:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 492:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till MSI is disabled */
 493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_MSI_IsReady() != 0U)
 2959              		.loc 1 493 15
 2960 0118 08E0     		b	.L142
 2961              	.L143:
 494:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 495:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 2962              		.loc 1 495 16
 2963 011a FFF7FEFF 		bl	HAL_GetTick
 2964 011e 0246     		mov	r2, r0
 2965              		.loc 1 495 30 discriminator 1
 2966 0120 7B6A     		ldr	r3, [r7, #36]
 2967 0122 D31A     		subs	r3, r2, r3
 2968              		.loc 1 495 14 discriminator 1
 2969 0124 022B     		cmp	r3, #2
 2970 0126 01D9     		bls	.L142
 496:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 497:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 2971              		.loc 1 497 20
 2972 0128 0323     		movs	r3, #3
 2973 012a D6E2     		b	.L130
 2974              	.L142:
 493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 2975              		.loc 1 493 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 132


 2976 012c FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 2977 0130 0346     		mov	r3, r0
 493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 2978              		.loc 1 493 37 discriminator 1
 2979 0132 002B     		cmp	r3, #0
 2980 0134 F1D1     		bne	.L143
 2981 0136 00E0     		b	.L131
 2982              	.L218:
 411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 2983              		.loc 1 411 10
 2984 0138 00BF     		nop
 2985              	.L131:
 2986              	.LBE2:
 498:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 499:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 500:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 501:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 502:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 503:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 504:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 505:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 2987              		.loc 1 505 26
 2988 013a 7B68     		ldr	r3, [r7, #4]
 2989 013c 1B68     		ldr	r3, [r3]
 2990              		.loc 1 505 44
 2991 013e 03F00103 		and	r3, r3, #1
 2992              		.loc 1 505 6
 2993 0142 002B     		cmp	r3, #0
 2994 0144 47D0     		beq	.L144
 2995              	.LBB3:
 506:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 507:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 508:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 509:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 510:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 511:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 2996              		.loc 1 511 37
 2997 0146 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 2998 014a 3862     		str	r0, [r7, #32]
 512:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 2999              		.loc 1 512 37
 3000 014c FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 3001 0150 F861     		str	r0, [r7, #28]
 513:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 3002              		.loc 1 513 8
 3003 0152 3B6A     		ldr	r3, [r7, #32]
 3004 0154 082B     		cmp	r3, #8
 3005 0156 05D0     		beq	.L145
 3006              		.loc 1 513 57 discriminator 1
 3007 0158 3B6A     		ldr	r3, [r7, #32]
 3008 015a 0C2B     		cmp	r3, #12
 3009 015c 08D1     		bne	.L146
 514:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE
 3010              		.loc 1 514 61
 3011 015e FB69     		ldr	r3, [r7, #28]
 3012 0160 032B     		cmp	r3, #3
 3013 0162 05D1     		bne	.L146
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 133


 3014              	.L145:
 515:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 516:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 3015              		.loc 1 516 28
 3016 0164 7B68     		ldr	r3, [r7, #4]
 3017 0166 5B68     		ldr	r3, [r3, #4]
 3018              		.loc 1 516 10
 3019 0168 002B     		cmp	r3, #0
 3020 016a 34D1     		bne	.L144
 517:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 518:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 3021              		.loc 1 518 16
 3022 016c 0123     		movs	r3, #1
 3023 016e B4E2     		b	.L130
 3024              	.L146:
 519:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 520:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 521:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 522:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 523:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 524:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 3025              		.loc 1 524 7
 3026 0170 7B68     		ldr	r3, [r7, #4]
 3027 0172 5B68     		ldr	r3, [r3, #4]
 3028 0174 B3F5803F 		cmp	r3, #65536
 3029 0178 02D1     		bne	.L148
 3030              		.loc 1 524 7 is_stmt 0 discriminator 1
 3031 017a FFF7FEFF 		bl	LL_RCC_HSE_Enable
 3032 017e 01E0     		b	.L149
 3033              	.L148:
 3034              		.loc 1 524 7 discriminator 2
 3035 0180 FFF7FEFF 		bl	LL_RCC_HSE_Disable
 3036              	.L149:
 525:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 526:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the HSE State */
 527:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 3037              		.loc 1 527 28 is_stmt 1
 3038 0184 7B68     		ldr	r3, [r7, #4]
 3039 0186 5B68     		ldr	r3, [r3, #4]
 3040              		.loc 1 527 10
 3041 0188 002B     		cmp	r3, #0
 3042 018a 12D0     		beq	.L150
 528:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 529:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 530:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3043              		.loc 1 530 21
 3044 018c FFF7FEFF 		bl	HAL_GetTick
 3045 0190 7862     		str	r0, [r7, #36]
 531:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 532:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till HSE is ready */
 533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_HSE_IsReady() == 0U)
 3046              		.loc 1 533 15
 3047 0192 08E0     		b	.L151
 3048              	.L152:
 534:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 535:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 3049              		.loc 1 535 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 134


 3050 0194 FFF7FEFF 		bl	HAL_GetTick
 3051 0198 0246     		mov	r2, r0
 3052              		.loc 1 535 30 discriminator 1
 3053 019a 7B6A     		ldr	r3, [r7, #36]
 3054 019c D31A     		subs	r3, r2, r3
 3055              		.loc 1 535 14 discriminator 1
 3056 019e 642B     		cmp	r3, #100
 3057 01a0 01D9     		bls	.L151
 536:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 537:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3058              		.loc 1 537 20
 3059 01a2 0323     		movs	r3, #3
 3060 01a4 99E2     		b	.L130
 3061              	.L151:
 533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3062              		.loc 1 533 16
 3063 01a6 FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 3064 01aa 0346     		mov	r3, r0
 533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3065              		.loc 1 533 37 discriminator 1
 3066 01ac 002B     		cmp	r3, #0
 3067 01ae F1D0     		beq	.L152
 3068 01b0 11E0     		b	.L144
 3069              	.L150:
 538:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 539:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 540:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 541:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 542:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 543:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 544:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3070              		.loc 1 544 21
 3071 01b2 FFF7FEFF 		bl	HAL_GetTick
 3072 01b6 7862     		str	r0, [r7, #36]
 545:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 546:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till HSE is disabled */
 547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_HSE_IsReady() != 0U)
 3073              		.loc 1 547 15
 3074 01b8 08E0     		b	.L153
 3075              	.L154:
 548:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 549:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 3076              		.loc 1 549 16
 3077 01ba FFF7FEFF 		bl	HAL_GetTick
 3078 01be 0246     		mov	r2, r0
 3079              		.loc 1 549 30 discriminator 1
 3080 01c0 7B6A     		ldr	r3, [r7, #36]
 3081 01c2 D31A     		subs	r3, r2, r3
 3082              		.loc 1 549 14 discriminator 1
 3083 01c4 642B     		cmp	r3, #100
 3084 01c6 01D9     		bls	.L153
 550:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 551:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3085              		.loc 1 551 20
 3086 01c8 0323     		movs	r3, #3
 3087 01ca 86E2     		b	.L130
 3088              	.L153:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 135


 547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3089              		.loc 1 547 16
 3090 01cc FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 3091 01d0 0346     		mov	r3, r0
 547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3092              		.loc 1 547 37 discriminator 1
 3093 01d2 002B     		cmp	r3, #0
 3094 01d4 F1D1     		bne	.L154
 3095              	.L144:
 3096              	.LBE3:
 552:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 553:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 554:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 555:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 556:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 557:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 558:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 559:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 3097              		.loc 1 559 26
 3098 01d6 7B68     		ldr	r3, [r7, #4]
 3099 01d8 1B68     		ldr	r3, [r3]
 3100              		.loc 1 559 44
 3101 01da 03F00203 		and	r3, r3, #2
 3102              		.loc 1 559 6
 3103 01de 002B     		cmp	r3, #0
 3104 01e0 4CD0     		beq	.L155
 3105              	.LBB4:
 560:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 561:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 562:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 563:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 564:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 565:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 566:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 3106              		.loc 1 566 37
 3107 01e2 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 3108 01e6 B861     		str	r0, [r7, #24]
 567:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 3109              		.loc 1 567 37
 3110 01e8 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 3111 01ec 7861     		str	r0, [r7, #20]
 568:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 3112              		.loc 1 568 8
 3113 01ee BB69     		ldr	r3, [r7, #24]
 3114 01f0 042B     		cmp	r3, #4
 3115 01f2 05D0     		beq	.L156
 3116              		.loc 1 568 57 discriminator 1
 3117 01f4 BB69     		ldr	r3, [r7, #24]
 3118 01f6 0C2B     		cmp	r3, #12
 3119 01f8 0ED1     		bne	.L157
 569:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI
 3120              		.loc 1 569 61
 3121 01fa 7B69     		ldr	r3, [r7, #20]
 3122 01fc 022B     		cmp	r3, #2
 3123 01fe 0BD1     		bne	.L157
 3124              	.L156:
 570:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 136


 571:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 3125              		.loc 1 572 28
 3126 0200 7B68     		ldr	r3, [r7, #4]
 3127 0202 DB68     		ldr	r3, [r3, #12]
 3128              		.loc 1 572 10
 3129 0204 002B     		cmp	r3, #0
 3130 0206 01D1     		bne	.L158
 573:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 574:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 3131              		.loc 1 574 16
 3132 0208 0123     		movs	r3, #1
 3133 020a 66E2     		b	.L130
 3134              	.L158:
 575:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 576:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 577:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 578:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 579:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 580:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 3135              		.loc 1 580 9
 3136 020c 7B68     		ldr	r3, [r7, #4]
 3137 020e 1B69     		ldr	r3, [r3, #16]
 3138 0210 1846     		mov	r0, r3
 3139 0212 FFF7FEFF 		bl	LL_RCC_HSI_SetCalibTrimming
 572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3140              		.loc 1 572 10
 3141 0216 31E0     		b	.L155
 3142              	.L157:
 581:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 582:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 583:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 584:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 585:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the HSI State */
 586:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 3143              		.loc 1 586 28
 3144 0218 7B68     		ldr	r3, [r7, #4]
 3145 021a DB68     		ldr	r3, [r3, #12]
 3146              		.loc 1 586 10
 3147 021c 002B     		cmp	r3, #0
 3148 021e 19D0     		beq	.L159
 587:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 588:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 589:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 3149              		.loc 1 589 9
 3150 0220 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 590:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 591:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 592:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3151              		.loc 1 592 21
 3152 0224 FFF7FEFF 		bl	HAL_GetTick
 3153 0228 7862     		str	r0, [r7, #36]
 593:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 594:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till HSI is ready */
 595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_HSI_IsReady() == 0U)
 3154              		.loc 1 595 15
 3155 022a 08E0     		b	.L160
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 137


 3156              	.L161:
 596:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 597:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 3157              		.loc 1 597 16
 3158 022c FFF7FEFF 		bl	HAL_GetTick
 3159 0230 0246     		mov	r2, r0
 3160              		.loc 1 597 30 discriminator 1
 3161 0232 7B6A     		ldr	r3, [r7, #36]
 3162 0234 D31A     		subs	r3, r2, r3
 3163              		.loc 1 597 14 discriminator 1
 3164 0236 022B     		cmp	r3, #2
 3165 0238 01D9     		bls	.L160
 598:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 599:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3166              		.loc 1 599 20
 3167 023a 0323     		movs	r3, #3
 3168 023c 4DE2     		b	.L130
 3169              	.L160:
 595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3170              		.loc 1 595 16
 3171 023e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 3172 0242 0346     		mov	r3, r0
 595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3173              		.loc 1 595 37 discriminator 1
 3174 0244 002B     		cmp	r3, #0
 3175 0246 F1D0     		beq	.L161
 600:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 601:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 602:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 603:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 604:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 3176              		.loc 1 604 9
 3177 0248 7B68     		ldr	r3, [r7, #4]
 3178 024a 1B69     		ldr	r3, [r3, #16]
 3179 024c 1846     		mov	r0, r3
 3180 024e FFF7FEFF 		bl	LL_RCC_HSI_SetCalibTrimming
 3181 0252 13E0     		b	.L155
 3182              	.L159:
 605:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 606:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 607:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 608:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 609:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 3183              		.loc 1 609 9
 3184 0254 FFF7FEFF 		bl	LL_RCC_HSI_Disable
 610:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 611:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3185              		.loc 1 612 21
 3186 0258 FFF7FEFF 		bl	HAL_GetTick
 3187 025c 7862     		str	r0, [r7, #36]
 613:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 614:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till HSI is disabled */
 615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_HSI_IsReady() != 0U)
 3188              		.loc 1 615 15
 3189 025e 08E0     		b	.L162
 3190              	.L163:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 138


 616:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 617:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 3191              		.loc 1 617 16
 3192 0260 FFF7FEFF 		bl	HAL_GetTick
 3193 0264 0246     		mov	r2, r0
 3194              		.loc 1 617 30 discriminator 1
 3195 0266 7B6A     		ldr	r3, [r7, #36]
 3196 0268 D31A     		subs	r3, r2, r3
 3197              		.loc 1 617 14 discriminator 1
 3198 026a 022B     		cmp	r3, #2
 3199 026c 01D9     		bls	.L162
 618:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 619:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3200              		.loc 1 619 20
 3201 026e 0323     		movs	r3, #3
 3202 0270 33E2     		b	.L130
 3203              	.L162:
 615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3204              		.loc 1 615 16
 3205 0272 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 3206 0276 0346     		mov	r3, r0
 615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3207              		.loc 1 615 37 discriminator 1
 3208 0278 002B     		cmp	r3, #0
 3209 027a F1D1     		bne	.L163
 3210              	.L155:
 3211              	.LBE4:
 620:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 621:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 622:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 624:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 625:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/
 626:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) 
 3212              		.loc 1 627 27
 3213 027c 7B68     		ldr	r3, [r7, #4]
 3214 027e 1B68     		ldr	r3, [r3]
 3215              		.loc 1 627 45
 3216 0280 03F00803 		and	r3, r3, #8
 3217              		.loc 1 627 6
 3218 0284 002B     		cmp	r3, #0
 3219 0286 06D1     		bne	.L164
 628:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 3220              		.loc 1 628 27
 3221 0288 7B68     		ldr	r3, [r7, #4]
 3222 028a 1B68     		ldr	r3, [r3]
 3223              		.loc 1 628 45
 3224 028c 03F01003 		and	r3, r3, #16
 627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 3225              		.loc 1 627 100 discriminator 1
 3226 0290 002B     		cmp	r3, #0
 3227 0292 00F0A380 		beq	.L165
 3228              	.L164:
 629:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 630:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 631:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 139


 632:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 633:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the LSI State */
 634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 3229              		.loc 1 634 26
 3230 0296 7B68     		ldr	r3, [r7, #4]
 3231 0298 5B69     		ldr	r3, [r3, #20]
 3232              		.loc 1 634 8
 3233 029a 002B     		cmp	r3, #0
 3234 029c 76D0     		beq	.L166
 635:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 636:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /*------------------------------ LSI2 selected by default (when Switch ON) ------------------
 637:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI
 3235              		.loc 1 637 30
 3236 029e 7B68     		ldr	r3, [r7, #4]
 3237 02a0 1B68     		ldr	r3, [r3]
 3238              		.loc 1 637 48
 3239 02a2 03F01003 		and	r3, r3, #16
 3240              		.loc 1 637 10
 3241 02a6 002B     		cmp	r3, #0
 3242 02a8 46D0     		beq	.L167
 638:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 639:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));
 640:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 641:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* 1. Check LSI1 state and enable if required */
 642:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (LL_RCC_LSI1_IsReady() == 0U)
 3243              		.loc 1 642 13
 3244 02aa FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 3245 02ae 0346     		mov	r3, r0
 3246              		.loc 1 642 12 discriminator 1
 3247 02b0 002B     		cmp	r3, #0
 3248 02b2 13D1     		bne	.L168
 643:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 644:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* This is required to enable LSI1 before enabling LSI2 */
 645:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_LSI1_ENABLE();
 3249              		.loc 1 645 11
 3250 02b4 FFF7FEFF 		bl	LL_RCC_LSI1_Enable
 646:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 647:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Get Start Tick*/
 648:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           tickstart = HAL_GetTick();
 3251              		.loc 1 648 23
 3252 02b8 FFF7FEFF 		bl	HAL_GetTick
 3253 02bc 7862     		str	r0, [r7, #36]
 649:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 650:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Wait till LSI1 is ready */
 651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           while (LL_RCC_LSI1_IsReady() == 0U)
 3254              		.loc 1 651 17
 3255 02be 08E0     		b	.L169
 3256              	.L170:
 652:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 653:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 3257              		.loc 1 653 18
 3258 02c0 FFF7FEFF 		bl	HAL_GetTick
 3259 02c4 0246     		mov	r2, r0
 3260              		.loc 1 653 32 discriminator 1
 3261 02c6 7B6A     		ldr	r3, [r7, #36]
 3262 02c8 D31A     		subs	r3, r2, r3
 3263              		.loc 1 653 16 discriminator 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 140


 3264 02ca 022B     		cmp	r3, #2
 3265 02cc 01D9     		bls	.L169
 654:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 655:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               return HAL_TIMEOUT;
 3266              		.loc 1 655 22
 3267 02ce 0323     		movs	r3, #3
 3268 02d0 03E2     		b	.L130
 3269              	.L169:
 651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 3270              		.loc 1 651 18
 3271 02d2 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 3272 02d6 0346     		mov	r3, r0
 651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 3273              		.loc 1 651 40 discriminator 1
 3274 02d8 002B     		cmp	r3, #0
 3275 02da F1D0     		beq	.L170
 3276              	.L168:
 656:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             }
 657:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 658:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 659:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 660:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
 661:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_LSI2_ENABLE();
 3277              		.loc 1 661 9
 3278 02dc FFF7FEFF 		bl	LL_RCC_LSI2_Enable
 662:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 663:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 664:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3279              		.loc 1 664 21
 3280 02e0 FFF7FEFF 		bl	HAL_GetTick
 3281 02e4 7862     		str	r0, [r7, #36]
 665:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 666:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till LSI2 is ready */
 667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_LSI2_IsReady() == 0U)
 3282              		.loc 1 667 15
 3283 02e6 08E0     		b	.L171
 3284              	.L172:
 668:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 669:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 3285              		.loc 1 669 16
 3286 02e8 FFF7FEFF 		bl	HAL_GetTick
 3287 02ec 0246     		mov	r2, r0
 3288              		.loc 1 669 30 discriminator 1
 3289 02ee 7B6A     		ldr	r3, [r7, #36]
 3290 02f0 D31A     		subs	r3, r2, r3
 3291              		.loc 1 669 14 discriminator 1
 3292 02f2 032B     		cmp	r3, #3
 3293 02f4 01D9     		bls	.L171
 670:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 671:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3294              		.loc 1 671 20
 3295 02f6 0323     		movs	r3, #3
 3296 02f8 EFE1     		b	.L130
 3297              	.L171:
 667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3298              		.loc 1 667 16
 3299 02fa FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 141


 3300 02fe 0346     		mov	r3, r0
 667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3301              		.loc 1 667 38 discriminator 1
 3302 0300 002B     		cmp	r3, #0
 3303 0302 F1D0     		beq	.L172
 672:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 673:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 674:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
 675:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 3304              		.loc 1 675 9
 3305 0304 7B68     		ldr	r3, [r7, #4]
 3306 0306 9B69     		ldr	r3, [r3, #24]
 3307 0308 1846     		mov	r0, r3
 3308 030a FFF7FEFF 		bl	LL_RCC_LSI2_SetTrimming
 676:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 677:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* 3. Disable LSI1 */
 678:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 679:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* LSI1 was initially not enable, require to disable it */
 680:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_LSI1_DISABLE();
 3309              		.loc 1 680 9
 3310 030e FFF7FEFF 		bl	LL_RCC_LSI1_Disable
 681:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 682:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 683:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3311              		.loc 1 683 21
 3312 0312 FFF7FEFF 		bl	HAL_GetTick
 3313 0316 7862     		str	r0, [r7, #36]
 684:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 685:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till LSI1 is disabled */
 686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_LSI1_IsReady() != 0U)
 3314              		.loc 1 686 15
 3315 0318 08E0     		b	.L173
 3316              	.L174:
 687:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 688:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 3317              		.loc 1 688 16
 3318 031a FFF7FEFF 		bl	HAL_GetTick
 3319 031e 0246     		mov	r2, r0
 3320              		.loc 1 688 30 discriminator 1
 3321 0320 7B6A     		ldr	r3, [r7, #36]
 3322 0322 D31A     		subs	r3, r2, r3
 3323              		.loc 1 688 14 discriminator 1
 3324 0324 022B     		cmp	r3, #2
 3325 0326 01D9     		bls	.L173
 689:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 690:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3326              		.loc 1 690 20
 3327 0328 0323     		movs	r3, #3
 3328 032a D6E1     		b	.L130
 3329              	.L173:
 686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3330              		.loc 1 686 16
 3331 032c FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 3332 0330 0346     		mov	r3, r0
 686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3333              		.loc 1 686 38 discriminator 1
 3334 0332 002B     		cmp	r3, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 142


 3335 0334 F1D1     		bne	.L174
 3336 0336 51E0     		b	.L165
 3337              	.L167:
 691:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 692:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 693:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 694:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 695:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 696:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*
 697:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 698:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* 1. Enable the Internal Low Speed oscillator (LSI1). */
 699:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_LSI1_ENABLE();
 3338              		.loc 1 699 9
 3339 0338 FFF7FEFF 		bl	LL_RCC_LSI1_Enable
 700:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 701:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 702:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3340              		.loc 1 702 21
 3341 033c FFF7FEFF 		bl	HAL_GetTick
 3342 0340 7862     		str	r0, [r7, #36]
 703:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 704:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till LSI1 is ready */
 705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_LSI1_IsReady() == 0U)
 3343              		.loc 1 705 15
 3344 0342 0CE0     		b	.L175
 3345              	.L220:
 3346              		.align	2
 3347              	.L219:
 3348 0344 00000000 		.word	SystemCoreClock
 3349 0348 00000000 		.word	uwTickPrio
 3350              	.L176:
 706:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 707:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 3351              		.loc 1 707 16
 3352 034c FFF7FEFF 		bl	HAL_GetTick
 3353 0350 0246     		mov	r2, r0
 3354              		.loc 1 707 30 discriminator 1
 3355 0352 7B6A     		ldr	r3, [r7, #36]
 3356 0354 D31A     		subs	r3, r2, r3
 3357              		.loc 1 707 14 discriminator 1
 3358 0356 022B     		cmp	r3, #2
 3359 0358 01D9     		bls	.L175
 708:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 709:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3360              		.loc 1 709 20
 3361 035a 0323     		movs	r3, #3
 3362 035c BDE1     		b	.L130
 3363              	.L175:
 705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3364              		.loc 1 705 16
 3365 035e FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 3366 0362 0346     		mov	r3, r0
 705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3367              		.loc 1 705 38 discriminator 1
 3368 0364 002B     		cmp	r3, #0
 3369 0366 F1D0     		beq	.L176
 710:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 143


 711:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 712:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /*2. Switch OFF LSI2*/
 713:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 714:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Disable the Internal Low Speed oscillator (LSI2). */
 715:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_LSI2_DISABLE();
 3370              		.loc 1 715 9
 3371 0368 FFF7FEFF 		bl	LL_RCC_LSI2_Disable
 716:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 717:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till LSI2 is disabled */
 718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (LL_RCC_LSI2_IsReady() != 0U)
 3372              		.loc 1 718 15
 3373 036c 08E0     		b	.L177
 3374              	.L178:
 719:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 720:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 3375              		.loc 1 720 16
 3376 036e FFF7FEFF 		bl	HAL_GetTick
 3377 0372 0246     		mov	r2, r0
 3378              		.loc 1 720 30 discriminator 1
 3379 0374 7B6A     		ldr	r3, [r7, #36]
 3380 0376 D31A     		subs	r3, r2, r3
 3381              		.loc 1 720 14 discriminator 1
 3382 0378 032B     		cmp	r3, #3
 3383 037a 01D9     		bls	.L177
 721:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 722:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3384              		.loc 1 722 20
 3385 037c 0323     		movs	r3, #3
 3386 037e ACE1     		b	.L130
 3387              	.L177:
 718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3388              		.loc 1 718 16
 3389 0380 FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 3390 0384 0346     		mov	r3, r0
 718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3391              		.loc 1 718 38 discriminator 1
 3392 0386 002B     		cmp	r3, #0
 3393 0388 F1D1     		bne	.L178
 3394 038a 27E0     		b	.L165
 3395              	.L166:
 723:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 724:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 725:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 726:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 727:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 728:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 729:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 730:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI2). */
 731:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       __HAL_RCC_LSI2_DISABLE();
 3396              		.loc 1 731 7
 3397 038c FFF7FEFF 		bl	LL_RCC_LSI2_Disable
 732:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 733:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 734:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3398              		.loc 1 734 19
 3399 0390 FFF7FEFF 		bl	HAL_GetTick
 3400 0394 7862     		str	r0, [r7, #36]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 144


 735:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till LSI2 is disabled */
 737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_LSI2_IsReady() != 0U)
 3401              		.loc 1 737 13
 3402 0396 08E0     		b	.L179
 3403              	.L180:
 738:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 739:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 3404              		.loc 1 739 14
 3405 0398 FFF7FEFF 		bl	HAL_GetTick
 3406 039c 0246     		mov	r2, r0
 3407              		.loc 1 739 28 discriminator 1
 3408 039e 7B6A     		ldr	r3, [r7, #36]
 3409 03a0 D31A     		subs	r3, r2, r3
 3410              		.loc 1 739 12 discriminator 1
 3411 03a2 032B     		cmp	r3, #3
 3412 03a4 01D9     		bls	.L179
 740:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 741:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3413              		.loc 1 741 18
 3414 03a6 0323     		movs	r3, #3
 3415 03a8 97E1     		b	.L130
 3416              	.L179:
 737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3417              		.loc 1 737 14
 3418 03aa FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 3419 03ae 0346     		mov	r3, r0
 737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3420              		.loc 1 737 36 discriminator 1
 3421 03b0 002B     		cmp	r3, #0
 3422 03b2 F1D1     		bne	.L180
 742:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 743:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 744:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 745:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI1). */
 746:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       __HAL_RCC_LSI1_DISABLE();
 3423              		.loc 1 746 7
 3424 03b4 FFF7FEFF 		bl	LL_RCC_LSI1_Disable
 747:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 749:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3425              		.loc 1 749 19
 3426 03b8 FFF7FEFF 		bl	HAL_GetTick
 3427 03bc 7862     		str	r0, [r7, #36]
 750:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 751:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till LSI1 is disabled */
 752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_LSI1_IsReady() != 0U)
 3428              		.loc 1 752 13
 3429 03be 08E0     		b	.L181
 3430              	.L182:
 753:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 754:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 3431              		.loc 1 754 14
 3432 03c0 FFF7FEFF 		bl	HAL_GetTick
 3433 03c4 0246     		mov	r2, r0
 3434              		.loc 1 754 28 discriminator 1
 3435 03c6 7B6A     		ldr	r3, [r7, #36]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 145


 3436 03c8 D31A     		subs	r3, r2, r3
 3437              		.loc 1 754 12 discriminator 1
 3438 03ca 022B     		cmp	r3, #2
 3439 03cc 01D9     		bls	.L181
 755:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 756:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3440              		.loc 1 756 18
 3441 03ce 0323     		movs	r3, #3
 3442 03d0 83E1     		b	.L130
 3443              	.L181:
 752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3444              		.loc 1 752 14
 3445 03d2 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 3446 03d6 0346     		mov	r3, r0
 752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3447              		.loc 1 752 36 discriminator 1
 3448 03d8 002B     		cmp	r3, #0
 3449 03da F1D1     		bne	.L182
 3450              	.L165:
 757:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 758:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 760:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 761:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 762:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 763:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 3451              		.loc 1 763 26
 3452 03dc 7B68     		ldr	r3, [r7, #4]
 3453 03de 1B68     		ldr	r3, [r3]
 3454              		.loc 1 763 44
 3455 03e0 03F00403 		and	r3, r3, #4
 3456              		.loc 1 763 6
 3457 03e4 002B     		cmp	r3, #0
 3458 03e6 5BD0     		beq	.L183
 764:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 767:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 768:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 769:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 771:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3459              		.loc 1 771 9
 3460 03e8 A74B     		ldr	r3, .L221
 3461 03ea 1B68     		ldr	r3, [r3]
 3462 03ec 03F48073 		and	r3, r3, #256
 3463              		.loc 1 771 8
 3464 03f0 002B     		cmp	r3, #0
 3465 03f2 14D1     		bne	.L184
 772:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 773:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Enable write access to Backup domain */
 774:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       HAL_PWR_EnableBkUpAccess();
 3466              		.loc 1 774 7
 3467 03f4 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 775:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 777:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 146


 3468              		.loc 1 777 19
 3469 03f8 FFF7FEFF 		bl	HAL_GetTick
 3470 03fc 7862     		str	r0, [r7, #36]
 778:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3471              		.loc 1 779 13
 3472 03fe 08E0     		b	.L185
 3473              	.L186:
 780:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 781:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 3474              		.loc 1 781 14
 3475 0400 FFF7FEFF 		bl	HAL_GetTick
 3476 0404 0246     		mov	r2, r0
 3477              		.loc 1 781 28 discriminator 1
 3478 0406 7B6A     		ldr	r3, [r7, #36]
 3479 0408 D31A     		subs	r3, r2, r3
 3480              		.loc 1 781 12 discriminator 1
 3481 040a 022B     		cmp	r3, #2
 3482 040c 01D9     		bls	.L185
 782:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 783:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3483              		.loc 1 783 18
 3484 040e 0323     		movs	r3, #3
 3485 0410 63E1     		b	.L130
 3486              	.L185:
 779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3487              		.loc 1 779 14
 3488 0412 9D4B     		ldr	r3, .L221
 3489 0414 1B68     		ldr	r3, [r3]
 3490 0416 03F48073 		and	r3, r3, #256
 3491 041a 002B     		cmp	r3, #0
 3492 041c F0D0     		beq	.L186
 3493              	.L184:
 784:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 785:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 786:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 787:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 788:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 789:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 3494              		.loc 1 789 5
 3495 041e 7B68     		ldr	r3, [r7, #4]
 3496 0420 9B68     		ldr	r3, [r3, #8]
 3497 0422 012B     		cmp	r3, #1
 3498 0424 02D1     		bne	.L187
 3499              		.loc 1 789 5 is_stmt 0 discriminator 1
 3500 0426 FFF7FEFF 		bl	LL_RCC_LSE_Enable
 3501 042a 0CE0     		b	.L188
 3502              	.L187:
 3503              		.loc 1 789 5 discriminator 2
 3504 042c 7B68     		ldr	r3, [r7, #4]
 3505 042e 9B68     		ldr	r3, [r3, #8]
 3506 0430 052B     		cmp	r3, #5
 3507 0432 04D1     		bne	.L189
 3508              		.loc 1 789 5 discriminator 3
 3509 0434 FFF7FEFF 		bl	LL_RCC_LSE_EnableBypass
 3510              		.loc 1 789 5 discriminator 1
 3511 0438 FFF7FEFF 		bl	LL_RCC_LSE_Enable
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 147


 3512 043c 03E0     		b	.L188
 3513              	.L189:
 3514              		.loc 1 789 5 discriminator 4
 3515 043e FFF7FEFF 		bl	LL_RCC_LSE_Disable
 3516              		.loc 1 789 5 discriminator 1
 3517 0442 FFF7FEFF 		bl	LL_RCC_LSE_DisableBypass
 3518              	.L188:
 790:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the LSE State */
 792:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 3519              		.loc 1 792 26 is_stmt 1
 3520 0446 7B68     		ldr	r3, [r7, #4]
 3521 0448 9B68     		ldr	r3, [r3, #8]
 3522              		.loc 1 792 8
 3523 044a 002B     		cmp	r3, #0
 3524 044c 14D0     		beq	.L190
 793:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 794:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 795:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3525              		.loc 1 795 19
 3526 044e FFF7FEFF 		bl	HAL_GetTick
 3527 0452 7862     		str	r0, [r7, #36]
 796:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 797:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till LSE is ready */
 798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_LSE_IsReady() == 0U)
 3528              		.loc 1 798 13
 3529 0454 0AE0     		b	.L191
 3530              	.L192:
 799:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 800:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 3531              		.loc 1 800 14
 3532 0456 FFF7FEFF 		bl	HAL_GetTick
 3533 045a 0246     		mov	r2, r0
 3534              		.loc 1 800 28 discriminator 1
 3535 045c 7B6A     		ldr	r3, [r7, #36]
 3536 045e D31A     		subs	r3, r2, r3
 3537              		.loc 1 800 12 discriminator 1
 3538 0460 41F28832 		movw	r2, #5000
 3539 0464 9342     		cmp	r3, r2
 3540 0466 01D9     		bls	.L191
 801:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3541              		.loc 1 802 18
 3542 0468 0323     		movs	r3, #3
 3543 046a 36E1     		b	.L130
 3544              	.L191:
 798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3545              		.loc 1 798 14
 3546 046c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 3547 0470 0346     		mov	r3, r0
 798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3548              		.loc 1 798 35 discriminator 1
 3549 0472 002B     		cmp	r3, #0
 3550 0474 EFD0     		beq	.L192
 3551 0476 13E0     		b	.L183
 3552              	.L190:
 803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 148


 804:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 805:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 806:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 807:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 808:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 809:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3553              		.loc 1 809 19
 3554 0478 FFF7FEFF 		bl	HAL_GetTick
 3555 047c 7862     		str	r0, [r7, #36]
 810:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 811:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till LSE is disabled */
 812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_LSE_IsReady() != 0U)
 3556              		.loc 1 812 13
 3557 047e 0AE0     		b	.L193
 3558              	.L194:
 813:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 814:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 3559              		.loc 1 814 14
 3560 0480 FFF7FEFF 		bl	HAL_GetTick
 3561 0484 0246     		mov	r2, r0
 3562              		.loc 1 814 28 discriminator 1
 3563 0486 7B6A     		ldr	r3, [r7, #36]
 3564 0488 D31A     		subs	r3, r2, r3
 3565              		.loc 1 814 12 discriminator 1
 3566 048a 41F28832 		movw	r2, #5000
 3567 048e 9342     		cmp	r3, r2
 3568 0490 01D9     		bls	.L193
 815:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 816:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3569              		.loc 1 816 18
 3570 0492 0323     		movs	r3, #3
 3571 0494 21E1     		b	.L130
 3572              	.L193:
 812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3573              		.loc 1 812 14
 3574 0496 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 3575 049a 0346     		mov	r3, r0
 812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3576              		.loc 1 812 35 discriminator 1
 3577 049c 002B     		cmp	r3, #0
 3578 049e EFD1     		bne	.L194
 3579              	.L183:
 817:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 818:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 819:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 820:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 821:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 822:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 823:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 824:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 3580              		.loc 1 824 26
 3581 04a0 7B68     		ldr	r3, [r7, #4]
 3582 04a2 1B68     		ldr	r3, [r3]
 3583              		.loc 1 824 44
 3584 04a4 03F04003 		and	r3, r3, #64
 3585              		.loc 1 824 6
 3586 04a8 002B     		cmp	r3, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 149


 3587 04aa 2CD0     		beq	.L195
 825:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 826:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the parameters */
 827:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 828:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 829:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check the HSI State */
 830:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 3588              		.loc 1 830 26
 3589 04ac 7B68     		ldr	r3, [r7, #4]
 3590 04ae 9B6A     		ldr	r3, [r3, #40]
 3591              		.loc 1 830 8
 3592 04b0 002B     		cmp	r3, #0
 3593 04b2 14D0     		beq	.L196
 831:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 832:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 833:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 3594              		.loc 1 833 7
 3595 04b4 FFF7FEFF 		bl	LL_RCC_HSI48_Enable
 834:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 835:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 836:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3596              		.loc 1 836 19
 3597 04b8 FFF7FEFF 		bl	HAL_GetTick
 3598 04bc 7862     		str	r0, [r7, #36]
 837:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 838:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_HSI48_IsReady() == 0U)
 3599              		.loc 1 839 13
 3600 04be 08E0     		b	.L197
 3601              	.L198:
 840:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 841:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 3602              		.loc 1 841 14
 3603 04c0 FFF7FEFF 		bl	HAL_GetTick
 3604 04c4 0246     		mov	r2, r0
 3605              		.loc 1 841 28 discriminator 1
 3606 04c6 7B6A     		ldr	r3, [r7, #36]
 3607 04c8 D31A     		subs	r3, r2, r3
 3608              		.loc 1 841 12 discriminator 1
 3609 04ca 022B     		cmp	r3, #2
 3610 04cc 01D9     		bls	.L197
 842:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 843:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3611              		.loc 1 843 18
 3612 04ce 0323     		movs	r3, #3
 3613 04d0 03E1     		b	.L130
 3614              	.L197:
 839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3615              		.loc 1 839 14
 3616 04d2 FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
 3617 04d6 0346     		mov	r3, r0
 839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3618              		.loc 1 839 37 discriminator 1
 3619 04d8 002B     		cmp	r3, #0
 3620 04da F1D0     		beq	.L198
 3621 04dc 13E0     		b	.L195
 3622              	.L196:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 150


 844:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 845:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 846:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 847:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 848:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 849:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 850:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 3623              		.loc 1 850 7
 3624 04de FFF7FEFF 		bl	LL_RCC_HSI48_Disable
 851:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 852:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Get Start Tick*/
 853:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       tickstart = HAL_GetTick();
 3625              		.loc 1 853 19
 3626 04e2 FFF7FEFF 		bl	HAL_GetTick
 3627 04e6 7862     		str	r0, [r7, #36]
 854:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 855:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       while (LL_RCC_HSI48_IsReady() != 0U)
 3628              		.loc 1 856 13
 3629 04e8 08E0     		b	.L199
 3630              	.L200:
 857:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 858:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 3631              		.loc 1 858 14
 3632 04ea FFF7FEFF 		bl	HAL_GetTick
 3633 04ee 0246     		mov	r2, r0
 3634              		.loc 1 858 28 discriminator 1
 3635 04f0 7B6A     		ldr	r3, [r7, #36]
 3636 04f2 D31A     		subs	r3, r2, r3
 3637              		.loc 1 858 12 discriminator 1
 3638 04f4 022B     		cmp	r3, #2
 3639 04f6 01D9     		bls	.L199
 859:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 860:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_TIMEOUT;
 3640              		.loc 1 860 18
 3641 04f8 0323     		movs	r3, #3
 3642 04fa EEE0     		b	.L130
 3643              	.L199:
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3644              		.loc 1 856 14
 3645 04fc FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
 3646 0500 0346     		mov	r3, r0
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 3647              		.loc 1 856 37 discriminator 1
 3648 0502 002B     		cmp	r3, #0
 3649 0504 F1D1     		bne	.L200
 3650              	.L195:
 861:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 862:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 863:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 865:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 866:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 867:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
 868:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 869:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 870:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 151


 3651              		.loc 1 870 29
 3652 0506 7B68     		ldr	r3, [r7, #4]
 3653 0508 DB6A     		ldr	r3, [r3, #44]
 3654              		.loc 1 870 6
 3655 050a 002B     		cmp	r3, #0
 3656 050c 00F0E480 		beq	.L201
 3657              	.LBB5:
 871:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 872:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 3658              		.loc 1 872 37
 3659 0510 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 3660 0514 3861     		str	r0, [r7, #16]
 873:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     const uint32_t temp_pllconfig = RCC->PLLCFGR;
 3661              		.loc 1 873 40
 3662 0516 4FF0B043 		mov	r3, #1476395008
 3663              		.loc 1 873 20
 3664 051a DB68     		ldr	r3, [r3, #12]
 3665 051c FB60     		str	r3, [r7, #12]
 874:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 875:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* PLL On ? */
 876:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 3666              		.loc 1 876 31
 3667 051e 7B68     		ldr	r3, [r7, #4]
 3668 0520 DB6A     		ldr	r3, [r3, #44]
 3669              		.loc 1 876 8
 3670 0522 022B     		cmp	r3, #2
 3671 0524 40F0B480 		bne	.L202
 877:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 878:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the parameters */
 879:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 880:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 882:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 883:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 884:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 885:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 886:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Do nothing if PLL configuration is unchanged */
 887:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 3672              		.loc 1 887 12
 3673 0528 FB68     		ldr	r3, [r7, #12]
 3674 052a 03F00302 		and	r2, r3, #3
 3675              		.loc 1 887 82
 3676 052e 7B68     		ldr	r3, [r7, #4]
 3677 0530 1B6B     		ldr	r3, [r3, #48]
 3678              		.loc 1 887 10
 3679 0532 9A42     		cmp	r2, r3
 3680 0534 23D1     		bne	.L203
 888:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 3681              		.loc 1 888 12
 3682 0536 FB68     		ldr	r3, [r7, #12]
 3683 0538 03F07002 		and	r2, r3, #112
 3684              		.loc 1 888 80
 3685 053c 7B68     		ldr	r3, [r7, #4]
 3686 053e 5B6B     		ldr	r3, [r3, #52]
 887:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 3687              		.loc 1 887 94 discriminator 1
 3688 0540 9A42     		cmp	r2, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 152


 3689 0542 1CD1     		bne	.L203
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruc
 3690              		.loc 1 889 56
 3691 0544 FB68     		ldr	r3, [r7, #12]
 3692 0546 1B0A     		lsrs	r3, r3, #8
 3693 0548 03F07F02 		and	r2, r3, #127
 3694              		.loc 1 889 106
 3695 054c 7B68     		ldr	r3, [r7, #4]
 3696 054e 9B6B     		ldr	r3, [r3, #56]
 888:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 3697              		.loc 1 888 87
 3698 0550 9A42     		cmp	r2, r3
 3699 0552 14D1     		bne	.L203
 890:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 3700              		.loc 1 890 12
 3701 0554 FB68     		ldr	r3, [r7, #12]
 3702 0556 03F47812 		and	r2, r3, #4063232
 3703              		.loc 1 890 80
 3704 055a 7B68     		ldr	r3, [r7, #4]
 3705 055c DB6B     		ldr	r3, [r3, #60]
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruc
 3706              		.loc 1 889 113
 3707 055e 9A42     		cmp	r2, r3
 3708 0560 0DD1     		bne	.L203
 891:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 3709              		.loc 1 891 12
 3710 0562 FB68     		ldr	r3, [r7, #12]
 3711 0564 03F06062 		and	r2, r3, #234881024
 3712              		.loc 1 891 80
 3713 0568 7B68     		ldr	r3, [r7, #4]
 3714 056a 1B6C     		ldr	r3, [r3, #64]
 890:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 3715              		.loc 1 890 87
 3716 056c 9A42     		cmp	r2, r3
 3717 056e 06D1     		bne	.L203
 892:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 3718              		.loc 1 892 12
 3719 0570 FB68     		ldr	r3, [r7, #12]
 3720 0572 03F06042 		and	r2, r3, #-536870912
 3721              		.loc 1 892 80
 3722 0576 7B68     		ldr	r3, [r7, #4]
 3723 0578 5B6C     		ldr	r3, [r3, #68]
 891:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 3724              		.loc 1 891 87
 3725 057a 9A42     		cmp	r2, r3
 3726 057c 5DD0     		beq	.L204
 3727              	.L203:
 893:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 894:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Check if the PLL is used as system clock or not */
 895:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 3728              		.loc 1 895 12
 3729 057e 3B69     		ldr	r3, [r7, #16]
 3730 0580 0C2B     		cmp	r3, #12
 3731 0582 58D0     		beq	.L205
 896:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 897:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(SAI1)
 898:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Check if main PLL can be updated */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 153


 899:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Not possible if the source is shared by other enabled PLLSAIx */
 900:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 3732              		.loc 1 900 15
 3733 0584 4FF0B043 		mov	r3, #1476395008
 3734 0588 1B68     		ldr	r3, [r3]
 3735 058a 03F08063 		and	r3, r3, #67108864
 3736              		.loc 1 900 14
 3737 058e 002B     		cmp	r3, #0
 3738 0590 01D0     		beq	.L206
 901:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 902:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 903:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_ERROR;
 3739              		.loc 1 903 20
 3740 0592 0123     		movs	r3, #1
 3741 0594 A1E0     		b	.L130
 3742              	.L206:
 904:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 905:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           else
 906:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* SAI1 */
 907:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 908:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Disable the main PLL. */
 909:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             __HAL_RCC_PLL_DISABLE();
 3743              		.loc 1 909 13
 3744 0596 FFF7FEFF 		bl	LL_RCC_PLL_Disable
 910:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 911:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Get Start Tick*/
 912:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             tickstart = HAL_GetTick();
 3745              		.loc 1 912 25
 3746 059a FFF7FEFF 		bl	HAL_GetTick
 3747 059e 7862     		str	r0, [r7, #36]
 913:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 914:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Wait till PLL is ready */
 915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 3748              		.loc 1 915 19
 3749 05a0 08E0     		b	.L207
 3750              	.L208:
 916:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 917:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 3751              		.loc 1 917 20
 3752 05a2 FFF7FEFF 		bl	HAL_GetTick
 3753 05a6 0246     		mov	r2, r0
 3754              		.loc 1 917 34 discriminator 1
 3755 05a8 7B6A     		ldr	r3, [r7, #36]
 3756 05aa D31A     		subs	r3, r2, r3
 3757              		.loc 1 917 18 discriminator 1
 3758 05ac 022B     		cmp	r3, #2
 3759 05ae 01D9     		bls	.L207
 918:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               {
 919:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 return HAL_TIMEOUT;
 3760              		.loc 1 919 24
 3761 05b0 0323     		movs	r3, #3
 3762 05b2 92E0     		b	.L130
 3763              	.L207:
 915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 3764              		.loc 1 915 20
 3765 05b4 4FF0B043 		mov	r3, #1476395008
 3766 05b8 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 154


 3767 05ba 03F00073 		and	r3, r3, #33554432
 915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 3768              		.loc 1 915 53
 3769 05be 002B     		cmp	r3, #0
 3770 05c0 EFD1     		bne	.L208
 920:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               }
 921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             }
 922:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 923:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Configure the main PLL clock source, multiplication and division factors. */
 924:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 3771              		.loc 1 924 13
 3772 05c2 4FF0B043 		mov	r3, #1476395008
 3773 05c6 DA68     		ldr	r2, [r3, #12]
 3774 05c8 304B     		ldr	r3, .L221+4
 3775 05ca 1340     		ands	r3, r3, r2
 3776 05cc 7A68     		ldr	r2, [r7, #4]
 3777 05ce 116B     		ldr	r1, [r2, #48]
 3778 05d0 7A68     		ldr	r2, [r7, #4]
 3779 05d2 526B     		ldr	r2, [r2, #52]
 3780 05d4 1143     		orrs	r1, r1, r2
 3781 05d6 7A68     		ldr	r2, [r7, #4]
 3782 05d8 926B     		ldr	r2, [r2, #56]
 3783 05da 1202     		lsls	r2, r2, #8
 3784 05dc 1143     		orrs	r1, r1, r2
 3785 05de 7A68     		ldr	r2, [r7, #4]
 3786 05e0 D26B     		ldr	r2, [r2, #60]
 3787 05e2 1143     		orrs	r1, r1, r2
 3788 05e4 7A68     		ldr	r2, [r7, #4]
 3789 05e6 126C     		ldr	r2, [r2, #64]
 3790 05e8 1143     		orrs	r1, r1, r2
 3791 05ea 7A68     		ldr	r2, [r7, #4]
 3792 05ec 526C     		ldr	r2, [r2, #68]
 3793 05ee 0A43     		orrs	r2, r2, r1
 3794 05f0 4FF0B041 		mov	r1, #1476395008
 3795 05f4 1343     		orrs	r3, r3, r2
 3796 05f6 CB60     		str	r3, [r1, #12]
 925:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 926:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 927:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLP,
 928:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 929:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 930:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 931:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Enable the main PLL. */
 932:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             __HAL_RCC_PLL_ENABLE();
 3797              		.loc 1 932 13
 3798 05f8 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 933:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 934:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Enable PLL System Clock output. */
 935:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 3799              		.loc 1 935 13
 3800 05fc 4FF0B043 		mov	r3, #1476395008
 3801 0600 DB68     		ldr	r3, [r3, #12]
 3802 0602 4FF0B042 		mov	r2, #1476395008
 3803 0606 43F08053 		orr	r3, r3, #268435456
 3804 060a D360     		str	r3, [r2, #12]
 936:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 937:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Get Start Tick*/
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 155


 938:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             tickstart = HAL_GetTick();
 3805              		.loc 1 938 25
 3806 060c FFF7FEFF 		bl	HAL_GetTick
 3807 0610 7862     		str	r0, [r7, #36]
 939:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 940:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             /* Wait till PLL is ready */
 941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 3808              		.loc 1 941 19
 3809 0612 08E0     		b	.L209
 3810              	.L210:
 942:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 943:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 3811              		.loc 1 943 20
 3812 0614 FFF7FEFF 		bl	HAL_GetTick
 3813 0618 0246     		mov	r2, r0
 3814              		.loc 1 943 34 discriminator 1
 3815 061a 7B6A     		ldr	r3, [r7, #36]
 3816 061c D31A     		subs	r3, r2, r3
 3817              		.loc 1 943 18 discriminator 1
 3818 061e 022B     		cmp	r3, #2
 3819 0620 01D9     		bls	.L209
 944:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               {
 945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                 return HAL_TIMEOUT;
 3820              		.loc 1 945 24
 3821 0622 0323     		movs	r3, #3
 3822 0624 59E0     		b	.L130
 3823              	.L209:
 941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 3824              		.loc 1 941 20
 3825 0626 4FF0B043 		mov	r3, #1476395008
 3826 062a 1B68     		ldr	r3, [r3]
 3827 062c 03F00073 		and	r3, r3, #33554432
 941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 3828              		.loc 1 941 53
 3829 0630 002B     		cmp	r3, #0
 3830 0632 EFD0     		beq	.L210
 895:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3831              		.loc 1 895 12
 3832 0634 50E0     		b	.L201
 3833              	.L205:
 946:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               }
 947:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             }
 948:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 949:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 950:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         else
 951:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 952:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* PLL is already used as System core clock */
 953:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           return HAL_ERROR;
 3834              		.loc 1 953 18
 3835 0636 0123     		movs	r3, #1
 3836 0638 4FE0     		b	.L130
 3837              	.L204:
 954:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 955:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 956:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
 957:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 958:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* PLL configuration is unchanged */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 156


 959:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Re-enable PLL if it was disabled (ie. low power mode) */
 960:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 3838              		.loc 1 960 13
 3839 063a 4FF0B043 		mov	r3, #1476395008
 3840 063e 1B68     		ldr	r3, [r3]
 3841 0640 03F00073 		and	r3, r3, #33554432
 3842              		.loc 1 960 12
 3843 0644 002B     		cmp	r3, #0
 3844 0646 47D1     		bne	.L201
 961:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 962:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Enable the main PLL. */
 963:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_PLL_ENABLE();
 3845              		.loc 1 963 11
 3846 0648 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 964:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 965:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Enable PLL System Clock output. */
 966:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 3847              		.loc 1 966 11
 3848 064c 4FF0B043 		mov	r3, #1476395008
 3849 0650 DB68     		ldr	r3, [r3, #12]
 3850 0652 4FF0B042 		mov	r2, #1476395008
 3851 0656 43F08053 		orr	r3, r3, #268435456
 3852 065a D360     		str	r3, [r2, #12]
 967:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 968:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Get Start Tick*/
 969:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           tickstart = HAL_GetTick();
 3853              		.loc 1 969 23
 3854 065c FFF7FEFF 		bl	HAL_GetTick
 3855 0660 7862     		str	r0, [r7, #36]
 970:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 971:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           /* Wait till PLL is ready */
 972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 3856              		.loc 1 972 17
 3857 0662 08E0     		b	.L213
 3858              	.L214:
 973:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 974:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 3859              		.loc 1 974 18
 3860 0664 FFF7FEFF 		bl	HAL_GetTick
 3861 0668 0246     		mov	r2, r0
 3862              		.loc 1 974 32 discriminator 1
 3863 066a 7B6A     		ldr	r3, [r7, #36]
 3864 066c D31A     		subs	r3, r2, r3
 3865              		.loc 1 974 16 discriminator 1
 3866 066e 022B     		cmp	r3, #2
 3867 0670 01D9     		bls	.L213
 975:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             {
 976:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****               return HAL_TIMEOUT;
 3868              		.loc 1 976 22
 3869 0672 0323     		movs	r3, #3
 3870 0674 31E0     		b	.L130
 3871              	.L213:
 972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 3872              		.loc 1 972 18
 3873 0676 4FF0B043 		mov	r3, #1476395008
 3874 067a 1B68     		ldr	r3, [r3]
 3875 067c 03F00073 		and	r3, r3, #33554432
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 157


 972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 3876              		.loc 1 972 51
 3877 0680 002B     		cmp	r3, #0
 3878 0682 EFD0     		beq	.L214
 3879 0684 28E0     		b	.L201
 3880              	.L222:
 3881 0686 00BF     		.align	2
 3882              	.L221:
 3883 0688 00040058 		.word	1476396032
 3884 068c 8C80C111 		.word	297894028
 3885              	.L202:
 977:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             }
 978:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
 979:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 980:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
 981:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
 982:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
 983:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 984:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check that PLL is not used as system clock or not */
 985:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 3886              		.loc 1 985 10
 3887 0690 3B69     		ldr	r3, [r7, #16]
 3888 0692 0C2B     		cmp	r3, #12
 3889 0694 1ED0     		beq	.L215
 986:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
 987:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Disable the main PLL. */
 988:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 3890              		.loc 1 988 9
 3891 0696 FFF7FEFF 		bl	LL_RCC_PLL_Disable
 989:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Get Start Tick*/
 991:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         tickstart = HAL_GetTick();
 3892              		.loc 1 991 21
 3893 069a FFF7FEFF 		bl	HAL_GetTick
 3894 069e 7862     		str	r0, [r7, #36]
 992:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
 993:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Wait till PLL is disabled */
 994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 3895              		.loc 1 994 15
 3896 06a0 08E0     		b	.L216
 3897              	.L217:
 995:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 996:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 3898              		.loc 1 996 16
 3899 06a2 FFF7FEFF 		bl	HAL_GetTick
 3900 06a6 0246     		mov	r2, r0
 3901              		.loc 1 996 30 discriminator 1
 3902 06a8 7B6A     		ldr	r3, [r7, #36]
 3903 06aa D31A     		subs	r3, r2, r3
 3904              		.loc 1 996 14 discriminator 1
 3905 06ac 022B     		cmp	r3, #2
 3906 06ae 01D9     		bls	.L216
 997:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           {
 998:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             return HAL_TIMEOUT;
 3907              		.loc 1 998 20
 3908 06b0 0323     		movs	r3, #3
 3909 06b2 12E0     		b	.L130
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 158


 3910              	.L216:
 994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3911              		.loc 1 994 16
 3912 06b4 4FF0B043 		mov	r3, #1476395008
 3913 06b8 1B68     		ldr	r3, [r3]
 3914 06ba 03F00073 		and	r3, r3, #33554432
 994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
 3915              		.loc 1 994 49
 3916 06be 002B     		cmp	r3, #0
 3917 06c0 EFD1     		bne	.L217
 999:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           }
1000:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
1001:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1002:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* Disable the PLL source and outputs to save power when PLL is off */
1003:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(SAI1) && defined(USB)
1004:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC
 3918              		.loc 1 1004 9
 3919 06c2 4FF0B043 		mov	r3, #1476395008
 3920 06c6 DA68     		ldr	r2, [r3, #12]
 3921 06c8 4FF0B041 		mov	r1, #1476395008
 3922 06cc 054B     		ldr	r3, .L223
 3923 06ce 1340     		ands	r3, r3, r2
 3924 06d0 CB60     		str	r3, [r1, #12]
 3925 06d2 01E0     		b	.L201
 3926              	.L215:
1005:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #else
1006:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
1007:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* SAI1 && USB */
1008:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1009:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       else
1010:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1011:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         /* PLL is already used as System core clock */
1012:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 3927              		.loc 1 1012 16
 3928 06d4 0123     		movs	r3, #1
 3929 06d6 00E0     		b	.L130
 3930              	.L201:
 3931              	.LBE5:
1013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1014:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1015:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1016:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return HAL_OK;
 3932              		.loc 1 1016 10
 3933 06d8 0023     		movs	r3, #0
 3934              	.L130:
1017:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 3935              		.loc 1 1017 1
 3936 06da 1846     		mov	r0, r3
 3937 06dc 3437     		adds	r7, r7, #52
 3938              	.LCFI260:
 3939              		.cfi_def_cfa_offset 12
 3940 06de BD46     		mov	sp, r7
 3941              	.LCFI261:
 3942              		.cfi_def_cfa_register 13
 3943              		@ sp needed
 3944 06e0 90BD     		pop	{r4, r7, pc}
 3945              	.L224:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 159


 3946 06e2 00BF     		.align	2
 3947              	.L223:
 3948 06e4 FCFFFEEE 		.word	-285278212
 3949              		.cfi_endproc
 3950              	.LFE951:
 3952              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 3953              		.align	1
 3954              		.global	HAL_RCC_ClockConfig
 3955              		.syntax unified
 3956              		.thumb
 3957              		.thumb_func
 3959              	HAL_RCC_ClockConfig:
 3960              	.LFB952:
1018:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1019:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1020:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1021:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB buses clocks according to the specified
1022:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
1023:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to a @ref RCC_ClkInitTypeDef structure that
1024:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1025:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
1026:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *          This parameter can be one of the following values:
1027:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1028:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1029:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycle
1030:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycle
1031:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1032:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1033:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
1034:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1035:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1036:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1037:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1038:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1039:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1040:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1044:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1046:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         occur when the clock source is ready.
1047:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1048:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
1049:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         currently used as system clock source.
1050:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1051:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1052:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
1053:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1054:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1056:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
1057:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 3961              		.loc 1 1057 1
 3962              		.cfi_startproc
 3963              		@ args = 0, pretend = 0, frame = 16
 3964              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 160


 3965 0000 80B5     		push	{r7, lr}
 3966              	.LCFI262:
 3967              		.cfi_def_cfa_offset 8
 3968              		.cfi_offset 7, -8
 3969              		.cfi_offset 14, -4
 3970 0002 84B0     		sub	sp, sp, #16
 3971              	.LCFI263:
 3972              		.cfi_def_cfa_offset 24
 3973 0004 00AF     		add	r7, sp, #0
 3974              	.LCFI264:
 3975              		.cfi_def_cfa_register 7
 3976 0006 7860     		str	r0, [r7, #4]
 3977 0008 3960     		str	r1, [r7]
1058:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t tickstart;
1059:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1060:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check Null pointer */
1061:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 3978              		.loc 1 1061 6
 3979 000a 7B68     		ldr	r3, [r7, #4]
 3980 000c 002B     		cmp	r3, #0
 3981 000e 01D1     		bne	.L226
1062:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1063:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     return HAL_ERROR;
 3982              		.loc 1 1063 12
 3983 0010 0123     		movs	r3, #1
 3984 0012 2DE1     		b	.L227
 3985              	.L226:
1064:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1065:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1066:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
1067:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1068:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
1069:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1070:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1071:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     must be correctly programmed according to the frequency of the FLASH clock
1072:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     (HCLK4) and the supply voltage of the device. */
1073:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1074:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1075:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 3986              		.loc 1 1075 18
 3987 0014 984B     		ldr	r3, .L256
 3988 0016 1B68     		ldr	r3, [r3]
 3989 0018 03F00703 		and	r3, r3, #7
 3990              		.loc 1 1075 6
 3991 001c 3A68     		ldr	r2, [r7]
 3992 001e 9A42     		cmp	r2, r3
 3993 0020 1BD9     		bls	.L228
1076:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1077:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1078:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 3994              		.loc 1 1078 5
 3995 0022 954B     		ldr	r3, .L256
 3996 0024 1B68     		ldr	r3, [r3]
 3997 0026 23F00702 		bic	r2, r3, #7
 3998 002a 9349     		ldr	r1, .L256
 3999 002c 3B68     		ldr	r3, [r7]
 4000 002e 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 161


 4001 0030 0B60     		str	r3, [r1]
1079:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1080:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Get Start Tick*/
1081:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4002              		.loc 1 1081 17
 4003 0032 FFF7FEFF 		bl	HAL_GetTick
 4004 0036 F860     		str	r0, [r7, #12]
1082:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1083:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1084:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****        memory by reading the FLASH_ACR register */
1085:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (__HAL_FLASH_GET_LATENCY() != FLatency)
 4005              		.loc 1 1085 11
 4006 0038 08E0     		b	.L229
 4007              	.L230:
1086:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1087:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 4008              		.loc 1 1087 12
 4009 003a FFF7FEFF 		bl	HAL_GetTick
 4010 003e 0246     		mov	r2, r0
 4011              		.loc 1 1087 26 discriminator 1
 4012 0040 FB68     		ldr	r3, [r7, #12]
 4013 0042 D31A     		subs	r3, r2, r3
 4014              		.loc 1 1087 10 discriminator 1
 4015 0044 022B     		cmp	r3, #2
 4016 0046 01D9     		bls	.L229
1088:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1089:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4017              		.loc 1 1089 16
 4018 0048 0323     		movs	r3, #3
 4019 004a 11E1     		b	.L227
 4020              	.L229:
1085:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4021              		.loc 1 1085 12
 4022 004c 8A4B     		ldr	r3, .L256
 4023 004e 1B68     		ldr	r3, [r3]
 4024 0050 03F00703 		and	r3, r3, #7
1085:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4025              		.loc 1 1085 38
 4026 0054 3A68     		ldr	r2, [r7]
 4027 0056 9A42     		cmp	r2, r3
 4028 0058 EFD1     		bne	.L230
 4029              	.L228:
1090:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1091:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1092:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1093:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1094:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------- HCLK1 Configuration --------------------------*/
1095:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 4030              		.loc 1 1095 26
 4031 005a 7B68     		ldr	r3, [r7, #4]
 4032 005c 1B68     		ldr	r3, [r3]
 4033              		.loc 1 1095 39
 4034 005e 03F00203 		and	r3, r3, #2
 4035              		.loc 1 1095 6
 4036 0062 002B     		cmp	r3, #0
 4037 0064 16D0     		beq	.L231
1096:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 162


1097:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
1098:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 4038              		.loc 1 1098 5
 4039 0066 7B68     		ldr	r3, [r7, #4]
 4040 0068 9B68     		ldr	r3, [r3, #8]
 4041 006a 1846     		mov	r0, r3
 4042 006c FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
1099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HCLK1 prescaler flag when value applied */
1101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4043              		.loc 1 1101 17
 4044 0070 FFF7FEFF 		bl	HAL_GetTick
 4045 0074 F860     		str	r0, [r7, #12]
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 4046              		.loc 1 1102 11
 4047 0076 08E0     		b	.L232
 4048              	.L233:
1103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 4049              		.loc 1 1104 12
 4050 0078 FFF7FEFF 		bl	HAL_GetTick
 4051 007c 0246     		mov	r2, r0
 4052              		.loc 1 1104 26 discriminator 1
 4053 007e FB68     		ldr	r3, [r7, #12]
 4054 0080 D31A     		subs	r3, r2, r3
 4055              		.loc 1 1104 10 discriminator 1
 4056 0082 022B     		cmp	r3, #2
 4057 0084 01D9     		bls	.L232
1105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4058              		.loc 1 1106 16
 4059 0086 0323     		movs	r3, #3
 4060 0088 F2E0     		b	.L227
 4061              	.L232:
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4062              		.loc 1 1102 12
 4063 008a FFF7FEFF 		bl	LL_RCC_IsActiveFlag_HPRE
 4064 008e 0346     		mov	r3, r0
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4065              		.loc 1 1102 39 discriminator 1
 4066 0090 002B     		cmp	r3, #0
 4067 0092 F1D0     		beq	.L233
 4068              	.L231:
1107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------- HCLK2 Configuration --------------------------*/
1112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 4069              		.loc 1 1112 26
 4070 0094 7B68     		ldr	r3, [r7, #4]
 4071 0096 1B68     		ldr	r3, [r3]
 4072              		.loc 1 1112 39
 4073 0098 03F02003 		and	r3, r3, #32
 4074              		.loc 1 1112 6
 4075 009c 002B     		cmp	r3, #0
 4076 009e 16D0     		beq	.L234
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 163


1113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
1115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 4077              		.loc 1 1115 5
 4078 00a0 7B68     		ldr	r3, [r7, #4]
 4079 00a2 5B69     		ldr	r3, [r3, #20]
 4080 00a4 1846     		mov	r0, r3
 4081 00a6 FFF7FEFF 		bl	LL_C2_RCC_SetAHBPrescaler
1116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HCLK2 prescaler flag when value applied */
1118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4082              		.loc 1 1118 17
 4083 00aa FFF7FEFF 		bl	HAL_GetTick
 4084 00ae F860     		str	r0, [r7, #12]
1119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 4085              		.loc 1 1119 11
 4086 00b0 08E0     		b	.L235
 4087              	.L236:
1120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 4088              		.loc 1 1121 12
 4089 00b2 FFF7FEFF 		bl	HAL_GetTick
 4090 00b6 0246     		mov	r2, r0
 4091              		.loc 1 1121 26 discriminator 1
 4092 00b8 FB68     		ldr	r3, [r7, #12]
 4093 00ba D31A     		subs	r3, r2, r3
 4094              		.loc 1 1121 10 discriminator 1
 4095 00bc 022B     		cmp	r3, #2
 4096 00be 01D9     		bls	.L235
1122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4097              		.loc 1 1123 16
 4098 00c0 0323     		movs	r3, #3
 4099 00c2 D5E0     		b	.L227
 4100              	.L235:
1119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4101              		.loc 1 1119 12
 4102 00c4 FFF7FEFF 		bl	LL_RCC_IsActiveFlag_C2HPRE
 4103 00c8 0346     		mov	r3, r0
1119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4104              		.loc 1 1119 41 discriminator 1
 4105 00ca 002B     		cmp	r3, #0
 4106 00cc F1D0     		beq	.L236
 4107              	.L234:
1124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------- HCLK4 Configuration --------------------------*/
1128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 4108              		.loc 1 1128 26
 4109 00ce 7B68     		ldr	r3, [r7, #4]
 4110 00d0 1B68     		ldr	r3, [r3]
 4111              		.loc 1 1128 39
 4112 00d2 03F04003 		and	r3, r3, #64
 4113              		.loc 1 1128 6
 4114 00d6 002B     		cmp	r3, #0
 4115 00d8 16D0     		beq	.L237
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 164


1129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
1131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 4116              		.loc 1 1131 5
 4117 00da 7B68     		ldr	r3, [r7, #4]
 4118 00dc 9B69     		ldr	r3, [r3, #24]
 4119 00de 1846     		mov	r0, r3
 4120 00e0 FFF7FEFF 		bl	LL_RCC_SetAHB4Prescaler
1132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* AHB shared prescaler flag when value applied */
1134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4121              		.loc 1 1134 17
 4122 00e4 FFF7FEFF 		bl	HAL_GetTick
 4123 00e8 F860     		str	r0, [r7, #12]
1135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 4124              		.loc 1 1135 11
 4125 00ea 08E0     		b	.L238
 4126              	.L239:
1136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 4127              		.loc 1 1137 12
 4128 00ec FFF7FEFF 		bl	HAL_GetTick
 4129 00f0 0246     		mov	r2, r0
 4130              		.loc 1 1137 26 discriminator 1
 4131 00f2 FB68     		ldr	r3, [r7, #12]
 4132 00f4 D31A     		subs	r3, r2, r3
 4133              		.loc 1 1137 10 discriminator 1
 4134 00f6 022B     		cmp	r3, #2
 4135 00f8 01D9     		bls	.L238
1138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4136              		.loc 1 1139 16
 4137 00fa 0323     		movs	r3, #3
 4138 00fc B8E0     		b	.L227
 4139              	.L238:
1135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4140              		.loc 1 1135 12
 4141 00fe FFF7FEFF 		bl	LL_RCC_IsActiveFlag_SHDHPRE
 4142 0102 0346     		mov	r3, r0
1135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4143              		.loc 1 1135 42 discriminator 1
 4144 0104 002B     		cmp	r3, #0
 4145 0106 F1D0     		beq	.L239
 4146              	.L237:
1140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 4147              		.loc 1 1145 26
 4148 0108 7B68     		ldr	r3, [r7, #4]
 4149 010a 1B68     		ldr	r3, [r3]
 4150              		.loc 1 1145 39
 4151 010c 03F00403 		and	r3, r3, #4
 4152              		.loc 1 1145 6
 4153 0110 002B     		cmp	r3, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 165


 4154 0112 16D0     		beq	.L240
1146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
1148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 4155              		.loc 1 1148 5
 4156 0114 7B68     		ldr	r3, [r7, #4]
 4157 0116 DB68     		ldr	r3, [r3, #12]
 4158 0118 1846     		mov	r0, r3
 4159 011a FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
1149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* APB1 prescaler flag when value applied */
1151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4160              		.loc 1 1151 17
 4161 011e FFF7FEFF 		bl	HAL_GetTick
 4162 0122 F860     		str	r0, [r7, #12]
1152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 4163              		.loc 1 1152 11
 4164 0124 08E0     		b	.L241
 4165              	.L242:
1153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 4166              		.loc 1 1154 12
 4167 0126 FFF7FEFF 		bl	HAL_GetTick
 4168 012a 0246     		mov	r2, r0
 4169              		.loc 1 1154 26 discriminator 1
 4170 012c FB68     		ldr	r3, [r7, #12]
 4171 012e D31A     		subs	r3, r2, r3
 4172              		.loc 1 1154 10 discriminator 1
 4173 0130 022B     		cmp	r3, #2
 4174 0132 01D9     		bls	.L241
1155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4175              		.loc 1 1156 16
 4176 0134 0323     		movs	r3, #3
 4177 0136 9BE0     		b	.L227
 4178              	.L241:
1152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4179              		.loc 1 1152 12
 4180 0138 FFF7FEFF 		bl	LL_RCC_IsActiveFlag_PPRE1
 4181 013c 0346     		mov	r3, r0
1152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4182              		.loc 1 1152 40 discriminator 1
 4183 013e 002B     		cmp	r3, #0
 4184 0140 F1D0     		beq	.L242
 4185              	.L240:
1157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 4186              		.loc 1 1162 26
 4187 0142 7B68     		ldr	r3, [r7, #4]
 4188 0144 1B68     		ldr	r3, [r3]
 4189              		.loc 1 1162 39
 4190 0146 03F00803 		and	r3, r3, #8
 4191              		.loc 1 1162 6
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 166


 4192 014a 002B     		cmp	r3, #0
 4193 014c 17D0     		beq	.L243
1163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
1165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 4194              		.loc 1 1165 47
 4195 014e 7B68     		ldr	r3, [r7, #4]
 4196 0150 1B69     		ldr	r3, [r3, #16]
 4197              		.loc 1 1165 5
 4198 0152 DB00     		lsls	r3, r3, #3
 4199 0154 1846     		mov	r0, r3
 4200 0156 FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
1166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* APB2 prescaler flag when value applied */
1168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4201              		.loc 1 1168 17
 4202 015a FFF7FEFF 		bl	HAL_GetTick
 4203 015e F860     		str	r0, [r7, #12]
1169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 4204              		.loc 1 1169 11
 4205 0160 08E0     		b	.L244
 4206              	.L245:
1170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 4207              		.loc 1 1171 12
 4208 0162 FFF7FEFF 		bl	HAL_GetTick
 4209 0166 0246     		mov	r2, r0
 4210              		.loc 1 1171 26 discriminator 1
 4211 0168 FB68     		ldr	r3, [r7, #12]
 4212 016a D31A     		subs	r3, r2, r3
 4213              		.loc 1 1171 10 discriminator 1
 4214 016c 022B     		cmp	r3, #2
 4215 016e 01D9     		bls	.L244
1172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4216              		.loc 1 1173 16
 4217 0170 0323     		movs	r3, #3
 4218 0172 7DE0     		b	.L227
 4219              	.L244:
1169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4220              		.loc 1 1169 12
 4221 0174 FFF7FEFF 		bl	LL_RCC_IsActiveFlag_PPRE2
 4222 0178 0346     		mov	r3, r0
1169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4223              		.loc 1 1169 40 discriminator 1
 4224 017a 002B     		cmp	r3, #0
 4225 017c F1D0     		beq	.L245
 4226              	.L243:
1174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 4227              		.loc 1 1179 26
 4228 017e 7B68     		ldr	r3, [r7, #4]
 4229 0180 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 167


 4230              		.loc 1 1179 39
 4231 0182 03F00103 		and	r3, r3, #1
 4232              		.loc 1 1179 6
 4233 0186 002B     		cmp	r3, #0
 4234 0188 43D0     		beq	.L246
1180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
1184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 4235              		.loc 1 1184 26
 4236 018a 7B68     		ldr	r3, [r7, #4]
 4237 018c 5B68     		ldr	r3, [r3, #4]
 4238              		.loc 1 1184 8
 4239 018e 022B     		cmp	r3, #2
 4240 0190 06D1     		bne	.L247
1185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the HSE ready flag */
1187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (LL_RCC_HSE_IsReady() == 0U)
 4241              		.loc 1 1187 11
 4242 0192 FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 4243 0196 0346     		mov	r3, r0
 4244              		.loc 1 1187 10 discriminator 1
 4245 0198 002B     		cmp	r3, #0
 4246 019a 1ED1     		bne	.L248
1188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 4247              		.loc 1 1189 16
 4248 019c 0123     		movs	r3, #1
 4249 019e 67E0     		b	.L227
 4250              	.L247:
1190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 4251              		.loc 1 1193 31
 4252 01a0 7B68     		ldr	r3, [r7, #4]
 4253 01a2 5B68     		ldr	r3, [r3, #4]
 4254              		.loc 1 1193 13
 4255 01a4 032B     		cmp	r3, #3
 4256 01a6 06D1     		bne	.L249
1194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the PLL ready flag */
1196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (LL_RCC_PLL_IsReady() == 0U)
 4257              		.loc 1 1196 11
 4258 01a8 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 4259 01ac 0346     		mov	r3, r0
 4260              		.loc 1 1196 10 discriminator 1
 4261 01ae 002B     		cmp	r3, #0
 4262 01b0 13D1     		bne	.L248
1197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 4263              		.loc 1 1198 16
 4264 01b2 0123     		movs	r3, #1
 4265 01b4 5CE0     		b	.L227
 4266              	.L249:
1199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 168


1200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* MSI is selected as System Clock Source */
1202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 4267              		.loc 1 1202 31
 4268 01b6 7B68     		ldr	r3, [r7, #4]
 4269 01b8 5B68     		ldr	r3, [r3, #4]
 4270              		.loc 1 1202 13
 4271 01ba 002B     		cmp	r3, #0
 4272 01bc 06D1     		bne	.L250
1203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the MSI ready flag */
1205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (LL_RCC_MSI_IsReady() == 0U)
 4273              		.loc 1 1205 11
 4274 01be FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 4275 01c2 0346     		mov	r3, r0
 4276              		.loc 1 1205 10 discriminator 1
 4277 01c4 002B     		cmp	r3, #0
 4278 01c6 08D1     		bne	.L248
1206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 4279              		.loc 1 1207 16
 4280 01c8 0123     		movs	r3, #1
 4281 01ca 51E0     		b	.L227
 4282              	.L250:
1208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
1211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
1212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       /* Check the HSI ready flag */
1214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (LL_RCC_HSI_IsReady() == 0U)
 4283              		.loc 1 1214 11
 4284 01cc FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4285 01d0 0346     		mov	r3, r0
 4286              		.loc 1 1214 10 discriminator 1
 4287 01d2 002B     		cmp	r3, #0
 4288 01d4 01D1     		bne	.L248
1215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_ERROR;
 4289              		.loc 1 1216 16
 4290 01d6 0123     		movs	r3, #1
 4291 01d8 4AE0     		b	.L227
 4292              	.L248:
1217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* apply system clock switch */
1222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 4293              		.loc 1 1222 5
 4294 01da 7B68     		ldr	r3, [r7, #4]
 4295 01dc 5B68     		ldr	r3, [r3, #4]
 4296 01de 1846     		mov	r0, r3
 4297 01e0 FFF7FEFF 		bl	LL_RCC_SetSysClkSource
1223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Get Start Tick*/
1225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 169


 4298              		.loc 1 1225 17
 4299 01e4 FFF7FEFF 		bl	HAL_GetTick
 4300 01e8 F860     		str	r0, [r7, #12]
1226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* check system clock source switch status */
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 4301              		.loc 1 1228 11
 4302 01ea 0AE0     		b	.L251
 4303              	.L252:
1229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 4304              		.loc 1 1230 12
 4305 01ec FFF7FEFF 		bl	HAL_GetTick
 4306 01f0 0246     		mov	r2, r0
 4307              		.loc 1 1230 26 discriminator 1
 4308 01f2 FB68     		ldr	r3, [r7, #12]
 4309 01f4 D31A     		subs	r3, r2, r3
 4310              		.loc 1 1230 10 discriminator 1
 4311 01f6 41F28832 		movw	r2, #5000
 4312 01fa 9342     		cmp	r3, r2
 4313 01fc 01D9     		bls	.L251
1231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4314              		.loc 1 1232 16
 4315 01fe 0323     		movs	r3, #3
 4316 0200 36E0     		b	.L227
 4317              	.L251:
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4318              		.loc 1 1228 12
 4319 0202 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 4320 0206 0246     		mov	r2, r0
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4321              		.loc 1 1228 63 discriminator 1
 4322 0208 7B68     		ldr	r3, [r7, #4]
 4323 020a 5B68     		ldr	r3, [r3, #4]
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4324              		.loc 1 1228 78 discriminator 1
 4325 020c 9B00     		lsls	r3, r3, #2
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4326              		.loc 1 1228 42 discriminator 1
 4327 020e 9A42     		cmp	r2, r3
 4328 0210 ECD1     		bne	.L252
 4329              	.L246:
1233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
1238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 4330              		.loc 1 1238 18
 4331 0212 194B     		ldr	r3, .L256
 4332 0214 1B68     		ldr	r3, [r3]
 4333 0216 03F00703 		and	r3, r3, #7
 4334              		.loc 1 1238 6
 4335 021a 3A68     		ldr	r2, [r7]
 4336 021c 9A42     		cmp	r2, r3
 4337 021e 1BD2     		bcs	.L253
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 170


1239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 4338              		.loc 1 1241 5
 4339 0220 154B     		ldr	r3, .L256
 4340 0222 1B68     		ldr	r3, [r3]
 4341 0224 23F00702 		bic	r2, r3, #7
 4342 0228 1349     		ldr	r1, .L256
 4343 022a 3B68     		ldr	r3, [r7]
 4344 022c 1343     		orrs	r3, r3, r2
 4345 022e 0B60     		str	r3, [r1]
1242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Get Start Tick*/
1244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     tickstart = HAL_GetTick();
 4346              		.loc 1 1244 17
 4347 0230 FFF7FEFF 		bl	HAL_GetTick
 4348 0234 F860     		str	r0, [r7, #12]
1245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     while (__HAL_FLASH_GET_LATENCY() != FLatency)
 4349              		.loc 1 1248 11
 4350 0236 08E0     		b	.L254
 4351              	.L255:
1249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 4352              		.loc 1 1250 12
 4353 0238 FFF7FEFF 		bl	HAL_GetTick
 4354 023c 0246     		mov	r2, r0
 4355              		.loc 1 1250 26 discriminator 1
 4356 023e FB68     		ldr	r3, [r7, #12]
 4357 0240 D31A     		subs	r3, r2, r3
 4358              		.loc 1 1250 10 discriminator 1
 4359 0242 022B     		cmp	r3, #2
 4360 0244 01D9     		bls	.L254
1251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         return HAL_TIMEOUT;
 4361              		.loc 1 1252 16
 4362 0246 0323     		movs	r3, #3
 4363 0248 12E0     		b	.L227
 4364              	.L254:
1248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4365              		.loc 1 1248 12
 4366 024a 0B4B     		ldr	r3, .L256
 4367 024c 1B68     		ldr	r3, [r3]
 4368 024e 03F00703 		and	r3, r3, #7
1248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 4369              		.loc 1 1248 38
 4370 0252 3A68     		ldr	r2, [r7]
 4371 0254 9A42     		cmp	r2, r3
 4372 0256 EFD1     		bne	.L255
 4373              	.L253:
1253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /*---------------------------------------------------------------------------*/
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 171


1258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetHCLKFreq();
 4374              		.loc 1 1260 21
 4375 0258 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4376 025c 0346     		mov	r3, r0
 4377              		.loc 1 1260 19 discriminator 1
 4378 025e 074A     		ldr	r2, .L256+4
 4379 0260 1360     		str	r3, [r2]
1261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return HAL_InitTick(HAL_GetTickPrio());
 4380              		.loc 1 1263 10
 4381 0262 FFF7FEFF 		bl	HAL_GetTickPrio
 4382 0266 0346     		mov	r3, r0
 4383              		.loc 1 1263 10 is_stmt 0 discriminator 1
 4384 0268 1846     		mov	r0, r3
 4385 026a FFF7FEFF 		bl	HAL_InitTick
 4386 026e 0346     		mov	r3, r0
 4387              	.L227:
1264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4388              		.loc 1 1264 1 is_stmt 1
 4389 0270 1846     		mov	r0, r3
 4390 0272 1037     		adds	r7, r7, #16
 4391              	.LCFI265:
 4392              		.cfi_def_cfa_offset 8
 4393 0274 BD46     		mov	sp, r7
 4394              	.LCFI266:
 4395              		.cfi_def_cfa_register 13
 4396              		@ sp needed
 4397 0276 80BD     		pop	{r7, pc}
 4398              	.L257:
 4399              		.align	2
 4400              	.L256:
 4401 0278 00400058 		.word	1476411392
 4402 027c 00000000 		.word	SystemCoreClock
 4403              		.cfi_endproc
 4404              	.LFE952:
 4406              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 4407              		.align	1
 4408              		.global	HAL_RCC_MCOConfig
 4409              		.syntax unified
 4410              		.thumb
 4411              		.thumb_func
 4413              	HAL_RCC_MCOConfig:
 4414              	.LFB953:
1265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
1268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *  @brief   RCC clocks control functions
1272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** @verbatim
1274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****  ===============================================================================
1275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                       ##### Peripheral Control functions #####
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 172


1276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****  ===============================================================================
1277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     [..]
1278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
1279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     (+) Output clock to MCO pin.
1281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     (+) Enable the Clock Security System.
1283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** @endverbatim
1285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
1286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO1 pin(PA8) or MCO2 pin (PB6) or MCO3 pin (PA15)
1290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   PA8, PB6 or PA15 should be configured in alternate function mode.
1291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
1292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1_PA8  Clock source to output on MCO1 pin(PA8)
1293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO2_PB6  Clock source to output on MCO2 pin(PB6)
1294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO3_PA15  Clock source to output on MCO3 pin(PA15)
1295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *          This parameter can be one of the following values:
1297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system clock selected as MCO source
1299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI    MSI clock selected as MCO source
1300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI    HSI clock selected as MCO source
1301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE    HSE clock selected as MCO source
1302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI1   LSI1 clock selected as MCO source
1304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI2   LSI2 clock selected as MCO source
1305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE    LSE clock selected as MCO source
1306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE_BEFORE_STAB  HSE clock before stabilization selected as
1308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *          This parameter can be one of the following values:
1310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1314:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1315:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
1316:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1317:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1318:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4415              		.loc 1 1318 1
 4416              		.cfi_startproc
 4417              		@ args = 0, pretend = 0, frame = 48
 4418              		@ frame_needed = 1, uses_anonymous_args = 0
 4419 0000 80B5     		push	{r7, lr}
 4420              	.LCFI267:
 4421              		.cfi_def_cfa_offset 8
 4422              		.cfi_offset 7, -8
 4423              		.cfi_offset 14, -4
 4424 0002 8CB0     		sub	sp, sp, #48
 4425              	.LCFI268:
 4426              		.cfi_def_cfa_offset 56
 4427 0004 00AF     		add	r7, sp, #0
 4428              	.LCFI269:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 173


 4429              		.cfi_def_cfa_register 7
 4430 0006 F860     		str	r0, [r7, #12]
 4431 0008 B960     		str	r1, [r7, #8]
 4432 000a 7A60     		str	r2, [r7, #4]
1319:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   GPIO_InitTypeDef gpio_initstruct;
1320:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t mcoindex;
1321:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t mco_gpio_index;
1322:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   GPIO_TypeDef *mco_gpio_port;
1323:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
1325:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1326:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1327:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Common GPIO init parameters */
1328:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 4433              		.loc 1 1328 29
 4434 000c 0223     		movs	r3, #2
 4435 000e 7B61     		str	r3, [r7, #20]
1329:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 4436              		.loc 1 1329 29
 4437 0010 0323     		movs	r3, #3
 4438 0012 FB61     		str	r3, [r7, #28]
1330:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   gpio_initstruct.Pull      = GPIO_NOPULL;
 4439              		.loc 1 1330 29
 4440 0014 0023     		movs	r3, #0
 4441 0016 BB61     		str	r3, [r7, #24]
1331:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1332:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get MCOx selection */
1333:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 4442              		.loc 1 1333 12
 4443 0018 FB68     		ldr	r3, [r7, #12]
 4444 001a 03F08053 		and	r3, r3, #268435456
 4445 001e FB62     		str	r3, [r7, #44]
1334:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1335:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get MCOx GPIO Port */
1336:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 4446              		.loc 1 1336 36
 4447 0020 FB68     		ldr	r3, [r7, #12]
 4448 0022 1B0C     		lsrs	r3, r3, #16
 4449 0024 03F00F03 		and	r3, r3, #15
 4450 0028 03F59013 		add	r3, r3, #1179648
 4451 002c 9B02     		lsls	r3, r3, #10
 4452              		.loc 1 1336 17
 4453 002e BB62     		str	r3, [r7, #40]
1337:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1338:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* MCOx Clock Enable */
1339:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 4454              		.loc 1 1339 20
 4455 0030 FB68     		ldr	r3, [r7, #12]
 4456 0032 1B0C     		lsrs	r3, r3, #16
 4457              		.loc 1 1339 18
 4458 0034 03F00F03 		and	r3, r3, #15
 4459 0038 7B62     		str	r3, [r7, #36]
1340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index));
 4460              		.loc 1 1340 3
 4461 003a 4FF0B043 		mov	r3, #1476395008
 4462 003e DA6C     		ldr	r2, [r3, #76]
 4463 0040 0121     		movs	r1, #1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 174


 4464 0042 7B6A     		ldr	r3, [r7, #36]
 4465 0044 01FA03F3 		lsl	r3, r1, r3
 4466 0048 4FF0B041 		mov	r1, #1476395008
 4467 004c 1343     		orrs	r3, r3, r2
 4468 004e CB64     		str	r3, [r1, #76]
1341:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1342:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Configure the MCOx pin in alternate function mode */
1343:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 4469              		.loc 1 1343 25
 4470 0050 FB68     		ldr	r3, [r7, #12]
 4471 0052 9BB2     		uxth	r3, r3
 4472              		.loc 1 1343 23
 4473 0054 3B61     		str	r3, [r7, #16]
1344:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 4474              		.loc 1 1344 31
 4475 0056 FB68     		ldr	r3, [r7, #12]
 4476 0058 1B0D     		lsrs	r3, r3, #20
 4477 005a DBB2     		uxtb	r3, r3
 4478              		.loc 1 1344 29
 4479 005c 3B62     		str	r3, [r7, #32]
1345:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 4480              		.loc 1 1345 3
 4481 005e 07F11003 		add	r3, r7, #16
 4482 0062 1946     		mov	r1, r3
 4483 0064 B86A     		ldr	r0, [r7, #40]
 4484 0066 FFF7FEFF 		bl	HAL_GPIO_Init
1346:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1347:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (mcoindex == RCC_MCO1_INDEX)
 4485              		.loc 1 1347 6
 4486 006a FB6A     		ldr	r3, [r7, #44]
 4487 006c 002B     		cmp	r3, #0
 4488 006e 04D1     		bne	.L259
1348:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1349:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1350:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1351:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
1352:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 4489              		.loc 1 1352 5
 4490 0070 7968     		ldr	r1, [r7, #4]
 4491 0072 B868     		ldr	r0, [r7, #8]
 4492 0074 FFF7FEFF 		bl	LL_RCC_ConfigMCO
1353:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else if (mcoindex == RCC_MCO2_INDEX)
1355:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1356:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1357:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
1358:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
1359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
1360:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1361:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(RCC_MCO3_SUPPORT)
1362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else if (mcoindex == RCC_MCO3_INDEX)
1363:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1364:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1365:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     assert_param(IS_RCC_MCO3SOURCE(RCC_MCOSource));
1366:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
1367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
1368:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 175


1369:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* RCC_MCO3_SUPPORT */
1370:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else
1371:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {}
1372:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4493              		.loc 1 1372 1
 4494 0078 10E0     		b	.L262
 4495              	.L259:
1354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 4496              		.loc 1 1354 11
 4497 007a FB6A     		ldr	r3, [r7, #44]
 4498 007c B3F1805F 		cmp	r3, #268435456
 4499 0080 04D1     		bne	.L261
1359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 4500              		.loc 1 1359 5
 4501 0082 7968     		ldr	r1, [r7, #4]
 4502 0084 B868     		ldr	r0, [r7, #8]
 4503 0086 FFF7FEFF 		bl	LL_RCC_ConfigMCO
 4504              		.loc 1 1372 1
 4505 008a 07E0     		b	.L262
 4506              	.L261:
1362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 4507              		.loc 1 1362 11
 4508 008c FB6A     		ldr	r3, [r7, #44]
 4509 008e B3F1005F 		cmp	r3, #536870912
 4510 0092 03D1     		bne	.L262
1367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
 4511              		.loc 1 1367 5
 4512 0094 7968     		ldr	r1, [r7, #4]
 4513 0096 B868     		ldr	r0, [r7, #8]
 4514 0098 FFF7FEFF 		bl	LL_RCC_ConfigMCO
 4515              	.L262:
 4516              		.loc 1 1372 1
 4517 009c 00BF     		nop
 4518 009e 3037     		adds	r7, r7, #48
 4519              	.LCFI270:
 4520              		.cfi_def_cfa_offset 8
 4521 00a0 BD46     		mov	sp, r7
 4522              	.LCFI271:
 4523              		.cfi_def_cfa_register 13
 4524              		@ sp needed
 4525 00a2 80BD     		pop	{r7, pc}
 4526              		.cfi_endproc
 4527              	.LFE953:
 4529              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 4530              		.align	1
 4531              		.global	HAL_RCC_GetSysClockFreq
 4532              		.syntax unified
 4533              		.thumb
 4534              		.thumb_func
 4536              	HAL_RCC_GetSysClockFreq:
 4537              	.LFB954:
1373:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1374:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1375:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1376:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1377:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The system computed by this function is not the real
1378:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 176


1379:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         constant and the selected clock source:
1380:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI range
1381:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1382:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1383:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1384:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1385:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
1386:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1387:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *               in voltage and temperature.
1388:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
1389:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *                32 MHz), user has to ensure that HSE_VALUE is same as the real
1390:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1391:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *                have wrong result.
1392:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1393:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1394:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         value for HSE crystal.
1395:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1396:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1397:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1398:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1399:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1400:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1401:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1402:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *
1403:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval SYSCLK frequency
1404:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1405:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1406:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4538              		.loc 1 1406 1
 4539              		.cfi_startproc
 4540              		@ args = 0, pretend = 0, frame = 16
 4541              		@ frame_needed = 1, uses_anonymous_args = 0
 4542 0000 90B5     		push	{r4, r7, lr}
 4543              	.LCFI272:
 4544              		.cfi_def_cfa_offset 12
 4545              		.cfi_offset 4, -12
 4546              		.cfi_offset 7, -8
 4547              		.cfi_offset 14, -4
 4548 0002 85B0     		sub	sp, sp, #20
 4549              	.LCFI273:
 4550              		.cfi_def_cfa_offset 32
 4551 0004 00AF     		add	r7, sp, #0
 4552              	.LCFI274:
 4553              		.cfi_def_cfa_register 7
1407:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t pllsource;
1408:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t sysclockfreq;
1409:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t pllinputfreq;
1410:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 4554              		.loc 1 1410 35
 4555 0006 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 4556 000a 7860     		str	r0, [r7, #4]
1411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1412:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 4557              		.loc 1 1412 6
 4558 000c 7B68     		ldr	r3, [r7, #4]
 4559 000e 002B     		cmp	r3, #0
 4560 0010 0AD1     		bne	.L264
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 177


1413:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1414:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Retrieve MSI frequency range in HZ*/
1415:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* MSI used as system clock source */
1416:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 4561              		.loc 1 1416 20
 4562 0012 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 4563 0016 0346     		mov	r3, r0
 4564              		.loc 1 1416 20 is_stmt 0 discriminator 1
 4565 0018 1B09     		lsrs	r3, r3, #4
 4566 001a 03F00F03 		and	r3, r3, #15
 4567              		.loc 1 1416 18 is_stmt 1 discriminator 1
 4568 001e 2B4A     		ldr	r2, .L277
 4569 0020 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4570 0024 FB60     		str	r3, [r7, #12]
 4571 0026 4BE0     		b	.L265
 4572              	.L264:
1417:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1418:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 4573              		.loc 1 1418 11
 4574 0028 7B68     		ldr	r3, [r7, #4]
 4575 002a 042B     		cmp	r3, #4
 4576 002c 02D1     		bne	.L266
1419:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1420:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HSI used as system clock source */
1421:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
 4577              		.loc 1 1421 18
 4578 002e 284B     		ldr	r3, .L277+4
 4579 0030 FB60     		str	r3, [r7, #12]
 4580 0032 45E0     		b	.L265
 4581              	.L266:
1422:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1423:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 4582              		.loc 1 1423 11
 4583 0034 7B68     		ldr	r3, [r7, #4]
 4584 0036 082B     		cmp	r3, #8
 4585 0038 0AD1     		bne	.L267
1424:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1425:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* HSE used as system clock source */
1426:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 4586              		.loc 1 1426 9
 4587 003a FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 4588 003e 0346     		mov	r3, r0
 4589              		.loc 1 1426 8 discriminator 1
 4590 0040 012B     		cmp	r3, #1
 4591 0042 02D1     		bne	.L268
1427:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1428:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       sysclockfreq = HSE_VALUE / 2U;
 4592              		.loc 1 1428 20
 4593 0044 224B     		ldr	r3, .L277+4
 4594 0046 FB60     		str	r3, [r7, #12]
 4595 0048 3AE0     		b	.L265
 4596              	.L268:
1429:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1430:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     else
1431:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1432:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 4597              		.loc 1 1432 20
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 178


 4598 004a 224B     		ldr	r3, .L277+8
 4599 004c FB60     		str	r3, [r7, #12]
 4600 004e 37E0     		b	.L265
 4601              	.L267:
1433:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1434:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1435:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else
1436:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1437:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* PLL used as system clock  source */
1438:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     pllsource = LL_RCC_PLL_GetMainSource();
 4602              		.loc 1 1438 17
 4603 0050 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 4604 0054 3860     		str	r0, [r7]
1439:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     switch (pllsource)
 4605              		.loc 1 1439 5
 4606 0056 3B68     		ldr	r3, [r7]
 4607 0058 022B     		cmp	r3, #2
 4608 005a 03D0     		beq	.L269
 4609 005c 3B68     		ldr	r3, [r7]
 4610 005e 032B     		cmp	r3, #3
 4611 0060 03D0     		beq	.L270
 4612 0062 0DE0     		b	.L276
 4613              	.L269:
1440:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1441:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1442:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         pllinputfreq = HSI_VALUE;
 4614              		.loc 1 1442 22
 4615 0064 1A4B     		ldr	r3, .L277+4
 4616 0066 BB60     		str	r3, [r7, #8]
1443:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         break;
 4617              		.loc 1 1443 9
 4618 0068 15E0     		b	.L272
 4619              	.L270:
1444:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1445:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 4620              		.loc 1 1445 13
 4621 006a FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 4622 006e 0346     		mov	r3, r0
 4623              		.loc 1 1445 12 discriminator 1
 4624 0070 012B     		cmp	r3, #1
 4625 0072 02D1     		bne	.L273
1446:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
1447:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           pllinputfreq = HSE_VALUE / 2U;
 4626              		.loc 1 1447 24
 4627 0074 164B     		ldr	r3, .L277+4
 4628 0076 BB60     		str	r3, [r7, #8]
1448:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
1449:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         else
1450:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         {
1451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****           pllinputfreq = HSE_VALUE;
1452:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
1453:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         break;
 4629              		.loc 1 1453 9
 4630 0078 0DE0     		b	.L272
 4631              	.L273:
1451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         }
 4632              		.loc 1 1451 24
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 179


 4633 007a 164B     		ldr	r3, .L277+8
 4634 007c BB60     		str	r3, [r7, #8]
 4635              		.loc 1 1453 9
 4636 007e 0AE0     		b	.L272
 4637              	.L276:
1454:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1455:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       default:
1456:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 4638              		.loc 1 1456 24
 4639 0080 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 4640 0084 0346     		mov	r3, r0
 4641              		.loc 1 1456 24 is_stmt 0 discriminator 1
 4642 0086 1B09     		lsrs	r3, r3, #4
 4643 0088 03F00F03 		and	r3, r3, #15
 4644              		.loc 1 1456 22 is_stmt 1 discriminator 1
 4645 008c 0F4A     		ldr	r2, .L277
 4646 008e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4647 0092 BB60     		str	r3, [r7, #8]
1457:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         break;
 4648              		.loc 1 1457 9
 4649 0094 00BF     		nop
 4650              	.L272:
1458:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1459:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN
 4651              		.loc 1 1459 20
 4652 0096 FFF7FEFF 		bl	LL_RCC_PLL_GetN
 4653 009a 0246     		mov	r2, r0
 4654              		.loc 1 1459 20 is_stmt 0 discriminator 1
 4655 009c BB68     		ldr	r3, [r7, #8]
 4656 009e 03FB02F4 		mul	r4, r3, r2
 4657 00a2 FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 4658 00a6 0346     		mov	r3, r0
 4659              		.loc 1 1459 20 discriminator 2
 4660 00a8 1B09     		lsrs	r3, r3, #4
 4661 00aa 0133     		adds	r3, r3, #1
 4662 00ac B4FBF3F4 		udiv	r4, r4, r3
 4663 00b0 FFF7FEFF 		bl	LL_RCC_PLL_GetR
 4664 00b4 0346     		mov	r3, r0
 4665              		.loc 1 1459 20 discriminator 3
 4666 00b6 5B0F     		lsrs	r3, r3, #29
 4667 00b8 0133     		adds	r3, r3, #1
 4668              		.loc 1 1459 18 is_stmt 1 discriminator 3
 4669 00ba B4FBF3F3 		udiv	r3, r4, r3
 4670 00be FB60     		str	r3, [r7, #12]
 4671              	.L265:
1460:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                              LL_RCC_PLL_GetR());
1461:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1462:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1463:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return sysclockfreq;
 4672              		.loc 1 1463 10
 4673 00c0 FB68     		ldr	r3, [r7, #12]
1464:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4674              		.loc 1 1464 1
 4675 00c2 1846     		mov	r0, r3
 4676 00c4 1437     		adds	r7, r7, #20
 4677              	.LCFI275:
 4678              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 180


 4679 00c6 BD46     		mov	sp, r7
 4680              	.LCFI276:
 4681              		.cfi_def_cfa_register 13
 4682              		@ sp needed
 4683 00c8 90BD     		pop	{r4, r7, pc}
 4684              	.L278:
 4685 00ca 00BF     		.align	2
 4686              	.L277:
 4687 00cc 00000000 		.word	MSIRangeTable
 4688 00d0 0024F400 		.word	16000000
 4689 00d4 0048E801 		.word	32000000
 4690              		.cfi_endproc
 4691              	.LFE954:
 4693              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 4694              		.align	1
 4695              		.global	HAL_RCC_GetHCLKFreq
 4696              		.syntax unified
 4697              		.thumb
 4698              		.thumb_func
 4700              	HAL_RCC_GetHCLKFreq:
 4701              	.LFB955:
1465:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1466:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1467:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1468:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1469:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1471:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4702              		.loc 1 1471 1
 4703              		.cfi_startproc
 4704              		@ args = 0, pretend = 0, frame = 0
 4705              		@ frame_needed = 1, uses_anonymous_args = 0
 4706 0000 98B5     		push	{r3, r4, r7, lr}
 4707              	.LCFI277:
 4708              		.cfi_def_cfa_offset 16
 4709              		.cfi_offset 3, -16
 4710              		.cfi_offset 4, -12
 4711              		.cfi_offset 7, -8
 4712              		.cfi_offset 14, -4
 4713 0002 00AF     		add	r7, sp, #0
 4714              	.LCFI278:
 4715              		.cfi_def_cfa_register 7
1472:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
1473:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()))
 4716              		.loc 1 1473 22
 4717 0004 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4718 0008 0446     		mov	r4, r0
 4719              		.loc 1 1473 22 is_stmt 0 discriminator 1
 4720 000a FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4721 000e 0346     		mov	r3, r0
 4722              		.loc 1 1473 22 discriminator 2
 4723 0010 1B09     		lsrs	r3, r3, #4
 4724 0012 03F00F03 		and	r3, r3, #15
 4725 0016 034A     		ldr	r2, .L281
 4726 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4727              		.loc 1 1473 11 is_stmt 1 discriminator 2
 4728 001c B4FBF3F3 		udiv	r3, r4, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 181


1474:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4729              		.loc 1 1474 1
 4730 0020 1846     		mov	r0, r3
 4731 0022 98BD     		pop	{r3, r4, r7, pc}
 4732              	.L282:
 4733              		.align	2
 4734              	.L281:
 4735 0024 00000000 		.word	AHBPrescTable
 4736              		.cfi_endproc
 4737              	.LFE955:
 4739              		.section	.text.HAL_RCC_GetHCLK2Freq,"ax",%progbits
 4740              		.align	1
 4741              		.global	HAL_RCC_GetHCLK2Freq
 4742              		.syntax unified
 4743              		.thumb
 4744              		.thumb_func
 4746              	HAL_RCC_GetHCLK2Freq:
 4747              	.LFB956:
1475:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1476:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1477:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the HCLK2 frequency.
1478:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HCLK2 frequency in Hz
1479:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1480:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLK2Freq(void)
1481:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4748              		.loc 1 1481 1
 4749              		.cfi_startproc
 4750              		@ args = 0, pretend = 0, frame = 0
 4751              		@ frame_needed = 1, uses_anonymous_args = 0
 4752 0000 98B5     		push	{r3, r4, r7, lr}
 4753              	.LCFI279:
 4754              		.cfi_def_cfa_offset 16
 4755              		.cfi_offset 3, -16
 4756              		.cfi_offset 4, -12
 4757              		.cfi_offset 7, -8
 4758              		.cfi_offset 14, -4
 4759 0002 00AF     		add	r7, sp, #0
 4760              	.LCFI280:
 4761              		.cfi_def_cfa_register 7
1482:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get SysClock and Compute HCLK2 frequency ---------------------------*/
1483:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_HCLK2_FREQ(HAL_RCC_GetSysClockFreq(), LL_C2_RCC_GetAHBPrescaler(
 4762              		.loc 1 1483 22
 4763 0004 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4764 0008 0446     		mov	r4, r0
 4765              		.loc 1 1483 22 is_stmt 0 discriminator 1
 4766 000a FFF7FEFF 		bl	LL_C2_RCC_GetAHBPrescaler
 4767 000e 0346     		mov	r3, r0
 4768              		.loc 1 1483 22 discriminator 2
 4769 0010 1B09     		lsrs	r3, r3, #4
 4770 0012 03F00F03 		and	r3, r3, #15
 4771 0016 034A     		ldr	r2, .L285
 4772 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4773              		.loc 1 1483 11 is_stmt 1 discriminator 2
 4774 001c B4FBF3F3 		udiv	r3, r4, r3
1484:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4775              		.loc 1 1484 1
 4776 0020 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 182


 4777 0022 98BD     		pop	{r3, r4, r7, pc}
 4778              	.L286:
 4779              		.align	2
 4780              	.L285:
 4781 0024 00000000 		.word	AHBPrescTable
 4782              		.cfi_endproc
 4783              	.LFE956:
 4785              		.section	.text.HAL_RCC_GetHCLK4Freq,"ax",%progbits
 4786              		.align	1
 4787              		.global	HAL_RCC_GetHCLK4Freq
 4788              		.syntax unified
 4789              		.thumb
 4790              		.thumb_func
 4792              	HAL_RCC_GetHCLK4Freq:
 4793              	.LFB957:
1485:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1486:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1487:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the HCLK4 frequency.
1488:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HCLK4 frequency in Hz
1489:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1490:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLK4Freq(void)
1491:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4794              		.loc 1 1491 1
 4795              		.cfi_startproc
 4796              		@ args = 0, pretend = 0, frame = 0
 4797              		@ frame_needed = 1, uses_anonymous_args = 0
 4798 0000 98B5     		push	{r3, r4, r7, lr}
 4799              	.LCFI281:
 4800              		.cfi_def_cfa_offset 16
 4801              		.cfi_offset 3, -16
 4802              		.cfi_offset 4, -12
 4803              		.cfi_offset 7, -8
 4804              		.cfi_offset 14, -4
 4805 0002 00AF     		add	r7, sp, #0
 4806              	.LCFI282:
 4807              		.cfi_def_cfa_register 7
1492:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get SysClock and Compute AHB4 frequency ---------------------------*/
1493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_HCLK4_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHB4Prescaler())
 4808              		.loc 1 1493 22
 4809 0004 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4810 0008 0446     		mov	r4, r0
 4811              		.loc 1 1493 22 is_stmt 0 discriminator 1
 4812 000a FFF7FEFF 		bl	LL_RCC_GetAHB4Prescaler
 4813 000e 0346     		mov	r3, r0
 4814              		.loc 1 1493 22 discriminator 2
 4815 0010 1B09     		lsrs	r3, r3, #4
 4816 0012 03F00F03 		and	r3, r3, #15
 4817 0016 034A     		ldr	r2, .L289
 4818 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4819              		.loc 1 1493 11 is_stmt 1 discriminator 2
 4820 001c B4FBF3F3 		udiv	r3, r4, r3
1494:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4821              		.loc 1 1494 1
 4822 0020 1846     		mov	r0, r3
 4823 0022 98BD     		pop	{r3, r4, r7, pc}
 4824              	.L290:
 4825              		.align	2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 183


 4826              	.L289:
 4827 0024 00000000 		.word	AHBPrescTable
 4828              		.cfi_endproc
 4829              	.LFE957:
 4831              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 4832              		.align	1
 4833              		.global	HAL_RCC_GetPCLK1Freq
 4834              		.syntax unified
 4835              		.thumb
 4836              		.thumb_func
 4838              	HAL_RCC_GetPCLK1Freq:
 4839              	.LFB958:
1495:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1496:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1497:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1498:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1499:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1500:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1501:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1502:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1503:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4840              		.loc 1 1503 1
 4841              		.cfi_startproc
 4842              		@ args = 0, pretend = 0, frame = 0
 4843              		@ frame_needed = 1, uses_anonymous_args = 0
 4844 0000 98B5     		push	{r3, r4, r7, lr}
 4845              	.LCFI283:
 4846              		.cfi_def_cfa_offset 16
 4847              		.cfi_offset 3, -16
 4848              		.cfi_offset 4, -12
 4849              		.cfi_offset 7, -8
 4850              		.cfi_offset 14, -4
 4851 0002 00AF     		add	r7, sp, #0
 4852              	.LCFI284:
 4853              		.cfi_def_cfa_register 7
1504:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1505:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 4854              		.loc 1 1505 22
 4855 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4856 0008 0446     		mov	r4, r0
 4857              		.loc 1 1505 22 is_stmt 0 discriminator 1
 4858 000a FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4859 000e 0346     		mov	r3, r0
 4860              		.loc 1 1505 22 discriminator 2
 4861 0010 1B0A     		lsrs	r3, r3, #8
 4862 0012 03F00703 		and	r3, r3, #7
 4863 0016 044A     		ldr	r2, .L293
 4864 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4865 001c 03F01F03 		and	r3, r3, #31
 4866              		.loc 1 1505 11 is_stmt 1 discriminator 2
 4867 0020 24FA03F3 		lsr	r3, r4, r3
1506:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4868              		.loc 1 1506 1
 4869 0024 1846     		mov	r0, r3
 4870 0026 98BD     		pop	{r3, r4, r7, pc}
 4871              	.L294:
 4872              		.align	2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 184


 4873              	.L293:
 4874 0028 00000000 		.word	APBPrescTable
 4875              		.cfi_endproc
 4876              	.LFE958:
 4878              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 4879              		.align	1
 4880              		.global	HAL_RCC_GetPCLK2Freq
 4881              		.syntax unified
 4882              		.thumb
 4883              		.thumb_func
 4885              	HAL_RCC_GetPCLK2Freq:
 4886              	.LFB959:
1507:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1508:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1509:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1510:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1511:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1512:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1513:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1514:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1515:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4887              		.loc 1 1515 1
 4888              		.cfi_startproc
 4889              		@ args = 0, pretend = 0, frame = 0
 4890              		@ frame_needed = 1, uses_anonymous_args = 0
 4891 0000 98B5     		push	{r3, r4, r7, lr}
 4892              	.LCFI285:
 4893              		.cfi_def_cfa_offset 16
 4894              		.cfi_offset 3, -16
 4895              		.cfi_offset 4, -12
 4896              		.cfi_offset 7, -8
 4897              		.cfi_offset 14, -4
 4898 0002 00AF     		add	r7, sp, #0
 4899              	.LCFI286:
 4900              		.cfi_def_cfa_register 7
1516:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1517:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 4901              		.loc 1 1517 22
 4902 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4903 0008 0446     		mov	r4, r0
 4904              		.loc 1 1517 22 is_stmt 0 discriminator 1
 4905 000a FFF7FEFF 		bl	LL_RCC_GetAPB2Prescaler
 4906 000e 0346     		mov	r3, r0
 4907              		.loc 1 1517 22 discriminator 2
 4908 0010 DB0A     		lsrs	r3, r3, #11
 4909 0012 03F00703 		and	r3, r3, #7
 4910 0016 044A     		ldr	r2, .L297
 4911 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4912 001c 03F01F03 		and	r3, r3, #31
 4913              		.loc 1 1517 11 is_stmt 1 discriminator 2
 4914 0020 24FA03F3 		lsr	r3, r4, r3
1518:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 4915              		.loc 1 1518 1
 4916 0024 1846     		mov	r0, r3
 4917 0026 98BD     		pop	{r3, r4, r7, pc}
 4918              	.L298:
 4919              		.align	2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 185


 4920              	.L297:
 4921 0028 00000000 		.word	APBPrescTable
 4922              		.cfi_endproc
 4923              	.LFE959:
 4925              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 4926              		.align	1
 4927              		.global	HAL_RCC_GetOscConfig
 4928              		.syntax unified
 4929              		.thumb
 4930              		.thumb_func
 4932              	HAL_RCC_GetOscConfig:
 4933              	.LFB960:
1519:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1520:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1521:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1522:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         RCC configuration registers.
1523:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1524:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         will be configured.
1525:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
1526:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1527:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1528:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 4934              		.loc 1 1528 1
 4935              		.cfi_startproc
 4936              		@ args = 0, pretend = 0, frame = 24
 4937              		@ frame_needed = 1, uses_anonymous_args = 0
 4938              		@ link register save eliminated.
 4939 0000 80B4     		push	{r7}
 4940              	.LCFI287:
 4941              		.cfi_def_cfa_offset 4
 4942              		.cfi_offset 7, -4
 4943 0002 87B0     		sub	sp, sp, #28
 4944              	.LCFI288:
 4945              		.cfi_def_cfa_offset 32
 4946 0004 00AF     		add	r7, sp, #0
 4947              	.LCFI289:
 4948              		.cfi_def_cfa_register 7
 4949 0006 7860     		str	r0, [r7, #4]
1529:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t regvalue;
1530:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t regICSRvalue;
1531:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t regPLLCFGRvalue;
1532:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
1534:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1535:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1536:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1537:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 4950              		.loc 1 1537 37
 4951 0008 7B68     		ldr	r3, [r7, #4]
 4952 000a 3F22     		movs	r2, #63
 4953 000c 1A60     		str	r2, [r3]
1538:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI1 | RCC_OSCILL
1539:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1540:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1541:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType |= RCC_OSCILLATORTYPE_HSI48;
 4954              		.loc 1 1541 20
 4955 000e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 186


 4956 0010 1B68     		ldr	r3, [r3]
 4957              		.loc 1 1541 37
 4958 0012 43F04002 		orr	r2, r3, #64
 4959 0016 7B68     		ldr	r3, [r7, #4]
 4960 0018 1A60     		str	r2, [r3]
1542:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1543:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1544:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get register values */
1545:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regvalue = RCC->CR; /* Control register */
 4961              		.loc 1 1545 17
 4962 001a 4FF0B043 		mov	r3, #1476395008
 4963              		.loc 1 1545 12
 4964 001e 1B68     		ldr	r3, [r3]
 4965 0020 7B61     		str	r3, [r7, #20]
1546:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regICSRvalue = RCC->ICSCR; /* Get Internal Clock Sources Calibration register */
 4966              		.loc 1 1546 21
 4967 0022 4FF0B043 		mov	r3, #1476395008
 4968              		.loc 1 1546 16
 4969 0026 5B68     		ldr	r3, [r3, #4]
 4970 0028 3B61     		str	r3, [r7, #16]
1547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regPLLCFGRvalue = RCC->PLLCFGR; /* Get PLL Configuration register */
 4971              		.loc 1 1547 24
 4972 002a 4FF0B043 		mov	r3, #1476395008
 4973              		.loc 1 1547 19
 4974 002e DB68     		ldr	r3, [r3, #12]
 4975 0030 FB60     		str	r3, [r7, #12]
1548:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1549:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1550:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->HSEState = (regvalue & RCC_CR_HSEON);
 4976              		.loc 1 1550 43
 4977 0032 7B69     		ldr	r3, [r7, #20]
 4978 0034 03F48032 		and	r2, r3, #65536
 4979              		.loc 1 1550 31
 4980 0038 7B68     		ldr	r3, [r7, #4]
 4981 003a 5A60     		str	r2, [r3, #4]
1551:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1552:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the MSI configuration -----------------------------------------------*/
1553:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->MSIState            = (regvalue & RCC_CR_MSION);
 4982              		.loc 1 1553 54
 4983 003c 7B69     		ldr	r3, [r7, #20]
 4984 003e 03F00102 		and	r2, r3, #1
 4985              		.loc 1 1553 42
 4986 0042 7B68     		ldr	r3, [r7, #4]
 4987 0044 DA61     		str	r2, [r3, #28]
1554:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = (regICSRvalue & RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_
 4988              		.loc 1 1554 79
 4989 0046 3B69     		ldr	r3, [r7, #16]
 4990 0048 1B0A     		lsrs	r3, r3, #8
 4991 004a DAB2     		uxtb	r2, r3
 4992              		.loc 1 1554 42
 4993 004c 7B68     		ldr	r3, [r7, #4]
 4994 004e 1A62     		str	r2, [r3, #32]
1555:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange       = (regvalue & RCC_CR_MSIRANGE);
 4995              		.loc 1 1555 54
 4996 0050 7B69     		ldr	r3, [r7, #20]
 4997 0052 03F0F002 		and	r2, r3, #240
 4998              		.loc 1 1555 42
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 187


 4999 0056 7B68     		ldr	r3, [r7, #4]
 5000 0058 5A62     		str	r2, [r3, #36]
1556:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1557:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1558:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->HSIState            = (regvalue & RCC_CR_HSION);
 5001              		.loc 1 1558 54
 5002 005a 7B69     		ldr	r3, [r7, #20]
 5003 005c 03F48072 		and	r2, r3, #256
 5004              		.loc 1 1558 42
 5005 0060 7B68     		ldr	r3, [r7, #4]
 5006 0062 DA60     		str	r2, [r3, #12]
1559:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = ((regICSRvalue & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM
 5007              		.loc 1 1559 80
 5008 0064 3B69     		ldr	r3, [r7, #16]
 5009 0066 1B0E     		lsrs	r3, r3, #24
 5010 0068 03F07F02 		and	r2, r3, #127
 5011              		.loc 1 1559 42
 5012 006c 7B68     		ldr	r3, [r7, #4]
 5013 006e 1A61     		str	r2, [r3, #16]
1560:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1561:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1562:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLState  = ((regvalue & RCC_CR_PLLON) >> RCC_CR_PLLON_Pos) + 1U;
 5014              		.loc 1 1562 65
 5015 0070 7B69     		ldr	r3, [r7, #20]
 5016 0072 1B0E     		lsrs	r3, r3, #24
 5017 0074 03F00103 		and	r3, r3, #1
 5018              		.loc 1 1562 86
 5019 0078 5A1C     		adds	r2, r3, #1
 5020              		.loc 1 1562 36
 5021 007a 7B68     		ldr	r3, [r7, #4]
 5022 007c DA62     		str	r2, [r3, #44]
1563:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (regPLLCFGRvalue & RCC_PLLCFGR_PLLSRC);
 5023              		.loc 1 1563 55
 5024 007e FB68     		ldr	r3, [r7, #12]
 5025 0080 03F00302 		and	r2, r3, #3
 5026              		.loc 1 1563 36
 5027 0084 7B68     		ldr	r3, [r7, #4]
 5028 0086 1A63     		str	r2, [r3, #48]
1564:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM      = (regPLLCFGRvalue & RCC_PLLCFGR_PLLM);
 5029              		.loc 1 1564 55
 5030 0088 FB68     		ldr	r3, [r7, #12]
 5031 008a 03F07002 		and	r2, r3, #112
 5032              		.loc 1 1564 36
 5033 008e 7B68     		ldr	r3, [r7, #4]
 5034 0090 5A63     		str	r2, [r3, #52]
1565:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN      = ((regPLLCFGRvalue & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)
 5035              		.loc 1 1565 76
 5036 0092 FB68     		ldr	r3, [r7, #12]
 5037 0094 1B0A     		lsrs	r3, r3, #8
 5038 0096 03F07F02 		and	r2, r3, #127
 5039              		.loc 1 1565 36
 5040 009a 7B68     		ldr	r3, [r7, #4]
 5041 009c 9A63     		str	r2, [r3, #56]
1566:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP      = (regPLLCFGRvalue & RCC_PLLCFGR_PLLP);
 5042              		.loc 1 1566 55
 5043 009e FB68     		ldr	r3, [r7, #12]
 5044 00a0 03F47812 		and	r2, r3, #4063232
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 188


 5045              		.loc 1 1566 36
 5046 00a4 7B68     		ldr	r3, [r7, #4]
 5047 00a6 DA63     		str	r2, [r3, #60]
1567:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ      = (regPLLCFGRvalue & RCC_PLLCFGR_PLLQ);
 5048              		.loc 1 1567 55
 5049 00a8 FB68     		ldr	r3, [r7, #12]
 5050 00aa 03F06062 		and	r2, r3, #234881024
 5051              		.loc 1 1567 36
 5052 00ae 7B68     		ldr	r3, [r7, #4]
 5053 00b0 1A64     		str	r2, [r3, #64]
1568:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR      = (regPLLCFGRvalue & RCC_PLLCFGR_PLLR);
 5054              		.loc 1 1568 55
 5055 00b2 FB68     		ldr	r3, [r7, #12]
 5056 00b4 03F06042 		and	r2, r3, #-536870912
 5057              		.loc 1 1568 36
 5058 00b8 7B68     		ldr	r3, [r7, #4]
 5059 00ba 5A64     		str	r2, [r3, #68]
1569:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1570:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Backup Domain register */
1571:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regvalue = RCC->BDCR;
 5060              		.loc 1 1571 17
 5061 00bc 4FF0B043 		mov	r3, #1476395008
 5062              		.loc 1 1571 12
 5063 00c0 D3F89030 		ldr	r3, [r3, #144]
 5064 00c4 7B61     		str	r3, [r7, #20]
1572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1573:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1574:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->LSEState = (regvalue & RCC_LSE_BYPASS);
 5065              		.loc 1 1574 43
 5066 00c6 7B69     		ldr	r3, [r7, #20]
 5067 00c8 03F00502 		and	r2, r3, #5
 5068              		.loc 1 1574 31
 5069 00cc 7B68     		ldr	r3, [r7, #4]
 5070 00ce 9A60     		str	r2, [r3, #8]
1575:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1576:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Control/Status register */
1577:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regvalue = RCC->CSR;
 5071              		.loc 1 1577 17
 5072 00d0 4FF0B043 		mov	r3, #1476395008
 5073              		.loc 1 1577 12
 5074 00d4 D3F89430 		ldr	r3, [r3, #148]
 5075 00d8 7B61     		str	r3, [r7, #20]
1578:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1579:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1580:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->LSIState = ((regvalue & RCC_LSI_ON) > 0U) ? RCC_LSI_ON : 0U;
 5076              		.loc 1 1580 44
 5077 00da 7B69     		ldr	r3, [r7, #20]
 5078 00dc 03F00503 		and	r3, r3, #5
 5079              		.loc 1 1580 77
 5080 00e0 002B     		cmp	r3, #0
 5081 00e2 01D0     		beq	.L300
 5082              		.loc 1 1580 77 is_stmt 0 discriminator 1
 5083 00e4 0522     		movs	r2, #5
 5084 00e6 00E0     		b	.L301
 5085              	.L300:
 5086              		.loc 1 1580 77 discriminator 2
 5087 00e8 0022     		movs	r2, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 189


 5088              	.L301:
 5089              		.loc 1 1580 31 is_stmt 1 discriminator 4
 5090 00ea 7B68     		ldr	r3, [r7, #4]
 5091 00ec 5A61     		str	r2, [r3, #20]
1581:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1582:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1583:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Control/Status register */
1584:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   regvalue = RCC->CRRCR;
 5092              		.loc 1 1584 17
 5093 00ee 4FF0B043 		mov	r3, #1476395008
 5094              		.loc 1 1584 12
 5095 00f2 D3F89830 		ldr	r3, [r3, #152]
 5096 00f6 7B61     		str	r3, [r7, #20]
1585:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1586:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1587:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = (regvalue & RCC_CRRCR_HSI48ON);
 5097              		.loc 1 1587 45
 5098 00f8 7B69     		ldr	r3, [r7, #20]
 5099 00fa 03F00102 		and	r2, r3, #1
 5100              		.loc 1 1587 33
 5101 00fe 7B68     		ldr	r3, [r7, #4]
 5102 0100 9A62     		str	r2, [r3, #40]
1588:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1589:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1590:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5103              		.loc 1 1590 1
 5104 0102 00BF     		nop
 5105 0104 1C37     		adds	r7, r7, #28
 5106              	.LCFI290:
 5107              		.cfi_def_cfa_offset 4
 5108 0106 BD46     		mov	sp, r7
 5109              	.LCFI291:
 5110              		.cfi_def_cfa_register 13
 5111              		@ sp needed
 5112 0108 5DF8047B 		ldr	r7, [sp], #4
 5113              	.LCFI292:
 5114              		.cfi_restore 7
 5115              		.cfi_def_cfa_offset 0
 5116 010c 7047     		bx	lr
 5117              		.cfi_endproc
 5118              	.LFE960:
 5120              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 5121              		.align	1
 5122              		.global	HAL_RCC_GetClockConfig
 5123              		.syntax unified
 5124              		.thumb
 5125              		.thumb_func
 5127              	HAL_RCC_GetClockConfig:
 5128              	.LFB961:
1591:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1592:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1593:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1594:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         RCC configuration registers.
1595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  RCC_ClkInitStruct Pointer to a @ref RCC_ClkInitTypeDef structure that
1596:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *                           will be configured.
1597:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  pFLatency         Pointer on the Flash Latency.
1598:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 190


1599:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1600:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1601:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5129              		.loc 1 1601 1
 5130              		.cfi_startproc
 5131              		@ args = 0, pretend = 0, frame = 8
 5132              		@ frame_needed = 1, uses_anonymous_args = 0
 5133 0000 80B5     		push	{r7, lr}
 5134              	.LCFI293:
 5135              		.cfi_def_cfa_offset 8
 5136              		.cfi_offset 7, -8
 5137              		.cfi_offset 14, -4
 5138 0002 82B0     		sub	sp, sp, #8
 5139              	.LCFI294:
 5140              		.cfi_def_cfa_offset 16
 5141 0004 00AF     		add	r7, sp, #0
 5142              	.LCFI295:
 5143              		.cfi_def_cfa_register 7
 5144 0006 7860     		str	r0, [r7, #4]
 5145 0008 3960     		str	r1, [r7]
1602:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
1603:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void *)NULL);
1604:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1605:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1606:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1607:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 5146              		.loc 1 1607 32
 5147 000a 7B68     		ldr	r3, [r7, #4]
 5148 000c 6F22     		movs	r2, #111
 5149 000e 1A60     		str	r2, [r3]
1608:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****                                   RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);
1609:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1610:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1611:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 5150              		.loc 1 1611 37
 5151 0010 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 5152 0014 0246     		mov	r2, r0
 5153              		.loc 1 1611 35 discriminator 1
 5154 0016 7B68     		ldr	r3, [r7, #4]
 5155 0018 5A60     		str	r2, [r3, #4]
1612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1613:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1614:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 5156              		.loc 1 1614 38
 5157 001a FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 5158 001e 0246     		mov	r2, r0
 5159              		.loc 1 1614 36 discriminator 1
 5160 0020 7B68     		ldr	r3, [r7, #4]
 5161 0022 9A60     		str	r2, [r3, #8]
1615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1616:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1617:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 5162              		.loc 1 1617 39
 5163 0024 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 5164 0028 0246     		mov	r2, r0
 5165              		.loc 1 1617 37 discriminator 1
 5166 002a 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 191


 5167 002c DA60     		str	r2, [r3, #12]
1618:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1619:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1620:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 5168              		.loc 1 1620 39
 5169 002e FFF7FEFF 		bl	LL_RCC_GetAPB2Prescaler
 5170 0032 0246     		mov	r2, r0
 5171              		.loc 1 1620 37 discriminator 1
 5172 0034 7B68     		ldr	r3, [r7, #4]
 5173 0036 1A61     		str	r2, [r3, #16]
1621:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1622:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the AHBCLK2Divider configuration ------------------------------------*/
1623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 5174              		.loc 1 1623 39
 5175 0038 FFF7FEFF 		bl	LL_C2_RCC_GetAHBPrescaler
 5176 003c 0246     		mov	r2, r0
 5177              		.loc 1 1623 37 discriminator 1
 5178 003e 7B68     		ldr	r3, [r7, #4]
 5179 0040 5A61     		str	r2, [r3, #20]
1624:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1625:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the AHBCLK4Divider configuration ------------------------------------*/
1626:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 5180              		.loc 1 1626 39
 5181 0042 FFF7FEFF 		bl	LL_RCC_GetAHB4Prescaler
 5182 0046 0246     		mov	r2, r0
 5183              		.loc 1 1626 37 discriminator 1
 5184 0048 7B68     		ldr	r3, [r7, #4]
 5185 004a 9A61     		str	r2, [r3, #24]
1627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1628:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1629:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 5186              		.loc 1 1629 16
 5187 004c 044B     		ldr	r3, .L303
 5188 004e 1B68     		ldr	r3, [r3]
 5189 0050 03F00702 		and	r2, r3, #7
 5190              		.loc 1 1629 14
 5191 0054 3B68     		ldr	r3, [r7]
 5192 0056 1A60     		str	r2, [r3]
1630:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5193              		.loc 1 1630 1
 5194 0058 00BF     		nop
 5195 005a 0837     		adds	r7, r7, #8
 5196              	.LCFI296:
 5197              		.cfi_def_cfa_offset 8
 5198 005c BD46     		mov	sp, r7
 5199              	.LCFI297:
 5200              		.cfi_def_cfa_register 13
 5201              		@ sp needed
 5202 005e 80BD     		pop	{r7, pc}
 5203              	.L304:
 5204              		.align	2
 5205              	.L303:
 5206 0060 00400058 		.word	1476411392
 5207              		.cfi_endproc
 5208              	.LFE961:
 5210              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 5211              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 192


 5212              		.global	HAL_RCC_EnableCSS
 5213              		.syntax unified
 5214              		.thumb
 5215              		.thumb_func
 5217              	HAL_RCC_EnableCSS:
 5218              	.LFB962:
1631:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1632:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1633:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1635:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1636:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1637:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1638:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         CPU1 and CPU2 NMI (Non-Maskable Interrupt) exception vector.
1639:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1640:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
1641:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1642:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1643:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5219              		.loc 1 1643 1
 5220              		.cfi_startproc
 5221              		@ args = 0, pretend = 0, frame = 0
 5222              		@ frame_needed = 1, uses_anonymous_args = 0
 5223 0000 80B5     		push	{r7, lr}
 5224              	.LCFI298:
 5225              		.cfi_def_cfa_offset 8
 5226              		.cfi_offset 7, -8
 5227              		.cfi_offset 14, -4
 5228 0002 00AF     		add	r7, sp, #0
 5229              	.LCFI299:
 5230              		.cfi_def_cfa_register 7
1644:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   LL_RCC_HSE_EnableCSS();
 5231              		.loc 1 1644 3
 5232 0004 FFF7FEFF 		bl	LL_RCC_HSE_EnableCSS
1645:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5233              		.loc 1 1645 1
 5234 0008 00BF     		nop
 5235 000a 80BD     		pop	{r7, pc}
 5236              		.cfi_endproc
 5237              	.LFE962:
 5239              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 5240              		.align	1
 5241              		.global	HAL_RCC_NMI_IRQHandler
 5242              		.syntax unified
 5243              		.thumb
 5244              		.thumb_func
 5246              	HAL_RCC_NMI_IRQHandler:
 5247              	.LFB963:
1646:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1647:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1648:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief Handle the RCC HSE Clock Security System interrupt request.
1649:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note  This API should be called under the NMI_Handler().
1650:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval None
1651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1652:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1653:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5248              		.loc 1 1653 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 193


 5249              		.cfi_startproc
 5250              		@ args = 0, pretend = 0, frame = 0
 5251              		@ frame_needed = 1, uses_anonymous_args = 0
 5252 0000 80B5     		push	{r7, lr}
 5253              	.LCFI300:
 5254              		.cfi_def_cfa_offset 8
 5255              		.cfi_offset 7, -8
 5256              		.cfi_offset 14, -4
 5257 0002 00AF     		add	r7, sp, #0
 5258              	.LCFI301:
 5259              		.cfi_def_cfa_register 7
1654:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1655:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 5260              		.loc 1 1655 7
 5261 0004 4FF0B043 		mov	r3, #1476395008
 5262 0008 DB69     		ldr	r3, [r3, #28]
 5263 000a 03F48073 		and	r3, r3, #256
 5264              		.loc 1 1655 6
 5265 000e B3F5807F 		cmp	r3, #256
 5266 0012 06D1     		bne	.L308
1656:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1657:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1658:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 5267              		.loc 1 1658 5
 5268 0014 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1659:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1660:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1661:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 5269              		.loc 1 1661 5
 5270 0018 4FF0B043 		mov	r3, #1476395008
 5271 001c 4FF48072 		mov	r2, #256
 5272 0020 1A62     		str	r2, [r3, #32]
 5273              	.L308:
1662:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1663:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5274              		.loc 1 1663 1
 5275 0022 00BF     		nop
 5276 0024 80BD     		pop	{r7, pc}
 5277              		.cfi_endproc
 5278              	.LFE963:
 5280              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 5281              		.align	1
 5282              		.weak	HAL_RCC_CSSCallback
 5283              		.syntax unified
 5284              		.thumb
 5285              		.thumb_func
 5287              	HAL_RCC_CSSCallback:
 5288              	.LFB964:
1664:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1665:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1666:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief Handle the RCC HSE Clock Security System interrupt callback.
1667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval none
1668:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1669:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1670:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5289              		.loc 1 1670 1
 5290              		.cfi_startproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 194


 5291              		@ args = 0, pretend = 0, frame = 0
 5292              		@ frame_needed = 1, uses_anonymous_args = 0
 5293              		@ link register save eliminated.
 5294 0000 80B4     		push	{r7}
 5295              	.LCFI302:
 5296              		.cfi_def_cfa_offset 4
 5297              		.cfi_offset 7, -4
 5298 0002 00AF     		add	r7, sp, #0
 5299              	.LCFI303:
 5300              		.cfi_def_cfa_register 7
1671:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1672:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             the @ref HAL_RCC_CSSCallback should be implemented in the user file
1673:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****    */
1674:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5301              		.loc 1 1674 1
 5302 0004 00BF     		nop
 5303 0006 BD46     		mov	sp, r7
 5304              	.LCFI304:
 5305              		.cfi_def_cfa_register 13
 5306              		@ sp needed
 5307 0008 5DF8047B 		ldr	r7, [sp], #4
 5308              	.LCFI305:
 5309              		.cfi_restore 7
 5310              		.cfi_def_cfa_offset 0
 5311 000c 7047     		bx	lr
 5312              		.cfi_endproc
 5313              	.LFE964:
 5315              		.section	.text.HAL_RCC_GetResetSource,"ax",%progbits
 5316              		.align	1
 5317              		.global	HAL_RCC_GetResetSource
 5318              		.syntax unified
 5319              		.thumb
 5320              		.thumb_func
 5322              	HAL_RCC_GetResetSource:
 5323              	.LFB965:
1675:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1676:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1677:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Get and clear reset flags
1678:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  None
1679:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @note   Once reset flags are retrieved, this API is clearing them in order
1680:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   *         to isolate next reset reason.
1681:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval can be a combination of @ref RCC_Reset_Flag
1682:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1683:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** uint32_t HAL_RCC_GetResetSource(void)
1684:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5324              		.loc 1 1684 1
 5325              		.cfi_startproc
 5326              		@ args = 0, pretend = 0, frame = 8
 5327              		@ frame_needed = 1, uses_anonymous_args = 0
 5328              		@ link register save eliminated.
 5329 0000 80B4     		push	{r7}
 5330              	.LCFI306:
 5331              		.cfi_def_cfa_offset 4
 5332              		.cfi_offset 7, -4
 5333 0002 83B0     		sub	sp, sp, #12
 5334              	.LCFI307:
 5335              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 195


 5336 0004 00AF     		add	r7, sp, #0
 5337              	.LCFI308:
 5338              		.cfi_def_cfa_register 7
1685:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t reset;
1686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1687:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get all reset flags */
1688:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 5339              		.loc 1 1688 14
 5340 0006 4FF0B043 		mov	r3, #1476395008
 5341 000a D3F89430 		ldr	r3, [r3, #148]
 5342              		.loc 1 1688 9
 5343 000e 03F07E43 		and	r3, r3, #-33554432
 5344 0012 7B60     		str	r3, [r7, #4]
1689:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1690:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Clear Reset flags */
1691:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 5345              		.loc 1 1691 6
 5346 0014 4FF0B043 		mov	r3, #1476395008
 5347 0018 D3F89430 		ldr	r3, [r3, #148]
 5348 001c 4FF0B042 		mov	r2, #1476395008
 5349              		.loc 1 1691 12
 5350 0020 43F40003 		orr	r3, r3, #8388608
 5351 0024 C2F89430 		str	r3, [r2, #148]
1692:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1693:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return reset;
 5352              		.loc 1 1693 10
 5353 0028 7B68     		ldr	r3, [r7, #4]
1694:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5354              		.loc 1 1694 1
 5355 002a 1846     		mov	r0, r3
 5356 002c 0C37     		adds	r7, r7, #12
 5357              	.LCFI309:
 5358              		.cfi_def_cfa_offset 4
 5359 002e BD46     		mov	sp, r7
 5360              	.LCFI310:
 5361              		.cfi_def_cfa_register 13
 5362              		@ sp needed
 5363 0030 5DF8047B 		ldr	r7, [sp], #4
 5364              	.LCFI311:
 5365              		.cfi_restore 7
 5366              		.cfi_def_cfa_offset 0
 5367 0034 7047     		bx	lr
 5368              		.cfi_endproc
 5369              	.LFE965:
 5371              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
 5372              		.align	1
 5373              		.syntax unified
 5374              		.thumb
 5375              		.thumb_func
 5377              	RCC_SetFlashLatencyFromMSIRange:
 5378              	.LFB966:
1695:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1696:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1697:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
1698:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1699:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1700:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 196


1701:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @}
1702:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1703:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1704:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1706:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @{
1707:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1708:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1709:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1710:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1711:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****             voltage range.
1712:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
1713:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HAL status
1714:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1715:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
1716:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5379              		.loc 1 1716 1
 5380              		.cfi_startproc
 5381              		@ args = 0, pretend = 0, frame = 16
 5382              		@ frame_needed = 1, uses_anonymous_args = 0
 5383 0000 90B5     		push	{r4, r7, lr}
 5384              	.LCFI312:
 5385              		.cfi_def_cfa_offset 12
 5386              		.cfi_offset 4, -12
 5387              		.cfi_offset 7, -8
 5388              		.cfi_offset 14, -4
 5389 0002 85B0     		sub	sp, sp, #20
 5390              	.LCFI313:
 5391              		.cfi_def_cfa_offset 32
 5392 0004 00AF     		add	r7, sp, #0
 5393              	.LCFI314:
 5394              		.cfi_def_cfa_register 7
 5395 0006 7860     		str	r0, [r7, #4]
1717:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t flash_clksrcfreq;
1718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t msifreq;
1719:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1720:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check the parameters */
1721:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));
1722:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1723:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* MSI frequency range in Hz */
1724:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (MSI_Range > RCC_MSIRANGE_11)
 5396              		.loc 1 1724 6
 5397 0008 7B68     		ldr	r3, [r7, #4]
 5398 000a B02B     		cmp	r3, #176
 5399 000c 03D9     		bls	.L313
1725:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1726:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 5400              		.loc 1 1726 13
 5401 000e 154B     		ldr	r3, .L316
 5402 0010 DB6A     		ldr	r3, [r3, #44]
 5403 0012 FB60     		str	r3, [r7, #12]
 5404 0014 07E0     		b	.L314
 5405              	.L313:
1727:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1728:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else
1729:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1730:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 197


 5406              		.loc 1 1730 15
 5407 0016 7B68     		ldr	r3, [r7, #4]
 5408 0018 1B09     		lsrs	r3, r3, #4
 5409 001a 03F00F03 		and	r3, r3, #15
 5410              		.loc 1 1730 13
 5411 001e 114A     		ldr	r2, .L316
 5412 0020 52F82330 		ldr	r3, [r2, r3, lsl #2]
 5413 0024 FB60     		str	r3, [r7, #12]
 5414              	.L314:
1731:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1732:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1733:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 5415              		.loc 1 1733 22
 5416 0026 FFF7FEFF 		bl	LL_RCC_GetAHB4Prescaler
 5417 002a 0346     		mov	r3, r0
 5418              		.loc 1 1733 22 is_stmt 0 discriminator 1
 5419 002c 1B09     		lsrs	r3, r3, #4
 5420 002e 03F00F03 		and	r3, r3, #15
 5421 0032 0D4A     		ldr	r2, .L316+4
 5422 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 5423              		.loc 1 1733 20 is_stmt 1 discriminator 1
 5424 0038 FA68     		ldr	r2, [r7, #12]
 5425 003a B2FBF3F3 		udiv	r3, r2, r3
 5426 003e BB60     		str	r3, [r7, #8]
1734:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1735:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(PWR_CR1_VOS)
1736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 5427              		.loc 1 1736 10
 5428 0040 BB68     		ldr	r3, [r7, #8]
 5429 0042 0A4A     		ldr	r2, .L316+8
 5430 0044 A2FB0323 		umull	r2, r3, r2, r3
 5431 0048 9C0C     		lsrs	r4, r3, #18
 5432 004a FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 5433 004e 0346     		mov	r3, r0
 5434              		.loc 1 1736 10 is_stmt 0 discriminator 1
 5435 0050 1946     		mov	r1, r3
 5436 0052 2046     		mov	r0, r4
 5437 0054 FFF7FEFF 		bl	RCC_SetFlashLatency
 5438 0058 0346     		mov	r3, r0
1737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #else
1738:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
1739:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* PWR_CR1_VOS */
1740:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5439              		.loc 1 1740 1 is_stmt 1
 5440 005a 1846     		mov	r0, r3
 5441 005c 1437     		adds	r7, r7, #20
 5442              	.LCFI315:
 5443              		.cfi_def_cfa_offset 12
 5444 005e BD46     		mov	sp, r7
 5445              	.LCFI316:
 5446              		.cfi_def_cfa_register 13
 5447              		@ sp needed
 5448 0060 90BD     		pop	{r4, r7, pc}
 5449              	.L317:
 5450 0062 00BF     		.align	2
 5451              	.L316:
 5452 0064 00000000 		.word	MSIRangeTable
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 198


 5453 0068 00000000 		.word	AHBPrescTable
 5454 006c 83DE1B43 		.word	1125899907
 5455              		.cfi_endproc
 5456              	.LFE966:
 5458              		.section	.rodata
 5459              		.align	2
 5460              	.LC0:
 5461 0000 12000000 		.word	18
 5462 0004 24000000 		.word	36
 5463 0008 36000000 		.word	54
 5464 000c 40000000 		.word	64
 5465              		.align	2
 5466              	.LC1:
 5467 0010 06000000 		.word	6
 5468 0014 0C000000 		.word	12
 5469 0018 10000000 		.word	16
 5470              		.align	2
 5471              	.LC2:
 5472 001c 00000000 		.word	0
 5473 0020 01000000 		.word	1
 5474 0024 02000000 		.word	2
 5475 0028 03000000 		.word	3
 5476              		.section	.text.RCC_SetFlashLatency,"ax",%progbits
 5477              		.align	1
 5478              		.syntax unified
 5479              		.thumb
 5480              		.thumb_func
 5482              	RCC_SetFlashLatency:
 5483              	.LFB967:
1741:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1742:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1743:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** /**
1744:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @brief  Update number of Flash wait states.
1745:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
1746:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_
1747:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   * @retval HAL status
1748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   */
1749:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
1750:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** {
 5484              		.loc 1 1750 1
 5485              		.cfi_startproc
 5486              		@ args = 0, pretend = 0, frame = 72
 5487              		@ frame_needed = 1, uses_anonymous_args = 0
 5488 0000 90B5     		push	{r4, r7, lr}
 5489              	.LCFI317:
 5490              		.cfi_def_cfa_offset 12
 5491              		.cfi_offset 4, -12
 5492              		.cfi_offset 7, -8
 5493              		.cfi_offset 14, -4
 5494 0002 93B0     		sub	sp, sp, #76
 5495              	.LCFI318:
 5496              		.cfi_def_cfa_offset 88
 5497 0004 00AF     		add	r7, sp, #0
 5498              	.LCFI319:
 5499              		.cfi_def_cfa_register 7
 5500 0006 7860     		str	r0, [r7, #4]
 5501 0008 3960     		str	r1, [r7]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 199


1751:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
1752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 5502              		.loc 1 1752 18
 5503 000a 374B     		ldr	r3, .L332
 5504 000c 07F12804 		add	r4, r7, #40
 5505 0010 0FCB     		ldm	r3, {r0, r1, r2, r3}
 5506 0012 84E80F00 		stm	r4, {r0, r1, r2, r3}
1753:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(PWR_CR1_VOS)
1754:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
1755:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 5507              		.loc 1 1755 18
 5508 0016 354A     		ldr	r2, .L332+4
 5509 0018 07F11C03 		add	r3, r7, #28
 5510 001c 07CA     		ldm	r2, {r0, r1, r2}
 5511 001e 83E80700 		stm	r3, {r0, r1, r2}
1756:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* PWR_CR1_VOS */
1757:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Flash Latency range */
1758:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_
 5512              		.loc 1 1758 18
 5513 0022 334B     		ldr	r3, .L332+8
 5514 0024 07F10C04 		add	r4, r7, #12
 5515 0028 0FCB     		ldm	r3, {r0, r1, r2, r3}
 5516 002a 84E80F00 		stm	r4, {r0, r1, r2, r3}
1759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 5517              		.loc 1 1759 12
 5518 002e 0023     		movs	r3, #0
 5519 0030 7B64     		str	r3, [r7, #68]
1760:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   uint32_t tickstart;
1761:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1762:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #if defined(PWR_CR1_VOS)
1763:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 5520              		.loc 1 1763 6
 5521 0032 3B68     		ldr	r3, [r7]
 5522 0034 B3F5007F 		cmp	r3, #512
 5523 0038 1AD1     		bne	.L319
 5524              	.LBB6:
1764:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 5525              		.loc 1 1765 19
 5526 003a 0023     		movs	r3, #0
 5527 003c 3B64     		str	r3, [r7, #64]
 5528              		.loc 1 1765 5
 5529 003e 13E0     		b	.L320
 5530              	.L323:
1766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1767:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 5531              		.loc 1 1767 55
 5532 0040 3B6C     		ldr	r3, [r7, #64]
 5533 0042 9B00     		lsls	r3, r3, #2
 5534 0044 4833     		adds	r3, r3, #72
 5535 0046 3B44     		add	r3, r3, r7
 5536 0048 53F8203C 		ldr	r3, [r3, #-32]
 5537              		.loc 1 1767 10
 5538 004c 7A68     		ldr	r2, [r7, #4]
 5539 004e 9A42     		cmp	r2, r3
 5540 0050 07D8     		bhi	.L321
1768:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 200


1769:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         latency = FLASH_LATENCY_RANGE[index];
 5541              		.loc 1 1769 17
 5542 0052 3B6C     		ldr	r3, [r7, #64]
 5543 0054 9B00     		lsls	r3, r3, #2
 5544 0056 4833     		adds	r3, r3, #72
 5545 0058 3B44     		add	r3, r3, r7
 5546 005a 53F83C3C 		ldr	r3, [r3, #-60]
 5547 005e 7B64     		str	r3, [r7, #68]
1770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         break;
 5548              		.loc 1 1770 9
 5549 0060 20E0     		b	.L324
 5550              	.L321:
1765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 5551              		.loc 1 1765 80 discriminator 2
 5552 0062 3B6C     		ldr	r3, [r7, #64]
 5553 0064 0133     		adds	r3, r3, #1
 5554 0066 3B64     		str	r3, [r7, #64]
 5555              	.L320:
1765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 5556              		.loc 1 1765 36 discriminator 1
 5557 0068 3B6C     		ldr	r3, [r7, #64]
 5558 006a 032B     		cmp	r3, #3
 5559 006c E8D9     		bls	.L323
 5560 006e 19E0     		b	.L324
 5561              	.L319:
 5562              	.LBE6:
 5563              	.LBB7:
1771:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1772:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1773:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1774:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
1775:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 5564              		.loc 1 1776 19
 5565 0070 0023     		movs	r3, #0
 5566 0072 FB63     		str	r3, [r7, #60]
 5567              		.loc 1 1776 5
 5568 0074 13E0     		b	.L325
 5569              	.L327:
1777:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1778:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 5570              		.loc 1 1778 55
 5571 0076 FB6B     		ldr	r3, [r7, #60]
 5572 0078 9B00     		lsls	r3, r3, #2
 5573 007a 4833     		adds	r3, r3, #72
 5574 007c 3B44     		add	r3, r3, r7
 5575 007e 53F82C3C 		ldr	r3, [r3, #-44]
 5576              		.loc 1 1778 10
 5577 0082 7A68     		ldr	r2, [r7, #4]
 5578 0084 9A42     		cmp	r2, r3
 5579 0086 07D8     		bhi	.L326
1779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       {
1780:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         latency = FLASH_LATENCY_RANGE[index];
 5580              		.loc 1 1780 17
 5581 0088 FB6B     		ldr	r3, [r7, #60]
 5582 008a 9B00     		lsls	r3, r3, #2
 5583 008c 4833     		adds	r3, r3, #72
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 201


 5584 008e 3B44     		add	r3, r3, r7
 5585 0090 53F83C3C 		ldr	r3, [r3, #-60]
 5586 0094 7B64     		str	r3, [r7, #68]
1781:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****         break;
 5587              		.loc 1 1781 9
 5588 0096 05E0     		b	.L324
 5589              	.L326:
1776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 5590              		.loc 1 1776 80 discriminator 2
 5591 0098 FB6B     		ldr	r3, [r7, #60]
 5592 009a 0133     		adds	r3, r3, #1
 5593 009c FB63     		str	r3, [r7, #60]
 5594              	.L325:
1776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
 5595              		.loc 1 1776 36 discriminator 1
 5596 009e FB6B     		ldr	r3, [r7, #60]
 5597 00a0 022B     		cmp	r3, #2
 5598 00a2 E8D9     		bls	.L327
 5599              	.L324:
 5600              	.LBE7:
1782:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       }
1783:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1784:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1785:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #else
1786:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
1787:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
1788:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
1789:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1790:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       latency = FLASH_LATENCY_RANGE[index];
1791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       break;
1792:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1793:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1794:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** #endif /* PWR_CR1_VOS */
1795:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1796:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 5601              		.loc 1 1796 3
 5602 00a4 134B     		ldr	r3, .L332+12
 5603 00a6 1B68     		ldr	r3, [r3]
 5604 00a8 23F00702 		bic	r2, r3, #7
 5605 00ac 1149     		ldr	r1, .L332+12
 5606 00ae 7B6C     		ldr	r3, [r7, #68]
 5607 00b0 1343     		orrs	r3, r3, r2
 5608 00b2 0B60     		str	r3, [r1]
1797:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Get Start Tick*/
1799:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   tickstart = HAL_GetTick();
 5609              		.loc 1 1799 15
 5610 00b4 FFF7FEFF 		bl	HAL_GetTick
 5611 00b8 B863     		str	r0, [r7, #56]
1800:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** 
1801:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   while (__HAL_FLASH_GET_LATENCY() != latency)
 5612              		.loc 1 1803 9
 5613 00ba 08E0     		b	.L328
 5614              	.L330:
1804:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 202


1805:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 5615              		.loc 1 1805 10
 5616 00bc FFF7FEFF 		bl	HAL_GetTick
 5617 00c0 0246     		mov	r2, r0
 5618              		.loc 1 1805 24 discriminator 1
 5619 00c2 BB6B     		ldr	r3, [r7, #56]
 5620 00c4 D31A     		subs	r3, r2, r3
 5621              		.loc 1 1805 8 discriminator 1
 5622 00c6 022B     		cmp	r3, #2
 5623 00c8 01D9     		bls	.L328
1806:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     {
1807:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****       return HAL_TIMEOUT;
 5624              		.loc 1 1807 14
 5625 00ca 0323     		movs	r3, #3
 5626 00cc 07E0     		b	.L331
 5627              	.L328:
1803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 5628              		.loc 1 1803 10
 5629 00ce 094B     		ldr	r3, .L332+12
 5630 00d0 1B68     		ldr	r3, [r3]
 5631 00d2 03F00703 		and	r3, r3, #7
1803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   {
 5632              		.loc 1 1803 36
 5633 00d6 7A6C     		ldr	r2, [r7, #68]
 5634 00d8 9A42     		cmp	r2, r3
 5635 00da EFD1     		bne	.L330
1808:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****     }
1809:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   }
1810:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c ****   return HAL_OK;
 5636              		.loc 1 1810 10
 5637 00dc 0023     		movs	r3, #0
 5638              	.L331:
1811:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c **** }
 5639              		.loc 1 1811 1
 5640 00de 1846     		mov	r0, r3
 5641 00e0 4C37     		adds	r7, r7, #76
 5642              	.LCFI320:
 5643              		.cfi_def_cfa_offset 12
 5644 00e2 BD46     		mov	sp, r7
 5645              	.LCFI321:
 5646              		.cfi_def_cfa_register 13
 5647              		@ sp needed
 5648 00e4 90BD     		pop	{r4, r7, pc}
 5649              	.L333:
 5650 00e6 00BF     		.align	2
 5651              	.L332:
 5652 00e8 00000000 		.word	.LC0
 5653 00ec 10000000 		.word	.LC1
 5654 00f0 1C000000 		.word	.LC2
 5655 00f4 00400058 		.word	1476411392
 5656              		.cfi_endproc
 5657              	.LFE967:
 5659              		.text
 5660              	.Letext0:
 5661              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/ma
 5662              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/sy
 5663              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 203


 5664              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 5665              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 5666              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h"
 5667              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h"
 5668              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 5669              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h"
 5670              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 204


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wbxx_hal_rcc.c
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:21     .text.LL_RCC_HSE_IsEnabledDiv2:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:26     .text.LL_RCC_HSE_IsEnabledDiv2:00000000 LL_RCC_HSE_IsEnabledDiv2
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:71     .text.LL_RCC_HSE_EnableCSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:76     .text.LL_RCC_HSE_EnableCSS:00000000 LL_RCC_HSE_EnableCSS
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:111    .text.LL_RCC_HSE_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:116    .text.LL_RCC_HSE_Enable:00000000 LL_RCC_HSE_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:151    .text.LL_RCC_HSE_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:156    .text.LL_RCC_HSE_Disable:00000000 LL_RCC_HSE_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:191    .text.LL_RCC_HSE_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:196    .text.LL_RCC_HSE_IsReady:00000000 LL_RCC_HSE_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:240    .text.LL_RCC_HSI_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:245    .text.LL_RCC_HSI_Enable:00000000 LL_RCC_HSI_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:280    .text.LL_RCC_HSI_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:285    .text.LL_RCC_HSI_Disable:00000000 LL_RCC_HSI_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:320    .text.LL_RCC_HSI_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:325    .text.LL_RCC_HSI_IsReady:00000000 LL_RCC_HSI_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:369    .text.LL_RCC_HSI_SetCalibTrimming:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:374    .text.LL_RCC_HSI_SetCalibTrimming:00000000 LL_RCC_HSI_SetCalibTrimming
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:419    .text.LL_RCC_HSI48_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:424    .text.LL_RCC_HSI48_Enable:00000000 LL_RCC_HSI48_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:459    .text.LL_RCC_HSI48_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:464    .text.LL_RCC_HSI48_Disable:00000000 LL_RCC_HSI48_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:499    .text.LL_RCC_HSI48_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:504    .text.LL_RCC_HSI48_IsReady:00000000 LL_RCC_HSI48_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:548    .text.LL_RCC_LSE_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:553    .text.LL_RCC_LSE_Enable:00000000 LL_RCC_LSE_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:588    .text.LL_RCC_LSE_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:593    .text.LL_RCC_LSE_Disable:00000000 LL_RCC_LSE_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:628    .text.LL_RCC_LSE_EnableBypass:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:633    .text.LL_RCC_LSE_EnableBypass:00000000 LL_RCC_LSE_EnableBypass
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:668    .text.LL_RCC_LSE_DisableBypass:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:673    .text.LL_RCC_LSE_DisableBypass:00000000 LL_RCC_LSE_DisableBypass
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:708    .text.LL_RCC_LSE_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:713    .text.LL_RCC_LSE_IsReady:00000000 LL_RCC_LSE_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:757    .text.LL_RCC_LSI1_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:762    .text.LL_RCC_LSI1_Enable:00000000 LL_RCC_LSI1_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:797    .text.LL_RCC_LSI1_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:802    .text.LL_RCC_LSI1_Disable:00000000 LL_RCC_LSI1_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:837    .text.LL_RCC_LSI1_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:842    .text.LL_RCC_LSI1_IsReady:00000000 LL_RCC_LSI1_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:886    .text.LL_RCC_LSI2_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:891    .text.LL_RCC_LSI2_Enable:00000000 LL_RCC_LSI2_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:926    .text.LL_RCC_LSI2_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:931    .text.LL_RCC_LSI2_Disable:00000000 LL_RCC_LSI2_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:966    .text.LL_RCC_LSI2_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:971    .text.LL_RCC_LSI2_IsReady:00000000 LL_RCC_LSI2_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1015   .text.LL_RCC_LSI2_SetTrimming:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1020   .text.LL_RCC_LSI2_SetTrimming:00000000 LL_RCC_LSI2_SetTrimming
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1065   .text.LL_RCC_MSI_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1070   .text.LL_RCC_MSI_Enable:00000000 LL_RCC_MSI_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1105   .text.LL_RCC_MSI_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1110   .text.LL_RCC_MSI_Disable:00000000 LL_RCC_MSI_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1145   .text.LL_RCC_MSI_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1150   .text.LL_RCC_MSI_IsReady:00000000 LL_RCC_MSI_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1194   .text.LL_RCC_MSI_DisablePLLMode:00000000 $t
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 205


C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1199   .text.LL_RCC_MSI_DisablePLLMode:00000000 LL_RCC_MSI_DisablePLLMode
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1234   .text.LL_RCC_MSI_SetRange:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1239   .text.LL_RCC_MSI_SetRange:00000000 LL_RCC_MSI_SetRange
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1283   .text.LL_RCC_MSI_GetRange:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1288   .text.LL_RCC_MSI_GetRange:00000000 LL_RCC_MSI_GetRange
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1339   .text.LL_RCC_MSI_SetCalibTrimming:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1344   .text.LL_RCC_MSI_SetCalibTrimming:00000000 LL_RCC_MSI_SetCalibTrimming
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1389   .text.LL_RCC_SetSysClkSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1394   .text.LL_RCC_SetSysClkSource:00000000 LL_RCC_SetSysClkSource
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1438   .text.LL_RCC_GetSysClkSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1443   .text.LL_RCC_GetSysClkSource:00000000 LL_RCC_GetSysClkSource
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1477   .text.LL_RCC_SetAHBPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1482   .text.LL_RCC_SetAHBPrescaler:00000000 LL_RCC_SetAHBPrescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1526   .text.LL_C2_RCC_SetAHBPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1531   .text.LL_C2_RCC_SetAHBPrescaler:00000000 LL_C2_RCC_SetAHBPrescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1575   .text.LL_RCC_SetAHB4Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1580   .text.LL_RCC_SetAHB4Prescaler:00000000 LL_RCC_SetAHB4Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1625   .text.LL_RCC_SetAPB1Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1630   .text.LL_RCC_SetAPB1Prescaler:00000000 LL_RCC_SetAPB1Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1674   .text.LL_RCC_SetAPB2Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1679   .text.LL_RCC_SetAPB2Prescaler:00000000 LL_RCC_SetAPB2Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1723   .text.LL_RCC_GetAHBPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1728   .text.LL_RCC_GetAHBPrescaler:00000000 LL_RCC_GetAHBPrescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1762   .text.LL_C2_RCC_GetAHBPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1767   .text.LL_C2_RCC_GetAHBPrescaler:00000000 LL_C2_RCC_GetAHBPrescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1801   .text.LL_RCC_GetAHB4Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1806   .text.LL_RCC_GetAHB4Prescaler:00000000 LL_RCC_GetAHB4Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1841   .text.LL_RCC_GetAPB1Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1846   .text.LL_RCC_GetAPB1Prescaler:00000000 LL_RCC_GetAPB1Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1880   .text.LL_RCC_GetAPB2Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1885   .text.LL_RCC_GetAPB2Prescaler:00000000 LL_RCC_GetAPB2Prescaler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1919   .text.LL_RCC_ConfigMCO:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1924   .text.LL_RCC_ConfigMCO:00000000 LL_RCC_ConfigMCO
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1971   .text.LL_RCC_PLL_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:1976   .text.LL_RCC_PLL_Enable:00000000 LL_RCC_PLL_Enable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2011   .text.LL_RCC_PLL_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2016   .text.LL_RCC_PLL_Disable:00000000 LL_RCC_PLL_Disable
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2051   .text.LL_RCC_PLL_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2056   .text.LL_RCC_PLL_IsReady:00000000 LL_RCC_PLL_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2100   .text.LL_RCC_PLL_GetN:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2105   .text.LL_RCC_PLL_GetN:00000000 LL_RCC_PLL_GetN
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2140   .text.LL_RCC_PLL_GetR:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2145   .text.LL_RCC_PLL_GetR:00000000 LL_RCC_PLL_GetR
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2179   .text.LL_RCC_PLL_GetDivider:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2184   .text.LL_RCC_PLL_GetDivider:00000000 LL_RCC_PLL_GetDivider
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2218   .text.LL_RCC_PLLSAI1_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2223   .text.LL_RCC_PLLSAI1_IsReady:00000000 LL_RCC_PLLSAI1_IsReady
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2267   .text.LL_RCC_PLL_GetMainSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2272   .text.LL_RCC_PLL_GetMainSource:00000000 LL_RCC_PLL_GetMainSource
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2306   .text.LL_RCC_IsActiveFlag_HPRE:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2311   .text.LL_RCC_IsActiveFlag_HPRE:00000000 LL_RCC_IsActiveFlag_HPRE
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2355   .text.LL_RCC_IsActiveFlag_C2HPRE:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2360   .text.LL_RCC_IsActiveFlag_C2HPRE:00000000 LL_RCC_IsActiveFlag_C2HPRE
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2404   .text.LL_RCC_IsActiveFlag_SHDHPRE:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2409   .text.LL_RCC_IsActiveFlag_SHDHPRE:00000000 LL_RCC_IsActiveFlag_SHDHPRE
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2453   .text.LL_RCC_IsActiveFlag_PPRE1:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2458   .text.LL_RCC_IsActiveFlag_PPRE1:00000000 LL_RCC_IsActiveFlag_PPRE1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 206


C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2502   .text.LL_RCC_IsActiveFlag_PPRE2:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2507   .text.LL_RCC_IsActiveFlag_PPRE2:00000000 LL_RCC_IsActiveFlag_PPRE2
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2551   .text.HAL_RCC_DeInit:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2557   .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2753   .text.HAL_RCC_DeInit:00000124 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2762   .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:2768   .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5377   .text.RCC_SetFlashLatencyFromMSIRange:00000000 RCC_SetFlashLatencyFromMSIRange
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4700   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3348   .text.HAL_RCC_OscConfig:00000344 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3352   .text.HAL_RCC_OscConfig:0000034c $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3883   .text.HAL_RCC_OscConfig:00000688 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3887   .text.HAL_RCC_OscConfig:00000690 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3948   .text.HAL_RCC_OscConfig:000006e4 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3953   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:3959   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4401   .text.HAL_RCC_ClockConfig:00000278 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4407   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4413   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4530   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4536   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4687   .text.HAL_RCC_GetSysClockFreq:000000cc $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4694   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4735   .text.HAL_RCC_GetHCLKFreq:00000024 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4740   .text.HAL_RCC_GetHCLK2Freq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4746   .text.HAL_RCC_GetHCLK2Freq:00000000 HAL_RCC_GetHCLK2Freq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4781   .text.HAL_RCC_GetHCLK2Freq:00000024 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4786   .text.HAL_RCC_GetHCLK4Freq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4792   .text.HAL_RCC_GetHCLK4Freq:00000000 HAL_RCC_GetHCLK4Freq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4827   .text.HAL_RCC_GetHCLK4Freq:00000024 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4832   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4838   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4874   .text.HAL_RCC_GetPCLK1Freq:00000028 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4879   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4885   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4921   .text.HAL_RCC_GetPCLK2Freq:00000028 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4926   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:4932   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5121   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5127   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5206   .text.HAL_RCC_GetClockConfig:00000060 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5211   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5217   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5240   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5246   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5287   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5281   .text.HAL_RCC_CSSCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5316   .text.HAL_RCC_GetResetSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5322   .text.HAL_RCC_GetResetSource:00000000 HAL_RCC_GetResetSource
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5372   .text.RCC_SetFlashLatencyFromMSIRange:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5482   .text.RCC_SetFlashLatency:00000000 RCC_SetFlashLatency
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5452   .text.RCC_SetFlashLatencyFromMSIRange:00000064 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5459   .rodata:00000000 $d
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5477   .text.RCC_SetFlashLatency:00000000 $t
C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s:5652   .text.RCC_SetFlashLatency:000000e8 $d

UNDEFINED SYMBOLS
ARM GAS  C:\Users\alanl\AppData\Local\Temp\cccCgxiP.s 			page 207


HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_PWR_EnableBkUpAccess
HAL_GetTickPrio
HAL_GPIO_Init
MSIRangeTable
AHBPrescTable
APBPrescTable
HAL_PWREx_GetVoltageRange
