// Seed: 2297067272
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri id_5
    , id_17,
    output supply0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wire id_12,
    output wire id_13,
    output wor id_14,
    input tri1 id_15
);
  wire id_18;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output wand  id_2
);
  assign id_2 = -1 < 1;
  logic id_4;
  ;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_9 = 0;
  always @(posedge -1'b0 == -1, -1 == -1) id_1 = -1;
endmodule
