Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu May 13 00:42:13 2021
| Host             : DESKTOP-6BHNJAC running 64-bit major release  (build 9200)
| Command          : report_power -file vp_power_routed.rpt -pb vp_power_summary_routed.pb -rpx vp_power_routed.rpx
| Design           : vp
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.401 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 28.652                           |
| Device Static (W)        | 0.749                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.185 |     1192 |       --- |             --- |
|   LUT as Logic          |     1.848 |      375 |     17600 |            2.13 |
|   Register              |     0.174 |      574 |     35200 |            1.63 |
|   CARRY4                |     0.092 |       47 |      4400 |            1.07 |
|   LUT as Shift Register |     0.066 |       11 |      6000 |            0.18 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       89 |       --- |             --- |
| Signals                 |     4.407 |     1243 |       --- |             --- |
| Block RAM               |     0.171 |        1 |        60 |            1.67 |
| DSPs                    |    14.276 |       21 |        80 |           26.25 |
| I/O                     |     7.613 |       58 |       100 |           58.00 |
| Static Power            |     0.749 |          |           |                 |
| Total                   |    29.401 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    21.282 |      21.153 |      0.130 |
| Vccaux    |       1.800 |     0.653 |       0.613 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.549 |       3.548 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.010 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| vp                                                                              |    28.652 |
|   calc                                                                          |     1.832 |
|     pixel_delay                                                                 |     0.121 |
|       (null)[0].single_delay                                                    |     0.023 |
|       (null)[1].single_delay                                                    |     0.098 |
|     ram                                                                         |     0.363 |
|       BRAM                                                                      |     0.273 |
|         U0                                                                      |     0.273 |
|           inst_blk_mem_gen                                                      |     0.273 |
|             gnbram.gnativebmg.native_blk_mem_gen                                |     0.273 |
|               valid.cstr                                                        |     0.273 |
|                 ramloop[0].ram.r                                                |     0.273 |
|                   prim_noinit.ram                                               |     0.273 |
|   center                                                                        |     4.829 |
|     x_sc                                                                        |     2.155 |
|       inst                                                                      |     2.155 |
|         instance_name                                                           |     1.673 |
|           U0                                                                    |     1.673 |
|             i_mult                                                              |     1.673 |
|               gDSP.gDSP_only.iDSP                                               |     1.673 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.070 |
|     y_sc                                                                        |     2.196 |
|       inst                                                                      |     2.196 |
|         instance_name                                                           |     1.702 |
|           U0                                                                    |     1.702 |
|             i_mult                                                              |     1.702 |
|               gDSP.gDSP_only.iDSP                                               |     1.702 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.081 |
|   convert                                                                       |    13.395 |
|     inst                                                                        |    13.395 |
|       B1                                                                        |     0.518 |
|         U0                                                                      |     0.518 |
|           i_mult                                                                |     0.518 |
|             gDSP.gDSP_only.iDSP                                                 |     0.518 |
|       B2                                                                        |     0.203 |
|         U0                                                                      |     0.203 |
|           i_mult                                                                |     0.203 |
|             gDSP.gDSP_only.iDSP                                                 |     0.203 |
|       B3                                                                        |     0.929 |
|         U0                                                                      |     0.929 |
|           i_mult                                                                |     0.929 |
|             gDSP.gDSP_only.iDSP                                                 |     0.929 |
|       Cb_sum                                                                    |     0.950 |
|         U0                                                                      |     0.950 |
|           xst_addsub                                                            |     0.950 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.950 |
|               addsub_usecase.i_addsub                                           |     0.950 |
|                 i_synth_option.i_synth_model                                    |     0.950 |
|                   opt_vx7.i_uniwrap                                             |     0.950 |
|       Cr_sum                                                                    |     0.846 |
|         U0                                                                      |     0.846 |
|           xst_addsub                                                            |     0.846 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.846 |
|               addsub_usecase.i_addsub                                           |     0.846 |
|                 i_synth_option.i_synth_model                                    |     0.846 |
|                   opt_vx7.i_uniwrap                                             |     0.846 |
|       G1                                                                        |     0.751 |
|         U0                                                                      |     0.751 |
|           i_mult                                                                |     0.751 |
|             gDSP.gDSP_only.iDSP                                                 |     0.751 |
|       G2                                                                        |     0.907 |
|         U0                                                                      |     0.907 |
|           i_mult                                                                |     0.907 |
|             gDSP.gDSP_only.iDSP                                                 |     0.907 |
|       G3                                                                        |     0.890 |
|         U0                                                                      |     0.890 |
|           i_mult                                                                |     0.890 |
|             gDSP.gDSP_only.iDSP                                                 |     0.890 |
|       R1                                                                        |     0.664 |
|         U0                                                                      |     0.664 |
|           i_mult                                                                |     0.664 |
|             gDSP.gDSP_only.iDSP                                                 |     0.664 |
|       R2                                                                        |     0.994 |
|         U0                                                                      |     0.994 |
|           i_mult                                                                |     0.994 |
|             gDSP.gDSP_only.iDSP                                                 |     0.994 |
|       R3                                                                        |     0.206 |
|         U0                                                                      |     0.206 |
|           i_mult                                                                |     0.206 |
|             gDSP.gDSP_only.iDSP                                                 |     0.206 |
|       RG1                                                                       |     0.682 |
|         U0                                                                      |     0.682 |
|           xst_addsub                                                            |     0.682 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.682 |
|               addsub_usecase.i_addsub                                           |     0.682 |
|                 i_synth_option.i_synth_model                                    |     0.682 |
|                   opt_vx7.i_uniwrap                                             |     0.682 |
|       RG2                                                                       |     0.882 |
|         U0                                                                      |     0.882 |
|           xst_addsub                                                            |     0.882 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.882 |
|               addsub_usecase.i_addsub                                           |     0.882 |
|                 i_synth_option.i_synth_model                                    |     0.882 |
|                   opt_vx7.i_uniwrap                                             |     0.882 |
|       RG3                                                                       |     0.826 |
|         U0                                                                      |     0.826 |
|           xst_addsub                                                            |     0.826 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.826 |
|               addsub_usecase.i_addsub                                           |     0.826 |
|                 i_synth_option.i_synth_model                                    |     0.826 |
|                   opt_vx7.i_uniwrap                                             |     0.826 |
|       RGB1                                                                      |     0.825 |
|         U0                                                                      |     0.825 |
|           xst_addsub                                                            |     0.825 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.825 |
|               addsub_usecase.i_addsub                                           |     0.825 |
|                 i_synth_option.i_synth_model                                    |     0.825 |
|                   opt_vx7.i_uniwrap                                             |     0.825 |
|       RGB2                                                                      |     0.972 |
|         U0                                                                      |     0.972 |
|           xst_addsub                                                            |     0.972 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.972 |
|               addsub_usecase.i_addsub                                           |     0.972 |
|                 i_synth_option.i_synth_model                                    |     0.972 |
|                   opt_vx7.i_uniwrap                                             |     0.972 |
|       RGB3                                                                      |     0.892 |
|         U0                                                                      |     0.892 |
|           xst_addsub                                                            |     0.892 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub     |     0.892 |
|               addsub_usecase.i_addsub                                           |     0.892 |
|                 i_synth_option.i_synth_model                                    |     0.892 |
|                   opt_vx7.i_uniwrap                                             |     0.892 |
|       delay_B                                                                   |     0.220 |
|         (null)[0].single_delay                                                  |     0.094 |
|         (null)[1].single_delay                                                  |     0.126 |
|       delay_Y                                                                   |     0.194 |
|         (null)[0].single_delay                                                  |     0.070 |
|         (null)[1].single_delay                                                  |     0.124 |
|       delay_synchro                                                             |     0.043 |
|         (null)[0].single_delay                                                  |     0.005 |
|         (null)[7].single_delay                                                  |     0.006 |
|         (null)[8].single_delay                                                  |     0.032 |
|   vis                                                                           |     0.439 |
+---------------------------------------------------------------------------------+-----------+


