<root><simulation><result_generated_time />2023-05-16 18:36:32<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [90, 1, 1], 'O': [360, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], [('OX', 3)]], [[('K', 2)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 2)], [('K', 4)]], [[('OY', 15)], [('OX', 3), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 15), ('K', 2)], [('OX', 3), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2)], [('C', 16), ('K', 4), ('OX', 5), ('OX', 5), ('OY', 5)], []]<I />[[('K', 4), ('C', 2), ('C', 16), ('K', 4)], [('OX', 5), ('OX', 5), ('OY', 5)], []]<O />[[('K', 4), ('C', 2), ('C', 16)], [('K', 4), ('OX', 5), ('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [45.0, 1, 125, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 65536], 'I': [256, 2880000, 2880000], 'O': [32, 5760000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.5, 0.09, 0.0], 'O': [0.06, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.26, 0.0], 'I': [0.5, 0.26, 0.0], 'O': [0.06, 0.26, 0.0]}<effective_mem_size_bit />{'W': [16, 65536, 65536], 'I': [256, 2880000, 2880000], 'O': [32, 1440000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 1440000, 5760000]}<total_unit_count />{'W': [720, 16, 1, 1], 'I': [720, 90, 1, 1], 'O': [720, 360, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [90, 90, 1, 1], 'O': [360, 360, 1, 1]}<duplicate_unit_count />{'W': [45.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1024000, 1024000], [1024000, 8192], [8192, 0]]<I />[[1440000, 360000], [360000, 360000], [360000, 0]]<O />[[(22320000, 23040000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(22320000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[128000, 128000], [16000, 128], [32, 0]]<I />[[180000, 45000], [5625, 5625], [1406, 0]]<O />[[(2790000, 2880000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([2790000, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />19456000</mac_count></basic_info><energy><total_energy />101716566.4<mem_energy_breakdown><W />[89.7, 1696.4, 42.6]<I />[76.9, 1114.8, 1872.9]<O />[2017.7, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />972800.0<total />101703680.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6451<utilization_without_data_loading />0.7031<utilization_spatial />0.7031<utilization_temporal_with_data_loading />0.9175<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />69755<latency_cycle_without_data_loading />64000<ideal_computing_cycle />64000<data_loading><load_cycle_total />5755<load_cycle_individual />{'W': [2, 128, 0], 'I': [45, 5625, 0]}<load_cycle_combined />{'W': 128, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-63999], [-55993, -47994], [-64000, -64000]], 'I': [[-63999], [-62992, -57908], [-64000, -64000]], 'O': [[-64000], [-64000, -53000], [-52750, -61188]]}<mem_stall_cycle_shared />{'W': [[-63999], [-55993, 0], [0, 0]], 'I': [[-63999], [-62992, 0], [0, 0]], 'O': [[-64000], [-64000, -53000], [-52750, -61188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 65536], 'I': [256, 2880000, 2880000], 'O': [32, 5760000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [1024, 65536, 65536], 'I': [23040, 2880000, 2880000], 'O': [11520, 5760000, 5760000]}<loop_cycles_each_level />{'W': [8, 64000, 64000], 'I': [512, 64000, 64000], 'O': [128, 64000, 64000]}<top_ir_loop_size />{'W': [1, 125, 1], 'I': [4, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 1.0], [1.0, 1.0]], 'I': [[8.0, 0.5], [45.0, 45.0], [45.0, 45.0]], 'O': [[8.0, 0.2], [90.0, 90.0], [90.0, 90.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 1.0]], 'I': [[8.0, 2.0], [180.0, 45.0], [45.0, 45.0]], 'O': [[8.0, 8.0], [2880.0, 90.0], [90.0, 90.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 1.0], [1.0, 0]], 'I': [[8.0, 0.5], [45.0, 45.0], [45.0, 0]], 'O': [[8.0, 0.2], [90.0, 90.0], [90.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [263.0, 136.0], [46.0, 90.0]], 'I': [[8.0, 0.5], [263.0, 136.0], [46.0, 90.0]], 'O': [[8.0, 0.2], [263.0, 136.0], [46.0, 90.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 64000], [8, 8, 8000], [64000, 64000, 1]], 'I': [[1, 1, 64000], [512, 512, 125], [64000, 64000, 1]], 'O': [[1, 1, 64000], [128, 128, 500], [64000, 64000, 1]]}<trans_time_real />{'W': [[0, 1, 64000], [[1, 8, 8000], [2, 8, 8000]], [[128, 64000, 1], [32, 64000, 1]]], 'I': [[0, 1, 64000], [[4, 512, 125], [45, 512, 125]], [[5625, 64000, 1], [1406, 64000, 1]]], 'O': [[0, 1, 64000], [[0, 128, 500], [22, 128, 500]], [[11250, 64000, 1], [2812, 64000, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -6], [-63872, -63968]], 'I': [[-1], [-508, -467], [-58375, -62594]], 'O': [[-1], [-128, -106], [-52750, -61188]]}<single_stall_count />{'W': [63999, 7999, 0], 'I': [63999, 124, 0], 'O': [64000, 500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [15998, 0], 'I': [5580, 0], 'O': [11000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-64000, -64000], [-52750, -64000]], 1: [[-42422, -64000], [-53000, -52750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>