; Memory parameters 
; 
; Interface specifications
; 400 MHz clock
CLK 400
; Multipler. 1 for DDR, 2 for DDR2, 4 for DDR3
MULT 2
; Data Rate. 1 for SDR, 2 for DDR
RATE 2
; Bus width in bits. JEDEC standard is 64-bits
BusWidth 64
; Number of bits provided by each device in a rank
; Number of devices is calculated using BusWidth / DeviceWidth.
DeviceWidth 8
; Number of bits per clock cycle
BPC 8


CPUFreq 3200

; Number of banks per rank and number of ranks.
BANKS 4
RANKS 4
CHANNELS 2
; Number of active rows from NVSIM
; All predecoding should be part of the row address.
;ROWS 262144
;ROWS 131072
ROWS 65536
; Number of active cols from NVSIM
COLS 2048


; Control parameters
PrintGraphs false
PrintPreTrace false
PreTraceFile mcf.trace
EchoPreTrace false

; Endurance model parameters
EnduranceModel RowModel
EnduranceDist Normal
EnduranceDistMean 1000000 
EnduranceDistVariance  100000


; Everything below this can be overridden for heterogeneous channels
;CONFIG_CHANNEL0 lp_rram.config
;CONFIG_CHANNEL1 hp_rram.config

; Specify which memory controller to use
MEM_CTL TestController
INTERCONNECT OnChipBus

InitPD false

;
DeviceConfig dev.conf


; Timing parameters 
tRAS 0


tCMD 1
tBURST 4

tRCD 2
tAL 0
tCCD 2
tCWD 4
tWTR 3
tWR 42
tCAS 2
tRTRS 1
tRTP 2
tRP 5
; ODT switching time
tOST 1 

tRRDR 3
tRRDW 3
tFAW 50


tPD 4
tXP 3
tXPDLL 10


; Energy Parameters
; 
; Read/write values are in nano Joules
; NOTES:
;   NVSIM energy is per word
;   Erd is the read energy from a single mat
;   Ewr is the write energy (SET or RESET, they are the same)
;   These values are the energys required to read a page into a row buffer.
;
;   Other energy values are taken from CACTI
;
Erd 0.081200 
Eopenrd 0.001616
Ewr 1.684811
; Subarray write energy per bit
Ewrpb = 0.000202

; Energy leaked in 1 sec (or just the wattage) in milli Joules 
Eleak 3120.202




