{:input (genetic.crossover/dumb-crossover 1830160596 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_13 , wire1_20, wire2_5, wire3_5, wire4_5, wire29_21_24_26, wire30_50);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_13 ;\n  wire \\wire0_:missing_13 ;\n  wire \\wire10_:missing ;\n  wire wire11_16;\n  wire wire11_5;\n  wire \\wire12_18_:missing ;\n  wire \\wire12_:missing ;\n  wire wire16_18_23;\n  wire wire17_18;\n  input wire1_20;\n  wire wire1_20;\n  wire wire21;\n  wire wire22;\n  wire wire25_5;\n  wire wire27;\n  wire wire29_19;\n  input wire29_21_24_26;\n  wire wire29_21_24_26;\n  wire wire29_23;\n  wire \\wire29_38_:missing_40 ;\n  wire wire29_45;\n  wire \\wire29_46_52_:missing ;\n  wire wire29_48;\n  wire \\wire29_:missing_13_14 ;\n  wire \\wire29_:missing_14 ;\n  wire \\wire29_:missing_39 ;\n  wire \\wire29_:missing_39_40 ;\n  output wire2_5;\n  wire wire2_5;\n  output wire30_50;\n  wire wire30_50;\n  wire \\wire31_47_:missing_54_55 ;\n  wire wire33_5;\n  wire \\wire33_:missing ;\n  wire wire34_40;\n  wire wire35_41_56;\n  wire wire36_43;\n  wire \\wire36_:missing ;\n  wire wire37_5;\n  wire wire37_50;\n  wire wire38_44;\n  output wire3_5;\n  wire wire3_5;\n  wire \\wire42_43_:missing_44 ;\n  wire \\wire42_43_:missing_45 ;\n  wire wire46;\n  wire wire47;\n  output wire4_5;\n  wire wire4_5;\n  wire wire53_56;\n  wire wire54;\n  wire wire55;\n  wire \\wire5_22_:missing_27_28 ;\n  wire wire7_13;\n  wire \\wire7_:missing ;\n  wire wire8_5;\n  wire \\wire8_:missing ;\n  wire wire9_14;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17_19 ;\n  wire \\wire:missing_17_20 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_13;\n  assign \\wire:missing_16  = 4'h6 >> { wire11_16, wire16_18_23 };\n  assign wire17_18 = 4'h8 >> { \\wire:missing_17_20 , \\wire:missing_17_19  };\n  assign \\wire12_18_:missing  = 4'h8 >> { wire16_18_23, wire17_18 };\n  assign \\wire8_:missing  = 2'h1 >> wire8_5;\n  assign wire27 = 2'hx >> \\wire5_22_:missing_27_28 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_22_:missing_27_28 ;\n  assign \\wire33_:missing  = 2'h1 >> wire33_5;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_40;\n  assign \\wire:missing_edge  = 2'h1 >> wire35_41_56;\n  assign \\wire36_:missing  = 2'h1 >> wire36_43;\n  assign wire37_50 = 2'h1 >> wire37_5;\n  assign wire38_44 = 4'h6 >> { \\wire29_38_:missing_40 , \\wire:missing_edge  };\n  assign \\wire:missing_39  = 4'h8 >> { \\wire29_:missing_39_40 , \\wire29_:missing_39  };\n  assign \\wire:missing_edge  = 2'h1 >> wire9_14;\n  assign wire34_40 = 4'h8 >> { \\wire29_38_:missing_40 , \\wire29_:missing_39_40  };\n  assign wire35_41_56 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire42_43_:missing_45 , \\wire42_43_:missing_44  };\n  assign wire36_43 = 4'h8 >> { \\wire42_43_:missing_45 , \\wire42_43_:missing_44  };\n  assign \\wire10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire54 = 2'hx >> \\wire31_47_:missing_54_55 ;\n  assign wire55 = 2'hx >> \\wire31_47_:missing_54_55 ;\n  assign wire11_16 = 2'h1 >> wire11_5;\n  assign \\wire12_:missing  = 2'h1 >> \\wire12_18_:missing ;\n  assign wire7_13 = 4'h8 >> { \\wire29_:missing_13_14 , \\wire0_:missing_13  };\n  assign wire9_14 = 4'h8 >> { \\wire29_:missing_14 , \\wire29_:missing_13_14  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire2_5 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire31_47_:missing_54_55  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire53_56 = wire35_41_56;\n  assign \\wire:missing_53  = wire53_56;\n  assign \\wire:missing_edge  = \\wire29_46_52_:missing ;\n  assign \\wire:missing_51  = \\wire:missing_edge ;\n  assign wire30_50 = wire37_50;\n  assign \\wire:missing_49  = \\wire:missing_edge ;\n  assign \\wire:missing_48  = wire29_48;\n  assign wire47 = \\wire31_47_:missing_54_55 ;\n  assign wire46 = \\wire29_46_52_:missing ;\n  assign \\wire42_43_:missing_45  = wire29_45;\n  assign \\wire42_43_:missing_44  = wire38_44;\n  assign \\wire:missing_edge  = wire29_21_24_26;\n  assign \\wire:missing_25  = wire25_5;\n  assign \\wire:missing_edge  = wire29_21_24_26;\n  assign wire16_18_23 = wire29_23;\n  assign wire22 = \\wire5_22_:missing_27_28 ;\n  assign wire21 = wire29_21_24_26;\n  assign \\wire:missing_17_20  = wire1_20;\n  assign \\wire:missing_17_19  = wire29_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:3.1-124.10\" *)\nmodule postsynth(\\wire0_:missing_13 , wire1_20, wire2_5, wire3_5, wire4_5, wire29_21_24_26, wire30_50);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:5.9-5.27\" *)\n  input \\wire0_:missing_13 ;\n  wire \\wire0_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:7.8-7.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:14.9-14.17\" *)\n  input wire1_20;\n  wire wire1_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:16.8-16.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:21.9-21.24\" *)\n  input wire29_21_24_26;\n  wire wire29_21_24_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:26.8-26.30\" *)\n  wire \\wire29_46_52_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:32.10-32.17\" *)\n  output wire2_5;\n  wire wire2_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:34.10-34.19\" *)\n  output wire30_50;\n  wire wire30_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:36.8-36.33\" *)\n  wire \\wire31_47_:missing_54_55 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:40.8-40.20\" *)\n  wire wire35_41_56;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:43.8-43.16\" *)\n  wire wire37_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:44.8-44.17\" *)\n  wire wire37_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:46.10-46.17\" *)\n  output wire3_5;\n  wire wire3_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:50.8-50.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:51.8-51.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:52.10-52.17\" *)\n  output wire4_5;\n  wire wire4_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:54.8-54.17\" *)\n  wire wire53_56;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:55.8-55.14\" *)\n  wire wire54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:56.8-56.14\" *)\n  wire wire55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:65.8-65.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_17_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:69.8-69.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:70.8-70.24\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:71.8-71.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A64377D.v:72.8-72.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire29_21_24_26 = 1'h1;\n  assign \\wire29_46_52_:missing  = 1'h1;\n  assign wire2_5 = 1'h1;\n  assign wire30_50 = 1'hx;\n  assign \\wire31_47_:missing_54_55  = 1'h1;\n  assign wire35_41_56 = 1'h1;\n  assign wire37_5 = 1'hx;\n  assign wire37_50 = 1'hx;\n  assign wire3_5 = 1'hx;\n  assign wire46 = 1'h1;\n  assign wire47 = 1'h1;\n  assign wire4_5 = 1'hx;\n  assign wire53_56 = 1'h1;\n  assign wire54 = 1'hx;\n  assign wire55 = 1'hx;\n  assign \\wire:missing_17_20  = wire1_20;\n  assign \\wire:missing_49  = 1'h1;\n  assign \\wire:missing_51  = 1'h1;\n  assign \\wire:missing_53  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:24:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce/src/top.v'.\nSBY  3:24:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] Copy '/tmp/fuzzmount2DDF5D8C/1A64377D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce/src/1A64377D.v'.\nSBY  3:24:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] Copy '/tmp/fuzzmount2DDF5D8C/1A64377D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce/src/1A64377D.post.v'.\nSBY  3:24:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: abc pdr\nSBY  3:24:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:24:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] base: Warning: Wire presynth.\\wire4_5 is used but has no driver.\nSBY  3:24:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] base: Warning: Wire presynth.\\wire3_5 is used but has no driver.\nSBY  3:24:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] base: Warning: Wire presynth.\\wire37_5 is used but has no driver.\nSBY  3:24:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] base: finished (returncode=0)\nSBY  3:24:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:24:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] aig: Warning: Wire presynth.\\wire4_5 is used but has no driver.\nSBY  3:24:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] aig: Warning: Wire presynth.\\wire3_5 is used but has no driver.\nSBY  3:24:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] aig: Warning: Wire presynth.\\wire37_5 is used but has no driver.\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] aig: finished (returncode=0)\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: Warning: The network has no constraints.\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: finished (returncode=0)\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] engine_0: Status returned by engine: FAIL\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce'.\nSBY  3:24:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3jaygkce] DONE (FAIL, rc=2)\n", :err ""}}}