Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Feb 16 15:55:05 2024
| Host         : zhangyuzhe running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           15 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              43 |           11 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------+---------------------------+------------------+----------------+
|        Clock Signal        |          Enable Signal         |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------+---------------------------+------------------+----------------+
|  keyboardu/clk5hz          |                                |                           |                1 |              1 |
|  keyboardu/clk50hz_reg_n_0 |                                | keyboardu/cntt[3]_i_1_n_0 |                1 |              4 |
|  keyboardu/clk50hz_reg_n_0 | keyboardu/encoder_r[3]_i_1_n_0 |                           |                1 |              4 |
|  clk_IBUF_BUFG             |                                |                           |                4 |              4 |
|  keyboardu/clk50hz_reg_n_0 |                                |                           |                3 |             10 |
|  displayu/clk1k            |                                |                           |                7 |             18 |
|  clk_IBUF_BUFG             |                                | displayu/clk1k_0          |                5 |             19 |
|  clk_IBUF_BUFG             |                                | keyboardu/clk50hz         |                5 |             20 |
|  keypressed_r_BUFG         |                                | rst_IBUF                  |                8 |             32 |
+----------------------------+--------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 10     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


