<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMSIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMSIDR_EL1, Sampling Profiling ID Register</h1><p>The PMSIDR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Describes the Statistical Profiling implementation to software</p>
      <h2>Configuration</h2><p>This register is present only
    when SPE is implemented.
      
    Otherwise, direct accesses to PMSIDR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>PMSIDR_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The PMSIDR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#CountSize_19">CountSize</a></td><td class="lr" colspan="4"><a href="#MaxSize_15">MaxSize</a></td><td class="lr" colspan="4"><a href="#Interval_11">Interval</a></td><td class="lr" colspan="2"><a href="#0_7">RES0</a></td><td class="lr" colspan="1"><a href="#ERnd_5">ERnd</a></td><td class="lr" colspan="1"><a href="#LDS_4">LDS</a></td><td class="lr" colspan="1"><a href="#ArchInst_3">ArchInst</a></td><td class="lr" colspan="1"><a href="#FL_2">FL</a></td><td class="lr" colspan="1"><a href="#FT_1">FT</a></td><td class="lr" colspan="1"><a href="#FE_0">FE</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:20]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="CountSize_19">CountSize, bits [19:16]
                  </h4>
          
  <p>Defines the size of the counters</p>

          <table class="valuetable"><tr><th>CountSize</th><th>Meaning</th></tr><tr><td class="bitfield">0b0010</td><td>
  <p>12-bit saturating counters</p>
</td></tr></table>
            
  <p>All other values are reserved. Reserved values might be defined in a future version of the architecture.</p>

          <h4 id="MaxSize_15">MaxSize, bits [15:12]
                  </h4>
          
  <p>Defines the largest size for a single record, rounded up to a power-of-two. If this is the same as the minimum alignment (PMBIDR_EL1.Align), then each record is exactly this size</p>

          <table class="valuetable"><tr><th>MaxSize</th><th>Meaning</th></tr><tr><td class="bitfield">0b0100</td><td>
  <p>16 bytes</p>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>32 bytes</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>64 bytes</p>
</td></tr><tr><td class="bitfield">0b0111</td><td>
  <p>128 bytes</p>
</td></tr><tr><td class="bitfield">0b1000</td><td>
  <p>256 bytes</p>
</td></tr><tr><td class="bitfield">0b1001</td><td>
  <p>512 bytes</p>
</td></tr><tr><td class="bitfield">0b1010</td><td>
  <p>1024 bytes</p>
</td></tr><tr><td class="bitfield">0b1011</td><td>
  <p>2KB</p>
</td></tr></table>
            
  <p>All other values are reserved. Reserved values might be defined in a future version of the architecture.</p>

          <h4 id="Interval_11">Interval, bits [11:8]
                  </h4>
          
  <p>Recommended minimum sampling interval. This provides guidance from the implementer to the smallest minimum sampling interval, N.</p>

          <table class="valuetable"><tr><th>Interval</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>256</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>512</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>768</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>1,024</p>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>1,536</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>2,048</p>
</td></tr><tr><td class="bitfield">0b0111</td><td>
  <p>3,072</p>
</td></tr><tr><td class="bitfield">0b1000</td><td>
  <p>4,096</p>
</td></tr></table>
            
  <p>All other values are reserved. Reserved values might be defined in a future version of the architecture.</p>

          <h4 id="0_7">
                Bits [7:6]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ERnd_5">ERnd, bit [5]
              </h4>
          
  <p>Defines how the random number generator is used in determining the interval between samples, when enabled by PMSIRR_EL1.RND.</p>

          <table class="valuetable"><tr><th>ERnd</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The random number is added at the start of the interval, and the sample is taken and a new interval started when the combined interval expires.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The random number is added and the new interval started after the interval programmed in PMSIRR_EL1.INTERVAL expires, and the sample is taken when the random interval expires.</p>
</td></tr></table>
            
  

          <h4 id="LDS_4">LDS, bit [4]
              </h4>
          
  <p>Data source indicator for sampled load instructions</p>

          <table class="valuetable"><tr><th>LDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Loaded data source not implemented</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Loaded data source implemented</p>
</td></tr></table>
            
  

          <h4 id="ArchInst_3">ArchInst, bit [3]
              </h4>
          
  <p>Architectural instruction profiling</p>

          <table class="valuetable"><tr><th>ArchInst</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Micro-op sampling implemented</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Architecture instruction sampling implemented</p>
</td></tr></table>
            
  

          <h4 id="FL_2">FL, bit [2]
              </h4>
          
  <p>Filtering by latency. This bit is RAO.</p>

          
            
  

          <h4 id="FT_1">FT, bit [1]
              </h4>
          
  <p>Filtering by operation type. This bit is RAO.</p>

          
            
  

          <h4 id="FE_0">FE, bit [0]
              </h4>
          
  <p>Filtering by events. This bit is RAO.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the PMSIDR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, PMSIDR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1001</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMSIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMSIDR_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMSIDR_EL1;
elsif PSTATE.EL == EL3 then
    return PMSIDR_EL1;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
