// Seed: 2358287044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_15 = 1;
  assign id_13 = 1;
  wor id_16 = id_4, id_17, id_18;
  assign id_14 = 1'd0;
  assign id_16 = 1;
  wire id_19 = 1;
endmodule
module module_1 ();
  wire id_1, id_2, id_3, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_1, id_2, id_2, id_2, id_4
  );
endmodule
