// Seed: 101741108
module module_0 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [1  ==  id_3 : -1] id_11;
  wire id_12;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd52,
    parameter id_2  = 32'd21,
    parameter id_3  = 32'd93,
    parameter id_8  = 32'd90
) (
    output wand  id_0,
    input  uwire id_1,
    input  uwire _id_2,
    input  wand  _id_3,
    output wire  id_4
);
  supply0 id_6;
  ;
  logic id_7 = 1'b0;
  assign id_6 = id_6 ^ -1;
  localparam id_8 = 1, id_9 = -1, id_10 = id_8, id_11 = -1, id_12 = "";
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7
  );
  logic [-1 : 1] _id_13;
  ;
  wire [id_2 : 1 'd0] id_14;
  bit id_15;
  wire id_16, id_17;
  assign id_0 = id_12;
  initial id_15 = id_9;
  wire [id_8 : id_13] id_18;
  wire [1 : id_3  -  -1] id_19;
endmodule
