;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SUB @-127, 100
	DJN -1, @-20
	SUB @121, 106
	CMP -207, <-120
	SUB @127, 106
	MOV -7, <-20
	SUB @-127, 100
	SUB -207, <-120
	SUB 12, @10
	SUB @121, 106
	JMP -7, @-20
	MOV -7, <-20
	SUB @121, 106
	SUB @-127, 100
	SUB <0, @2
	MOV -7, <-20
	SUB 121, 103
	SUB -207, <-120
	SUB @127, 106
	JMP -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SPL 12, #18
	MOV -7, <-20
	MOV -1, <-20
	ADD -41, <-20
	ADD -41, <-20
	SUB 600, 632
	SUB -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SUB #1, <-1
	SUB #1, <-1
	SUB @-127, 100
	JMZ 300, 90
	JMZ 300, 90
	SUB #1, <-1
	SPL @300, 90
	SUB -207, <-120
	SUB -207, <-120
	CMP 210, 100
	SLT @300, 90
	SUB #72, @200
	MOV -7, <-20
	DJN -1, @-20
