// Seed: 1124427479
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wor id_2,
    input wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output uwire id_8,
    input tri id_9,
    output supply1 id_10,
    output tri id_11,
    input tri1 id_12,
    input wire id_13,
    input wire id_14,
    input tri1 id_15,
    output wand id_16,
    input tri id_17,
    output supply1 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input wire id_21,
    input wor id_22,
    input wor id_23,
    output supply1 id_24,
    input tri0 id_25
);
  assign id_10 = id_23 ? id_13 : id_25 ? id_14 : id_14 - -1 ? id_22 : 1 ? 1 : id_17 ? 1 : -1;
  assign module_1.id_2 = 0;
  logic [1 : -1 'b0] id_27;
  ;
endmodule
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output logic id_2
);
  always @(posedge "" or posedge module_1)
    if (-1) begin : LABEL_0
      id_2 <= (id_0) ** id_0 != 1;
    end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
