
U7_Lec1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000240  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000370  08000378  00010378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000370  08000370  00010378  2**0
                  CONTENTS
  4 .ARM          00000000  08000370  08000370  00010378  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000370  08000378  00010378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000370  08000370  00010370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000374  08000374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000378  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000378  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010378  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000012f  00000000  00000000  000103a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000000b6  00000000  00000000  000104d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000110  00000000  00000000  00010586  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000060  00000000  00000000  00010698  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000048  00000000  00000000  000106f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000f50  00000000  00000000  00010740  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000046c  00000000  00000000  00011690  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00003ce8  00000000  00000000  00011afc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000157e4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000c0  00000000  00000000  00015860  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000358 	.word	0x08000358

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000358 	.word	0x08000358

08000170 <clock_init>:

#define GPIOB1	(1UL<<1)
#define GPIOB13 (1UL<<13)

void clock_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Enable RCC CLK to GPIOA, bit2
	RCC_APB2ENR |= 1<<2;
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x24>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]
	//Enable RCC CLK to GPIOB, bit3
	RCC_APB2ENR |= 1<<3;
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <clock_init+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <clock_init+0x24>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6013      	str	r3, [r2, #0]
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <GPIO_init>:
void GPIO_init()
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	//GPIOA
	GPIOA_CRL = 0x0; //as reset value is Reset value: 0x4444 4444 and not 0
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <GPIO_init+0x80>)
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
	GPIOA_CRH = 0x0;
 80001a2:	4b1e      	ldr	r3, [pc, #120]	; (800021c <GPIO_init+0x84>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]

	//PA1 i/p high Z mode
	//CNF 01: Floating input (reset state)
	GPIOA_CRL |=(0b01<<6);
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <GPIO_init+0x80>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <GPIO_init+0x80>)
 80001ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001b2:	6013      	str	r3, [r2, #0]
	//MODE 00: Input mode (reset state)
	GPIOB_CRL &= ~(0b11<<4);
 80001b4:	4b1a      	ldr	r3, [pc, #104]	; (8000220 <GPIO_init+0x88>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a19      	ldr	r2, [pc, #100]	; (8000220 <GPIO_init+0x88>)
 80001ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80001be:	6013      	str	r3, [r2, #0]


	//PA13 i/p high Z mode
	//CNF 01: Floating input (reset state)
	GPIOA_CRH &=~(0b00<<20);
 80001c0:	4b16      	ldr	r3, [pc, #88]	; (800021c <GPIO_init+0x84>)
 80001c2:	4a16      	ldr	r2, [pc, #88]	; (800021c <GPIO_init+0x84>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	6013      	str	r3, [r2, #0]
	//MODE 00: Input mode (reset state)
	GPIOA_CRH |=(0b01<<22);
 80001c8:	4b14      	ldr	r3, [pc, #80]	; (800021c <GPIO_init+0x84>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	4a13      	ldr	r2, [pc, #76]	; (800021c <GPIO_init+0x84>)
 80001ce:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001d2:	6013      	str	r3, [r2, #0]



	//GPIOB
	GPIOB_CRL = 0x0; //as reset value is Reset value: 0x4444 4444 and not 0
 80001d4:	4b12      	ldr	r3, [pc, #72]	; (8000220 <GPIO_init+0x88>)
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
	GPIOB_CRH = 0x0;
 80001da:	4b12      	ldr	r3, [pc, #72]	; (8000224 <GPIO_init+0x8c>)
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]

	//PB1 o/p  push pull mode
	//CNF 00: General purpose output push-pull
	GPIOB_CRL &= ~(0b11<<6);
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <GPIO_init+0x88>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a0e      	ldr	r2, [pc, #56]	; (8000220 <GPIO_init+0x88>)
 80001e6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80001ea:	6013      	str	r3, [r2, #0]
	//MODE 01: Output mode, max speed 10 MHz
	GPIOB_CRL |= (0b01<<4);
 80001ec:	4b0c      	ldr	r3, [pc, #48]	; (8000220 <GPIO_init+0x88>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a0b      	ldr	r2, [pc, #44]	; (8000220 <GPIO_init+0x88>)
 80001f2:	f043 0310 	orr.w	r3, r3, #16
 80001f6:	6013      	str	r3, [r2, #0]

	//PB13 o/p  push pull mode
	//CNF 00: General purpose output push-pull
	GPIOB_CRH &= ~(0b11<<22);
 80001f8:	4b0a      	ldr	r3, [pc, #40]	; (8000224 <GPIO_init+0x8c>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a09      	ldr	r2, [pc, #36]	; (8000224 <GPIO_init+0x8c>)
 80001fe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000202:	6013      	str	r3, [r2, #0]
	//MODE 01: Output mode, max speed 10 MHz
	GPIOB_CRH |= (0b01<<20);
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <GPIO_init+0x8c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a06      	ldr	r2, [pc, #24]	; (8000224 <GPIO_init+0x8c>)
 800020a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800020e:	6013      	str	r3, [r2, #0]

}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	bc80      	pop	{r7}
 8000216:	4770      	bx	lr
 8000218:	40010800 	.word	0x40010800
 800021c:	40010804 	.word	0x40010804
 8000220:	40010c00 	.word	0x40010c00
 8000224:	40010c04 	.word	0x40010c04

08000228 <wait>:

void wait(int x)
{
 8000228:	b480      	push	{r7}
 800022a:	b085      	sub	sp, #20
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
	unsigned int i,j;
	for(i=0;i<x;i++)
 8000230:	2300      	movs	r3, #0
 8000232:	60fb      	str	r3, [r7, #12]
 8000234:	e00b      	b.n	800024e <wait+0x26>
		for(j=0;j<255;j++);
 8000236:	2300      	movs	r3, #0
 8000238:	60bb      	str	r3, [r7, #8]
 800023a:	e002      	b.n	8000242 <wait+0x1a>
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	3301      	adds	r3, #1
 8000240:	60bb      	str	r3, [r7, #8]
 8000242:	68bb      	ldr	r3, [r7, #8]
 8000244:	2bfe      	cmp	r3, #254	; 0xfe
 8000246:	d9f9      	bls.n	800023c <wait+0x14>
	for(i=0;i<x;i++)
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	3301      	adds	r3, #1
 800024c:	60fb      	str	r3, [r7, #12]
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	68fa      	ldr	r2, [r7, #12]
 8000252:	429a      	cmp	r2, r3
 8000254:	d3ef      	bcc.n	8000236 <wait+0xe>
}
 8000256:	bf00      	nop
 8000258:	3714      	adds	r7, #20
 800025a:	46bd      	mov	sp, r7
 800025c:	bc80      	pop	{r7}
 800025e:	4770      	bx	lr

08000260 <main>:
int main (void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	clock_init();
 8000264:	f7ff ff84 	bl	8000170 <clock_init>
	GPIO_init();
 8000268:	f7ff ff96 	bl	8000198 <GPIO_init>

	while(1)
	{
		//PA1 >> conn to ext PUR so by default value = 1 (VCC) , PB > 0 (GND)
		if (((GPIOA_IDR & (1<<1)) >> 1) == 0) //Read IDR pin1
 800026c:	4b11      	ldr	r3, [pc, #68]	; (80002b4 <main+0x54>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f003 0302 	and.w	r3, r3, #2
 8000274:	2b00      	cmp	r3, #0
 8000276:	d10c      	bne.n	8000292 <main+0x32>
		{
			GPIOB_ODR ^= (1<<1); //toggle PB1
 8000278:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <main+0x58>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a0e      	ldr	r2, [pc, #56]	; (80002b8 <main+0x58>)
 800027e:	f083 0302 	eor.w	r3, r3, #2
 8000282:	6013      	str	r3, [r2, #0]
			while(((GPIOA_IDR & (1<<1)) >> 1) == 0); //Single Press
 8000284:	bf00      	nop
 8000286:	4b0b      	ldr	r3, [pc, #44]	; (80002b4 <main+0x54>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f003 0302 	and.w	r3, r3, #2
 800028e:	2b00      	cmp	r3, #0
 8000290:	d0f9      	beq.n	8000286 <main+0x26>
		}
		//PA13 >> conn to ext PUD so by default value = 0 (GND),  PB > 1 (VCC)
		if (((GPIOA_IDR & (1<<13)) >> 13) == 1) //Read IDR pin1
 8000292:	4b08      	ldr	r3, [pc, #32]	; (80002b4 <main+0x54>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	0b5b      	lsrs	r3, r3, #13
 8000298:	f003 0301 	and.w	r3, r3, #1
 800029c:	2b01      	cmp	r3, #1
 800029e:	d105      	bne.n	80002ac <main+0x4c>
		{
			GPIOB_ODR ^= (1<<13); //toggle PB1
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <main+0x58>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <main+0x58>)
 80002a6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80002aa:	6013      	str	r3, [r2, #0]
		}
		wait(1);
 80002ac:	2001      	movs	r0, #1
 80002ae:	f7ff ffbb 	bl	8000228 <wait>
		if (((GPIOA_IDR & (1<<1)) >> 1) == 0) //Read IDR pin1
 80002b2:	e7db      	b.n	800026c <main+0xc>
 80002b4:	40010808 	.word	0x40010808
 80002b8:	40010c0c 	.word	0x40010c0c

080002bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002bc:	480d      	ldr	r0, [pc, #52]	; (80002f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002be:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480c      	ldr	r0, [pc, #48]	; (80002f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490d      	ldr	r1, [pc, #52]	; (80002fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0d      	ldr	r2, [pc, #52]	; (8000300 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0a      	ldr	r4, [pc, #40]	; (8000308 <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ea:	f000 f811 	bl	8000310 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ee:	f7ff ffb7 	bl	8000260 <main>

080002f2 <LoopForever>:

LoopForever:
    b LoopForever
 80002f2:	e7fe      	b.n	80002f2 <LoopForever>
  ldr   r0, =_estack
 80002f4:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000300:	08000378 	.word	0x08000378
  ldr r2, =_sbss
 8000304:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000308:	2000001c 	.word	0x2000001c

0800030c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800030c:	e7fe      	b.n	800030c <ADC1_2_IRQHandler>
	...

08000310 <__libc_init_array>:
 8000310:	b570      	push	{r4, r5, r6, lr}
 8000312:	2500      	movs	r5, #0
 8000314:	4e0c      	ldr	r6, [pc, #48]	; (8000348 <__libc_init_array+0x38>)
 8000316:	4c0d      	ldr	r4, [pc, #52]	; (800034c <__libc_init_array+0x3c>)
 8000318:	1ba4      	subs	r4, r4, r6
 800031a:	10a4      	asrs	r4, r4, #2
 800031c:	42a5      	cmp	r5, r4
 800031e:	d109      	bne.n	8000334 <__libc_init_array+0x24>
 8000320:	f000 f81a 	bl	8000358 <_init>
 8000324:	2500      	movs	r5, #0
 8000326:	4e0a      	ldr	r6, [pc, #40]	; (8000350 <__libc_init_array+0x40>)
 8000328:	4c0a      	ldr	r4, [pc, #40]	; (8000354 <__libc_init_array+0x44>)
 800032a:	1ba4      	subs	r4, r4, r6
 800032c:	10a4      	asrs	r4, r4, #2
 800032e:	42a5      	cmp	r5, r4
 8000330:	d105      	bne.n	800033e <__libc_init_array+0x2e>
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000338:	4798      	blx	r3
 800033a:	3501      	adds	r5, #1
 800033c:	e7ee      	b.n	800031c <__libc_init_array+0xc>
 800033e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000342:	4798      	blx	r3
 8000344:	3501      	adds	r5, #1
 8000346:	e7f2      	b.n	800032e <__libc_init_array+0x1e>
 8000348:	08000370 	.word	0x08000370
 800034c:	08000370 	.word	0x08000370
 8000350:	08000370 	.word	0x08000370
 8000354:	08000374 	.word	0x08000374

08000358 <_init>:
 8000358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035a:	bf00      	nop
 800035c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800035e:	bc08      	pop	{r3}
 8000360:	469e      	mov	lr, r3
 8000362:	4770      	bx	lr

08000364 <_fini>:
 8000364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000366:	bf00      	nop
 8000368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036a:	bc08      	pop	{r3}
 800036c:	469e      	mov	lr, r3
 800036e:	4770      	bx	lr
