<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1267" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1267{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1267{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_1267{left:541px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t4_1267{left:70px;bottom:815px;letter-spacing:0.16px;}
#t5_1267{left:151px;bottom:815px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_1267{left:70px;bottom:791px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t7_1267{left:182px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t8_1267{left:268px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t9_1267{left:116px;bottom:1048px;letter-spacing:-0.12px;}
#ta_1267{left:199px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tb_1267{left:530px;bottom:1048px;letter-spacing:-0.13px;}
#tc_1267{left:75px;bottom:1025px;letter-spacing:-0.14px;}
#td_1267{left:196px;bottom:1025px;}
#te_1267{left:283px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_1267{left:75px;bottom:1002px;letter-spacing:-0.16px;}
#tg_1267{left:196px;bottom:1002px;}
#th_1267{left:283px;bottom:1002px;letter-spacing:-0.12px;}
#ti_1267{left:75px;bottom:979px;letter-spacing:-0.13px;}
#tj_1267{left:196px;bottom:979px;}
#tk_1267{left:287px;bottom:979px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tl_1267{left:75px;bottom:956px;letter-spacing:-0.14px;}
#tm_1267{left:196px;bottom:956px;}
#tn_1267{left:283px;bottom:956px;letter-spacing:-0.11px;}
#to_1267{left:75px;bottom:933px;letter-spacing:-0.15px;}
#tp_1267{left:196px;bottom:933px;}
#tq_1267{left:283px;bottom:933px;letter-spacing:-0.11px;}
#tr_1267{left:75px;bottom:910px;letter-spacing:-0.14px;}
#ts_1267{left:196px;bottom:910px;}
#tt_1267{left:283px;bottom:910px;letter-spacing:-0.11px;}
#tu_1267{left:75px;bottom:888px;letter-spacing:-0.13px;}
#tv_1267{left:196px;bottom:888px;letter-spacing:-0.14px;}
#tw_1267{left:286px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_1267{left:279px;bottom:747px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_1267{left:365px;bottom:747px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tz_1267{left:114px;bottom:727px;letter-spacing:-0.13px;}
#t10_1267{left:194px;bottom:727px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t11_1267{left:307px;bottom:727px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t12_1267{left:584px;bottom:727px;letter-spacing:-0.12px;}
#t13_1267{left:77px;bottom:704px;letter-spacing:-0.15px;}
#t14_1267{left:190px;bottom:704px;}
#t15_1267{left:304px;bottom:704px;}
#t16_1267{left:394px;bottom:704px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t17_1267{left:394px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t18_1267{left:394px;bottom:671px;letter-spacing:-0.11px;}
#t19_1267{left:77px;bottom:648px;letter-spacing:-0.16px;}
#t1a_1267{left:190px;bottom:648px;}
#t1b_1267{left:304px;bottom:648px;}
#t1c_1267{left:393px;bottom:648px;letter-spacing:-0.11px;}
#t1d_1267{left:77px;bottom:625px;letter-spacing:-0.15px;}
#t1e_1267{left:190px;bottom:625px;letter-spacing:-0.15px;}
#t1f_1267{left:304px;bottom:625px;}
#t1g_1267{left:393px;bottom:625px;letter-spacing:-0.11px;}
#t1h_1267{left:394px;bottom:608px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_1267{left:77px;bottom:585px;letter-spacing:-0.15px;}
#t1j_1267{left:190px;bottom:585px;letter-spacing:-0.14px;}
#t1k_1267{left:304px;bottom:585px;}
#t1l_1267{left:393px;bottom:585px;letter-spacing:-0.12px;}
#t1m_1267{left:77px;bottom:562px;letter-spacing:-0.15px;}
#t1n_1267{left:190px;bottom:562px;letter-spacing:-0.12px;}
#t1o_1267{left:304px;bottom:562px;}
#t1p_1267{left:394px;bottom:562px;letter-spacing:-0.11px;}
#t1q_1267{left:77px;bottom:539px;letter-spacing:-0.16px;}
#t1r_1267{left:190px;bottom:539px;letter-spacing:-0.12px;}
#t1s_1267{left:304px;bottom:539px;}
#t1t_1267{left:394px;bottom:539px;letter-spacing:-0.11px;}
#t1u_1267{left:394px;bottom:522px;letter-spacing:-0.11px;}
#t1v_1267{left:77px;bottom:499px;letter-spacing:-0.15px;}
#t1w_1267{left:190px;bottom:499px;letter-spacing:-0.12px;}
#t1x_1267{left:304px;bottom:499px;}
#t1y_1267{left:394px;bottom:499px;letter-spacing:-0.12px;}
#t1z_1267{left:77px;bottom:477px;letter-spacing:-0.16px;}
#t20_1267{left:190px;bottom:477px;letter-spacing:-0.12px;}
#t21_1267{left:304px;bottom:477px;}
#t22_1267{left:394px;bottom:477px;letter-spacing:-0.11px;}
#t23_1267{left:394px;bottom:460px;letter-spacing:-0.11px;}
#t24_1267{left:77px;bottom:437px;letter-spacing:-0.16px;}
#t25_1267{left:190px;bottom:437px;letter-spacing:-0.12px;}
#t26_1267{left:304px;bottom:437px;}
#t27_1267{left:393px;bottom:437px;letter-spacing:-0.11px;}
#t28_1267{left:394px;bottom:420px;letter-spacing:-0.11px;}
#t29_1267{left:77px;bottom:397px;letter-spacing:-0.12px;}
#t2a_1267{left:190px;bottom:397px;letter-spacing:-0.12px;}
#t2b_1267{left:304px;bottom:397px;}
#t2c_1267{left:394px;bottom:397px;letter-spacing:-0.12px;}
#t2d_1267{left:77px;bottom:374px;letter-spacing:-0.13px;}
#t2e_1267{left:190px;bottom:374px;letter-spacing:-0.12px;}
#t2f_1267{left:304px;bottom:374px;}
#t2g_1267{left:394px;bottom:374px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2h_1267{left:77px;bottom:351px;letter-spacing:-0.16px;}
#t2i_1267{left:190px;bottom:351px;letter-spacing:-0.12px;}
#t2j_1267{left:304px;bottom:351px;}
#t2k_1267{left:394px;bottom:351px;letter-spacing:-0.11px;}
#t2l_1267{left:394px;bottom:334px;letter-spacing:-0.12px;}
#t2m_1267{left:394px;bottom:318px;letter-spacing:-0.11px;}
#t2n_1267{left:77px;bottom:295px;letter-spacing:-0.15px;}
#t2o_1267{left:190px;bottom:295px;letter-spacing:-0.12px;}
#t2p_1267{left:304px;bottom:295px;}
#t2q_1267{left:394px;bottom:295px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t2r_1267{left:394px;bottom:278px;letter-spacing:-0.12px;}
#t2s_1267{left:394px;bottom:261px;letter-spacing:-0.12px;}
#t2t_1267{left:394px;bottom:244px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2u_1267{left:77px;bottom:221px;letter-spacing:-0.16px;}
#t2v_1267{left:190px;bottom:221px;letter-spacing:-0.13px;}
#t2w_1267{left:304px;bottom:221px;letter-spacing:-0.16px;}
#t2x_1267{left:393px;bottom:221px;letter-spacing:-0.1px;word-spacing:-0.01px;}

.s1_1267{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1267{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1267{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1267{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1267{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1267{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1267{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1267" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1267Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1267" style="-webkit-user-select: none;"><object width="935" height="1210" data="1267/1267.svg" type="image/svg+xml" id="pdf1267" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1267" class="t s1_1267">Vol. 3D </span><span id="t2_1267" class="t s1_1267">35-7 </span>
<span id="t3_1267" class="t s2_1267">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_1267" class="t s3_1267">35.8 </span><span id="t5_1267" class="t s3_1267">THREAD CONTROL STRUCTURE (TCS) </span>
<span id="t6_1267" class="t s4_1267">Each executing thread in the enclave is associated with a Thread Control Structure. It requires 4K-Bytes alignment. </span>
<span id="t7_1267" class="t s5_1267">Table 35-5. </span><span id="t8_1267" class="t s5_1267">Bit Vector Layout of CET_ATTRIBUTES Field of Extended Information </span>
<span id="t9_1267" class="t s6_1267">Field </span><span id="ta_1267" class="t s6_1267">Bit Position </span><span id="tb_1267" class="t s6_1267">Description </span>
<span id="tc_1267" class="t s7_1267">SH_STK_EN </span><span id="td_1267" class="t s7_1267">0 </span><span id="te_1267" class="t s7_1267">When set to 1, enable shadow stacks. </span>
<span id="tf_1267" class="t s7_1267">WR_SHSTK_EN </span><span id="tg_1267" class="t s7_1267">1 </span><span id="th_1267" class="t s7_1267">When set to 1, enables the WRSS{D,Q}W instructions. </span>
<span id="ti_1267" class="t s7_1267">ENDBR_EN </span><span id="tj_1267" class="t s7_1267">2 </span><span id="tk_1267" class="t s7_1267">When set to 1, enables indirect branch tracking. </span>
<span id="tl_1267" class="t s7_1267">LEG_IW_EN </span><span id="tm_1267" class="t s7_1267">3 </span><span id="tn_1267" class="t s7_1267">Enable legacy compatibility treatment for indirect branch tracking. </span>
<span id="to_1267" class="t s7_1267">NO_TRACK_EN </span><span id="tp_1267" class="t s7_1267">4 </span><span id="tq_1267" class="t s7_1267">When set to 1, enables use of no-track prefix for indirect branch tracking. </span>
<span id="tr_1267" class="t s7_1267">SUPPRESS_DIS </span><span id="ts_1267" class="t s7_1267">5 </span><span id="tt_1267" class="t s7_1267">When set to 1, disables suppression of CET indirect branch tracking on legacy compatibility. </span>
<span id="tu_1267" class="t s7_1267">Reserved </span><span id="tv_1267" class="t s7_1267">7:6 </span><span id="tw_1267" class="t s7_1267">Reserved (0). </span>
<span id="tx_1267" class="t s5_1267">Table 35-6. </span><span id="ty_1267" class="t s5_1267">Layout of Thread Control Structure (TCS) </span>
<span id="tz_1267" class="t s6_1267">Field </span><span id="t10_1267" class="t s6_1267">OFFSET (Bytes) </span><span id="t11_1267" class="t s6_1267">Size (Bytes) </span><span id="t12_1267" class="t s6_1267">Description </span>
<span id="t13_1267" class="t s7_1267">STAGE </span><span id="t14_1267" class="t s7_1267">0 </span><span id="t15_1267" class="t s7_1267">8 </span><span id="t16_1267" class="t s7_1267">Enclave execution state of the thread controlled by this TCS. A value of 0 indi- </span>
<span id="t17_1267" class="t s7_1267">cates that this TCS is available for enclave entry. A value of 1 indicates that a </span>
<span id="t18_1267" class="t s7_1267">logical processor is currently executing an enclave in the context of this TCS. </span>
<span id="t19_1267" class="t s7_1267">FLAGS </span><span id="t1a_1267" class="t s7_1267">8 </span><span id="t1b_1267" class="t s7_1267">8 </span><span id="t1c_1267" class="t s7_1267">The thread’s execution flags (see Section 35.8.1). </span>
<span id="t1d_1267" class="t s7_1267">OSSA </span><span id="t1e_1267" class="t s7_1267">16 </span><span id="t1f_1267" class="t s7_1267">8 </span><span id="t1g_1267" class="t s7_1267">Offset of the base of the State Save Area stack, relative to the enclave base. </span>
<span id="t1h_1267" class="t s7_1267">Must be page aligned. </span>
<span id="t1i_1267" class="t s7_1267">CSSA </span><span id="t1j_1267" class="t s7_1267">24 </span><span id="t1k_1267" class="t s7_1267">4 </span><span id="t1l_1267" class="t s7_1267">Current slot index of an SSA frame, cleared by EADD and EACCEPT. </span>
<span id="t1m_1267" class="t s7_1267">NSSA </span><span id="t1n_1267" class="t s7_1267">28 </span><span id="t1o_1267" class="t s7_1267">4 </span><span id="t1p_1267" class="t s7_1267">Number of available slots for SSA frames. </span>
<span id="t1q_1267" class="t s7_1267">OENTRY </span><span id="t1r_1267" class="t s7_1267">32 </span><span id="t1s_1267" class="t s7_1267">8 </span><span id="t1t_1267" class="t s7_1267">Offset in enclave to which control is transferred on EENTER relative to the </span>
<span id="t1u_1267" class="t s7_1267">base of the enclave. </span>
<span id="t1v_1267" class="t s7_1267">AEP </span><span id="t1w_1267" class="t s7_1267">40 </span><span id="t1x_1267" class="t s7_1267">8 </span><span id="t1y_1267" class="t s7_1267">The value of the Asynchronous Exit Pointer that was saved at EENTER time. </span>
<span id="t1z_1267" class="t s7_1267">OFSBASE </span><span id="t20_1267" class="t s7_1267">48 </span><span id="t21_1267" class="t s7_1267">8 </span><span id="t22_1267" class="t s7_1267">Offset to add to the base address of the enclave for producing the base </span>
<span id="t23_1267" class="t s7_1267">address of FS segment inside the enclave. Must be page aligned. </span>
<span id="t24_1267" class="t s7_1267">OGSBASE </span><span id="t25_1267" class="t s7_1267">56 </span><span id="t26_1267" class="t s7_1267">8 </span><span id="t27_1267" class="t s7_1267">Offset to add to the base address of the enclave for producing the base </span>
<span id="t28_1267" class="t s7_1267">address of GS segment inside the enclave. Must be page aligned. </span>
<span id="t29_1267" class="t s7_1267">FSLIMIT </span><span id="t2a_1267" class="t s7_1267">64 </span><span id="t2b_1267" class="t s7_1267">4 </span><span id="t2c_1267" class="t s7_1267">Size to become the new FS limit in 32-bit mode. </span>
<span id="t2d_1267" class="t s7_1267">GSLIMIT </span><span id="t2e_1267" class="t s7_1267">68 </span><span id="t2f_1267" class="t s7_1267">4 </span><span id="t2g_1267" class="t s7_1267">Size to become the new GS limit in 32-bit mode. </span>
<span id="t2h_1267" class="t s7_1267">OCETSSA </span><span id="t2i_1267" class="t s7_1267">72 </span><span id="t2j_1267" class="t s7_1267">8 </span><span id="t2k_1267" class="t s7_1267">When CPUID.(EAX=12H, ECX=1):EAX[6] is 1, this field provides the offset of </span>
<span id="t2l_1267" class="t s7_1267">the CET state save area from enclave base. When CPUID.(EAX=12H, </span>
<span id="t2m_1267" class="t s7_1267">ECX=1):EAX[6] is 0, this field is reserved and must be 0. </span>
<span id="t2n_1267" class="t s7_1267">PREVSSP </span><span id="t2o_1267" class="t s7_1267">80 </span><span id="t2p_1267" class="t s7_1267">8 </span><span id="t2q_1267" class="t s7_1267">When CPUID.(EAX=07H, ECX=00h):ECX[CET_SS] is 1, this field records the SSP </span>
<span id="t2r_1267" class="t s7_1267">at the time of AEX or EEXIT; used to setup SSP on entry. When </span>
<span id="t2s_1267" class="t s7_1267">CPUID.(EAX=07H, ECX=00h):ECX[CET_SS] is 0, this field is reserved and must </span>
<span id="t2t_1267" class="t s7_1267">be 0. </span>
<span id="t2u_1267" class="t s7_1267">RESERVED </span><span id="t2v_1267" class="t s7_1267">72 </span><span id="t2w_1267" class="t s7_1267">4024 </span><span id="t2x_1267" class="t s7_1267">Must be zero. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
