Info: Start Nativelink Simulation process
Info: NativeLink has detected VHDL design -- VHDL simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneivgx
Quartus root          :  c:/altera/12.1/quartus/bin/
Quartus sim root      :  c:/altera/12.1/quartus/eda/sim_lib
Simulation Tool       :  active-hdl
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\activehdl

=======================================================

Info: Starting NativeLink simulation with Active-HDL software
Sourced NativeLink script c:/altera/12.1/quartus/common/tcl/internal/nativelink/active-hdl.tcl
Warning: File 03_counter_quartus_sim_rtl_vhdl.do already exists - backing up current file as 03_counter_quartus_sim_rtl_vhdl.do.bak1
Probing asim_log
Active-HDL Info: createdesign 03_counter_quartus W:/workspaces/quartus/03_counter_quartus/simulation/activehdl
Active-HDL Warning: # Warning: Cannot create this design
Active-HDL Info: opendesign -a 03_counter_quartus.adf
Active-HDL Error: # Error: Cannot open design: W:\workspaces\quartus\03_counter_quartus\simulation\activehdl\03_counter_quartus.adf
Active-HDL Info: waveformmode ASDB
Active-HDL Info: alib  vhdl_libs/altera_vhdl
Active-HDL Warning: # Warning: Cannot create library
Active-HDL Info: amap altera vhdl_libs/altera_vhdl
Active-HDL Error: # Error: Cannot create mapping
Active-HDL Info: acom -strict93 -dbg -work altera c:/altera/12.1/quartus/eda/sim_lib/altera_syn_attributes.vhd
Active-HDL Error: # Error: DO_001 in file 03_counter_quartus_sim_rtl_vhdl.do line 7
