// Seed: 1151344017
module module_0 (
    output wire  id_0,
    output tri   id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    inout tri0 id_2
    , id_24,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    output wire id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    output wire id_20,
    input wire id_21,
    output wor id_22
);
  assign id_22 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_13,
      id_12,
      id_8
  );
  assign modCall_1.type_4 = 0;
endmodule
