@W: CL265 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|Removing unused bit 5 of status[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|Pruning unused bits 1 to 0 of status[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Pruning register bit 8 of bramWriteAddr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Pruning register bits 15 to 8 of bramDataIn[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":22:2:22:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Pruning unused bits 3 to 0 of cleanedY[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":255:2:255:7|Pruning unused bits 6 to 0 of instruction_8[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":282:13:282:30|Port-width mismatch for port waddr_i. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Pruning register bit 3 of displayState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":7:21:7:26|Input port bit 2 of addr_i[2:0] is unused

