{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614793135146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614793135146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  3 14:38:55 2021 " "Processing started: Wed Mar  3 14:38:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614793135146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793135146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793135147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614793135314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614793135314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwla_sigmoid " "Found entity 1: pwla_sigmoid" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793142202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793142202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwla_sigmoid " "Elaborating entity \"pwla_sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614793142240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(10) " "Verilog HDL assignment warning at pwla_sigmoid.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614793142241 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(16) " "Verilog HDL assignment warning at pwla_sigmoid.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614793142241 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(18) " "Verilog HDL assignment warning at pwla_sigmoid.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614793142241 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(20) " "Verilog HDL assignment warning at pwla_sigmoid.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614793142241 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(30) " "Verilog HDL assignment warning at pwla_sigmoid.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614793142241 "|pwla_sigmoid"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614793142746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614793143126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793143126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "../hdl/pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/hdl/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614793143153 "|pwla_sigmoid|x[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614793143153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614793143153 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614793143153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614793143153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614793143153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614793143160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  3 14:39:03 2021 " "Processing ended: Wed Mar  3 14:39:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614793143160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614793143160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614793143160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793143160 ""}
