/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [15:0] _02_;
  wire [10:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[126] | in_data[119]);
  assign celloutsig_0_9z = ~(celloutsig_0_5z | _00_);
  assign celloutsig_0_42z = ~celloutsig_0_15z;
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_10z = ~celloutsig_0_3z[7];
  assign celloutsig_0_25z = ~celloutsig_0_2z;
  assign celloutsig_0_51z = celloutsig_0_50z | celloutsig_0_46z;
  assign celloutsig_0_88z = celloutsig_0_1z[3] | celloutsig_0_86z;
  assign celloutsig_0_11z = celloutsig_0_7z | celloutsig_0_9z;
  assign celloutsig_1_8z = in_data[117] ^ celloutsig_1_2z;
  assign celloutsig_0_17z = _01_ ^ celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_16z[7] ^ celloutsig_0_15z;
  assign celloutsig_0_86z = ~(celloutsig_0_38z ^ celloutsig_0_3z[7]);
  assign celloutsig_0_89z = ~(celloutsig_0_51z ^ celloutsig_0_29z[0]);
  reg [10:0] _19_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 11'h000;
    else _19_ <= { celloutsig_0_3z[8:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[10], _01_, _03_[8:1], _00_ } = _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_27z };
  assign celloutsig_1_9z = { in_data[174:167], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z } & celloutsig_1_6z[19:5];
  assign celloutsig_0_16z = { _03_[8:1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z } & { celloutsig_0_8z[19:8], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[133:132], celloutsig_1_0z } === { in_data[114:113], celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_8z[7:1] === { celloutsig_0_8z[9:4], celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[5:3] === in_data[46:44];
  assign celloutsig_0_38z = { _02_[11:0], celloutsig_0_7z, celloutsig_0_12z } <= { celloutsig_0_16z[11:7], celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_46z = _03_[8:1] <= { celloutsig_0_8z[7:6], celloutsig_0_23z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_1_11z = celloutsig_1_6z[15:8] <= { celloutsig_1_9z[13:7], celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_16z[8:1], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z } <= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_50z = ! _03_[7:1];
  assign celloutsig_1_14z = ! { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_4z = celloutsig_0_0z & ~(in_data[11]);
  assign celloutsig_0_23z = celloutsig_0_13z & ~(celloutsig_0_18z);
  assign celloutsig_1_6z = { in_data[180:162], celloutsig_1_4z } | { in_data[151:138], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_1z[4:1] | { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_27z = celloutsig_0_20z[2:0] | celloutsig_0_20z[2:0];
  assign celloutsig_0_7z = | celloutsig_0_3z[5:0];
  assign celloutsig_0_13z = | celloutsig_0_8z[11:4];
  assign celloutsig_1_1z = ^ in_data[112:101];
  assign celloutsig_1_10z = ^ celloutsig_1_6z[19:5];
  assign celloutsig_1_18z = ^ { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_19z = ^ { celloutsig_1_13z[1:0], celloutsig_1_14z };
  assign celloutsig_0_12z = ^ { celloutsig_0_3z[3:0], _03_[10], _01_, _03_[8:1], _00_, celloutsig_0_10z };
  assign celloutsig_0_18z = ^ { _03_[10], _01_, _03_[8:1], _00_ };
  assign celloutsig_0_22z = ^ { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[16:13], celloutsig_0_1z } >> { in_data[93:90], celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[150], celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { _03_[8:1], celloutsig_0_2z, celloutsig_0_5z, _03_[10], _01_, _03_[8:1], _00_, celloutsig_0_7z, celloutsig_0_7z } >> { in_data[59:42], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_28z = celloutsig_0_3z[6:1] >> { celloutsig_0_8z[6:5], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_8z[18:16], celloutsig_0_19z } >> in_data[81:78];
  assign celloutsig_0_0z = ~((in_data[11] & in_data[5]) | in_data[64]);
  always_latch
    if (clkin_data[128]) celloutsig_1_13z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[65:63], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[9], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
