Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep 30 09:17:51 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_Top_timing_summary_routed.rpt -pb ALU_Top_timing_summary_routed.pb -rpx ALU_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: freq_div_25khz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.611ns  (logic 5.162ns (48.648%)  route 5.449ns (51.352%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.356     3.884    sw_IBUF[3]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.008 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.093     7.101    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    10.611 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.611    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 5.138ns (49.055%)  route 5.336ns (50.945%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.187     3.715    sw_IBUF[3]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.839 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.148     6.988    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.473 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.473    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 5.413ns (57.324%)  route 4.030ns (42.676%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.356     3.884    sw_IBUF[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     4.036 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.710    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733     9.443 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.443    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 5.427ns (58.415%)  route 3.864ns (41.585%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.187     3.715    sw_IBUF[3]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.153     3.868 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.545    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.746     9.291 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.291    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            w_led_mux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.915ns  (logic 1.900ns (38.657%)  route 3.015ns (61.343%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.208     3.736    sw_IBUF[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.860 r  w_led_mux[3]_i_5/O
                         net (fo=1, routed)           0.656     4.516    w_led_mux[3]_i_5_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.124     4.640 r  w_led_mux[3]_i_2/O
                         net (fo=1, routed)           0.151     4.791    w_led_mux[3]_i_2_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.124     4.915 r  w_led_mux[3]_i_1/O
                         net (fo=1, routed)           0.000     4.915    p_0_out[3]
    SLICE_X43Y53         FDCE                                         r  w_led_mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            w_led_mux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 1.911ns (40.246%)  route 2.837ns (59.755%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          2.170     3.621    sw_IBUF[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.745 f  w_led_mux[1]_i_7/O
                         net (fo=1, routed)           0.667     4.412    w_led_mux[1]_i_7_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.536 r  w_led_mux[1]_i_2/O
                         net (fo=1, routed)           0.000     4.536    w_led_mux[1]_i_2_n_0
    SLICE_X41Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     4.748 r  w_led_mux_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.748    p_0_out[1]
    SLICE_X41Y52         FDCE                                         r  w_led_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            w_led_mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 1.990ns (42.090%)  route 2.738ns (57.910%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=10, routed)          2.058     3.586    sw_IBUF[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  w_led_mux[0]_i_4/O
                         net (fo=1, routed)           0.680     4.390    w_led_mux[0]_i_4_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124     4.514 r  w_led_mux[0]_i_3/O
                         net (fo=1, routed)           0.000     4.514    w_led_mux[0]_i_3_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     4.728 r  w_led_mux_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.728    p_0_out[0]
    SLICE_X42Y52         FDCE                                         r  w_led_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            w_led_mux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 1.789ns (38.209%)  route 2.893ns (61.791%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          2.893     4.343    sw_IBUF[1]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  w_led_mux[2]_i_3/O
                         net (fo=1, routed)           0.000     4.467    w_led_mux[2]_i_3_n_0
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     4.681 r  w_led_mux_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.681    p_0_out[2]
    SLICE_X38Y53         FDCE                                         r  w_led_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb[0]
                            (input port)
  Destination:            w_led_mux_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 1.489ns (34.832%)  route 2.786ns (65.168%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  pb[0] (IN)
                         net (fo=0)                   0.000     0.000    pb[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  pb_IBUF[0]_inst/O
                         net (fo=35, routed)          2.786     4.274    pb_IBUF[0]
    SLICE_X42Y52         FDCE                                         f  w_led_mux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb[0]
                            (input port)
  Destination:            pb2_edge_to_pulse/C1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.122ns  (logic 1.489ns (36.118%)  route 2.633ns (63.882%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  pb[0] (IN)
                         net (fo=0)                   0.000     0.000    pb[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  pb_IBUF[0]_inst/O
                         net (fo=35, routed)          2.633     4.122    pb2_edge_to_pulse/C1/pb_IBUF[0]
    SLICE_X40Y51         FDCE                                         f  pb2_edge_to_pulse/C1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pb1_edge_to_pulse/SYNC/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb1_edge_to_pulse/C1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE                         0.000     0.000 r  pb1_edge_to_pulse/SYNC/Q_reg/C
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb1_edge_to_pulse/SYNC/Q_reg/Q
                         net (fo=1, routed)           0.116     0.257    pb1_edge_to_pulse/C1/Q
    SLICE_X41Y51         FDCE                                         r  pb1_edge_to_pulse/C1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb2_edge_to_pulse/SYNC/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb2_edge_to_pulse/C1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  pb2_edge_to_pulse/SYNC/Q_reg/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb2_edge_to_pulse/SYNC/Q_reg/Q
                         net (fo=1, routed)           0.125     0.266    pb2_edge_to_pulse/C1/Q_reg_0
    SLICE_X40Y51         FDCE                                         r  pb2_edge_to_pulse/C1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb1_edge_to_pulse/C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb1_edge_to_pulse/C2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.276%)  route 0.237ns (62.724%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE                         0.000     0.000 r  pb1_edge_to_pulse/C1/Q_reg/C
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb1_edge_to_pulse/C1/Q_reg/Q
                         net (fo=2, routed)           0.237     0.378    pb1_edge_to_pulse/C2/w_C1_Q
    SLICE_X41Y51         FDCE                                         r  pb1_edge_to_pulse/C2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_25khz/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            freq_div_25khz/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  freq_div_25khz/clkout_reg/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  freq_div_25khz/clkout_reg/Q
                         net (fo=23, routed)          0.193     0.334    freq_div_25khz/CLK
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  freq_div_25khz/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.379    freq_div_25khz/clkout_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  freq_div_25khz/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb2_edge_to_pulse/C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb2_edge_to_pulse/C2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.394%)  route 0.246ns (63.606%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  pb2_edge_to_pulse/C1/Q_reg/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb2_edge_to_pulse/C1/Q_reg/Q
                         net (fo=2, routed)           0.246     0.387    pb2_edge_to_pulse/C2/w_C1_Q
    SLICE_X40Y51         FDCE                                         r  pb2_edge_to_pulse/C2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb3_edge_to_pulse/SYNC/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb3_edge_to_pulse/C1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.141ns (33.236%)  route 0.283ns (66.764%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  pb3_edge_to_pulse/SYNC/Q_reg/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb3_edge_to_pulse/SYNC/Q_reg/Q
                         net (fo=1, routed)           0.283     0.424    pb3_edge_to_pulse/C1/Q_reg_0
    SLICE_X40Y53         FDCE                                         r  pb3_edge_to_pulse/C1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w_led_mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.253ns (58.677%)  route 0.178ns (41.323%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  a_reg[0]/Q
                         net (fo=18, routed)          0.178     0.324    a[0]
    SLICE_X42Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.369 r  w_led_mux[0]_i_2/O
                         net (fo=1, routed)           0.000     0.369    w_led_mux[0]_i_2_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     0.431 r  w_led_mux_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.431    p_0_out[0]
    SLICE_X42Y52         FDCE                                         r  w_led_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb3_edge_to_pulse/C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb3_edge_to_pulse/C2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.018%)  route 0.299ns (67.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  pb3_edge_to_pulse/C1/Q_reg/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb3_edge_to_pulse/C1/Q_reg/Q
                         net (fo=2, routed)           0.299     0.440    pb3_edge_to_pulse/C2/w_C1_Q
    SLICE_X40Y53         FDCE                                         r  pb3_edge_to_pulse/C2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb2_edge_to_pulse/C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.082%)  route 0.290ns (60.918%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  pb2_edge_to_pulse/C1/Q_reg/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb2_edge_to_pulse/C1/Q_reg/Q
                         net (fo=2, routed)           0.174     0.315    pb2_edge_to_pulse/C1/w_C1_Q
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  pb2_edge_to_pulse/C1/b[3]_i_1/O
                         net (fo=4, routed)           0.116     0.476    pb2_edge_to_pulse_n_0
    SLICE_X41Y53         FDCE                                         r  b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb2_edge_to_pulse/C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.082%)  route 0.290ns (60.918%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  pb2_edge_to_pulse/C1/Q_reg/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb2_edge_to_pulse/C1/Q_reg/Q
                         net (fo=2, routed)           0.174     0.315    pb2_edge_to_pulse/C1/w_C1_Q
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  pb2_edge_to_pulse/C1/b[3]_i_1/O
                         net (fo=4, routed)           0.116     0.476    pb2_edge_to_pulse_n_0
    SLICE_X41Y53         FDCE                                         r  b_reg[1]/CE
  -------------------------------------------------------------------    -------------------





