// Seed: 1826180576
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4
);
  wire id_6 = id_6;
  wire id_7;
  assign module_1.type_1 = 0;
  wire id_8;
  always @('b0) begin : LABEL_0
    id_3 = id_1;
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_2,
      id_2
  );
endmodule
module module_2;
  wire id_1;
  id_3(
      .id_0(1'b0), .id_1((id_1)), .id_2(id_2[1'b0]), .id_3(), .id_4(id_4), .id_5(1), .id_6(1)
  );
endmodule
