TimeQuest Timing Analyzer report for sd_bmp_hdmi
Fri Jan 23 21:52:51 2026
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 48. Slow 1200mV 0C Model Fmax Summary
 49. Slow 1200mV 0C Model Setup Summary
 50. Slow 1200mV 0C Model Hold Summary
 51. Slow 1200mV 0C Model Recovery Summary
 52. Slow 1200mV 0C Model Removal Summary
 53. Slow 1200mV 0C Model Minimum Pulse Width Summary
 54. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Output Enable Times
 81. Minimum Output Enable Times
 82. Output Disable Times
 83. Minimum Output Disable Times
 84. MTBF Summary
 85. Synchronizer Summary
 86. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 89. Fast 1200mV 0C Model Setup Summary
 90. Fast 1200mV 0C Model Hold Summary
 91. Fast 1200mV 0C Model Recovery Summary
 92. Fast 1200mV 0C Model Removal Summary
 93. Fast 1200mV 0C Model Minimum Pulse Width Summary
 94. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
102. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
103. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
109. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Output Enable Times
121. Minimum Output Enable Times
122. Output Disable Times
123. Minimum Output Disable Times
124. MTBF Summary
125. Synchronizer Summary
126. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
129. Multicorner Timing Analysis Summary
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. Board Trace Model Assignments
135. Input Transition Times
136. Signal Integrity Metrics (Slow 1200mv 0c Model)
137. Signal Integrity Metrics (Slow 1200mv 85c Model)
138. Signal Integrity Metrics (Fast 1200mv 0c Model)
139. Setup Transfers
140. Hold Transfers
141. Recovery Transfers
142. Removal Transfers
143. Report TCCS
144. Report RSKM
145. Unconstrained Paths
146. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; sd_bmp_hdmi                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; sd_bmp_hdmi.sdc ; OK     ; Fri Jan 23 21:52:48 2026 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; Generated ; 20.000 ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] }  ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.076  ; 325.1 MHz ; 0.000  ; 1.538  ; 50.00      ; 2         ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { sys_clk }                                                   ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 29.61 MHz  ; 29.61 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.44 MHz  ; 94.44 MHz       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 114.84 MHz ; 114.84 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 320.82 MHz ; 320.82 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 356.89 MHz ; 356.89 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -18.391 ; -267.286      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.470  ; -58.104       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.274   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.634   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.793   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.220 ; -0.311        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.415  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.439  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.452  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.417 ; -210.408      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5.573  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.728  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.976 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.254 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.330 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.693 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.390 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.718 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.721 ; 0.000         ;
; sys_clk                                                   ; 9.832 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -18.391 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.162     ;
; -18.306 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.077     ;
; -18.293 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.064     ;
; -18.280 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.051     ;
; -18.254 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.025     ;
; -18.245 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 34.016     ;
; -18.195 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.966     ;
; -18.182 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.953     ;
; -18.160 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.931     ;
; -18.147 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.918     ;
; -18.143 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.914     ;
; -18.134 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.905     ;
; -18.129 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.900     ;
; -18.110 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.881     ;
; -18.108 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.879     ;
; -18.099 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.870     ;
; -18.097 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.868     ;
; -18.049 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.820     ;
; -18.036 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.807     ;
; -18.018 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.789     ;
; -18.014 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.785     ;
; -18.001 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.772     ;
; -17.999 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.770     ;
; -17.997 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.768     ;
; -17.986 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.757     ;
; -17.983 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.754     ;
; -17.964 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.735     ;
; -17.962 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.733     ;
; -17.951 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.722     ;
; -17.872 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.643     ;
; -17.864 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.635     ;
; -17.853 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.624     ;
; -17.841 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.612     ;
; -17.840 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.611     ;
; -17.837 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.608     ;
; -17.818 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.589     ;
; -17.818 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.589     ;
; -17.809 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.580     ;
; -17.805 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.576     ;
; -17.753 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.524     ;
; -17.730 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.501     ;
; -17.718 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.489     ;
; -17.707 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.478     ;
; -17.698 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.469     ;
; -17.695 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.466     ;
; -17.672 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.443     ;
; -17.672 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.443     ;
; -17.663 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.434     ;
; -17.659 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.430     ;
; -17.607 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.378     ;
; -17.584 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.355     ;
; -17.572 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.343     ;
; -17.561 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.332     ;
; -17.561 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.332     ;
; -17.552 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.323     ;
; -17.549 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.320     ;
; -17.548 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.319     ;
; -17.526 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.297     ;
; -17.526 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.297     ;
; -17.517 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.288     ;
; -17.513 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.284     ;
; -17.495 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.266     ;
; -17.460 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.231     ;
; -17.415 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.186     ;
; -17.402 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.173     ;
; -17.384 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.155     ;
; -17.380 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.151     ;
; -17.375 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.146     ;
; -17.367 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.138     ;
; -17.362 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.133     ;
; -17.349 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.120     ;
; -17.323 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.094     ;
; -17.238 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 33.009     ;
; -17.203 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.974     ;
; -17.198 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.969     ;
; -17.179 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.950     ;
; -17.166 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.937     ;
; -17.146 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.934     ;
; -17.061 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.849     ;
; -17.048 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.836     ;
; -17.009 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.797     ;
; -16.933 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.704     ;
; -16.910 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.681     ;
; -16.887 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.658     ;
; -16.884 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.672     ;
; -16.878 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.649     ;
; -16.865 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.653     ;
; -16.852 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.640     ;
; -16.741 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.512     ;
; -16.728 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.499     ;
; -16.690 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.461     ;
; -16.619 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.407     ;
; -16.605 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.376     ;
; -16.596 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.384     ;
; -16.592 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.363     ;
; -16.573 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.361     ;
; -16.564 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.335     ;
; -16.564 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.403      ; 32.352     ;
; -16.553 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.324     ;
; -16.428 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.386      ; 32.199     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.470 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 3.219      ;
; -3.469 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 3.218      ;
; -3.466 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 3.215      ;
; -3.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.768      ;
; -3.420 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.857     ; 3.210      ;
; -3.281 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.073      ;
; -3.280 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.072      ;
; -3.279 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.071      ;
; -3.278 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.070      ;
; -3.277 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.069      ;
; -3.277 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.069      ;
; -3.273 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.065      ;
; -3.270 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.062      ;
; -3.269 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.061      ;
; -3.268 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.060      ;
; -3.267 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 3.059      ;
; -3.128 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 2.877      ;
; -3.127 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 2.876      ;
; -3.124 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.898     ; 2.873      ;
; -3.078 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.857     ; 2.868      ;
; -3.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 2.345      ;
; -3.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 2.341      ;
; -3.030 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 2.340      ;
; -2.975 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 2.285      ;
; -2.941 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.733      ;
; -2.938 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.730      ;
; -2.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.248      ;
; -2.937 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.729      ;
; -2.937 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.729      ;
; -2.936 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.728      ;
; -2.935 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.727      ;
; -2.931 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.723      ;
; -2.928 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.720      ;
; -2.927 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.719      ;
; -2.926 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.718      ;
; -2.926 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.855     ; 2.718      ;
; -2.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.233      ;
; -2.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 2.176      ;
; -2.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.118      ;
; -2.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.006      ;
; -2.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 1.914      ;
; -1.768 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 1.079      ;
; -1.583 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 0.894      ;
; 1.292  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.622      ;
; 1.456  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.458      ;
; 1.558  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.356      ;
; 1.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.174      ;
; 2.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.884      ;
; 2.027  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.893      ;
; 2.029  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.891      ;
; 2.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.882      ;
; 2.115  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.799      ;
; 2.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.768      ;
; 2.145  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.766      ;
; 2.154  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.757      ;
; 2.181  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.733      ;
; 2.191  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.727      ;
; 2.202  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.718      ;
; 2.241  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.670      ;
; 2.266  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.648      ;
; 2.293  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.627      ;
; 2.295  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.625      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.616      ;
; 2.305  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.606      ;
; 2.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.604      ;
; 2.312  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.602      ;
; 2.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.595      ;
; 2.366  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.545      ;
; 2.368  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.543      ;
; 2.377  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.534      ;
; 2.403  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.508      ;
; 2.425  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.489      ;
; 2.450  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.470      ;
; 2.452  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.468      ;
; 2.464  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.447      ;
; 2.464  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.447      ;
; 2.466  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.445      ;
; 2.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.445      ;
; 2.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.436      ;
; 2.477  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.443      ;
; 2.486  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.434      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.501  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.419      ;
; 2.508  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.403      ;
; 2.510  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.401      ;
; 2.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.392      ;
; 2.562  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.349      ;
; 2.566  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.239      ; 7.721      ;
; 2.571  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.340      ;
; 2.606  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.305      ;
; 2.614  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.306      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.723      ;
; 0.278 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.719      ;
; 0.284 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.713      ;
; 0.309 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.689      ;
; 0.313 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.685      ;
; 0.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.684      ;
; 0.499 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.498      ;
; 0.503 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.494      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.488      ;
; 0.521 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.479      ;
; 0.521 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.479      ;
; 0.521 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.479      ;
; 0.534 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.464      ;
; 0.538 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.460      ;
; 0.539 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.459      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.418      ;
; 0.594 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.403      ;
; 0.614 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.385      ;
; 0.670 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.327      ;
; 0.671 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.326      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.318      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.314      ;
; 0.689 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.308      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.284      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.280      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.280      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.279      ;
; 0.746 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.254      ;
; 0.746 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.254      ;
; 0.746 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.254      ;
; 0.749 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.790      ;
; 0.780 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.759      ;
; 0.804 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.193      ;
; 0.819 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.178      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.160      ;
; 0.865 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.131      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.129      ;
; 0.873 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.990      ;
; 0.875 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.121      ;
; 0.877 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.119      ;
; 0.877 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.119      ;
; 0.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.102      ;
; 0.896 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.101      ;
; 0.919 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.950      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.074      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.074      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.074      ;
; 0.944 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.055      ;
; 0.966 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.897      ;
; 0.984 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.013      ;
; 0.989 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.008      ;
; 0.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.007      ;
; 0.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.007      ;
; 0.991 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.006      ;
; 0.996 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 2.004      ;
; 0.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.998      ;
; 1.012 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.857      ;
; 1.019 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.980      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.520      ;
; 1.028 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.516      ;
; 1.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.497      ;
; 1.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.495      ;
; 1.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.953      ;
; 1.048 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.496      ;
; 1.070 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.473      ;
; 1.075 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.922      ;
; 1.076 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.921      ;
; 1.090 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.906      ;
; 1.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.904      ;
; 1.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.896      ;
; 1.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.894      ;
; 1.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.894      ;
; 1.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.875      ;
; 1.130 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.870      ;
; 1.135 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.865      ;
; 1.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.799      ;
; 1.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.797      ;
; 1.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.654      ;
; 1.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.783      ;
; 1.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.782      ;
; 1.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.782      ;
; 1.216 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.781      ;
; 1.219 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.777      ;
; 1.222 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.774      ;
; 1.222 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.774      ;
; 1.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.643      ;
; 1.247 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.751      ;
; 1.266 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.732      ;
; 1.269 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.729      ;
; 1.272 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.726      ;
; 1.273 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.725      ;
; 1.287 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.581      ;
; 1.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.564      ;
; 1.305 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.184     ; 1.588      ;
; 1.305 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.183     ; 1.589      ;
; 1.322 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.676      ;
; 1.330 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.669      ;
; 1.352 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.647      ;
; 1.358 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.642      ;
; 1.373 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.624      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.634  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 4.192      ;
; 5.872  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.954      ;
; 6.014  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.812      ;
; 6.296  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.530      ;
; 6.796  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 3.034      ;
; 6.835  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 2.998      ;
; 6.928  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.902      ;
; 7.156  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.673      ;
; 7.156  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.673      ;
; 7.156  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.673      ;
; 7.156  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.673      ;
; 7.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.644      ;
; 7.196  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.634      ;
; 7.231  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.599      ;
; 7.291  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.539      ;
; 7.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.496      ;
; 7.350  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.479      ;
; 7.667  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.160      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.013      ;
; 7.853  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 1.979      ;
; 8.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.785      ;
; 8.090  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 1.742      ;
; 8.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 1.446      ;
; 8.406  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.420      ;
; 8.431  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.396      ;
; 8.528  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.299      ;
; 8.557  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.270      ;
; 8.559  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.268      ;
; 8.581  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.246      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.096      ;
; 8.734  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.093      ;
; 8.735  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.092      ;
; 8.756  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.071      ;
; 8.765  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.062      ;
; 8.766  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.061      ;
; 8.767  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.060      ;
; 9.411  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.498     ;
; 9.411  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.498     ;
; 9.445  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.464     ;
; 9.445  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.464     ;
; 9.583  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.326     ;
; 9.583  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.326     ;
; 9.728  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.181     ;
; 9.728  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 10.181     ;
; 9.918  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 10.012     ;
; 9.918  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 10.012     ;
; 9.918  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 10.012     ;
; 9.918  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 10.012     ;
; 9.918  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 10.012     ;
; 9.952  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.978      ;
; 9.952  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.978      ;
; 9.952  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.978      ;
; 9.952  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.978      ;
; 9.952  ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.978      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.029 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.898      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.062 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.868      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.063 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 9.864      ;
; 10.090 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 9.840      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.793  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.194     ; 3.014      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.193     ; 2.653      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.036      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.031      ;
; 16.954 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.966      ;
; 16.959 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.960      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.935      ;
; 17.023 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.896      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.826      ;
; 17.096 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.823      ;
; 17.096 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.823      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.754      ;
; 17.178 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.741      ;
; 17.199 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.720      ;
; 17.204 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.715      ;
; 17.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.668      ;
; 17.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.666      ;
; 17.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.665      ;
; 17.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.621      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.605      ;
; 17.352 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.567      ;
; 17.380 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.539      ;
; 17.399 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.520      ;
; 17.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.489      ;
; 17.436 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.484      ;
; 17.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.448      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.442      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.442      ;
; 17.481 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.438      ;
; 17.488 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.431      ;
; 17.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.395      ;
; 17.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.356      ;
; 17.587 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.333      ;
; 17.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.328      ;
; 17.594 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.326      ;
; 17.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.321      ;
; 17.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.318      ;
; 17.628 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.292      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.470      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.599      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.820      ;
; 0.159  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.849      ;
; 0.182  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.872      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.877      ;
; 0.327  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.017      ;
; 0.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.019      ;
; 0.365  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.055      ;
; 0.369  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.059      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.502  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.505  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.797      ;
; 0.515  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.516  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.516  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.517  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.519  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.182      ;
; 0.534  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.537  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.538  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.554  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.204      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.209      ;
; 0.576  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.226      ;
; 0.602  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.292      ;
; 0.622  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.625  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.630  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.631  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.665  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.665  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.666  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.668  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.685  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.698  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.706  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.707  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.712  ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.006      ;
; 0.725  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.019      ;
; 0.736  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.015      ;
; 0.738  ; pipe_gen:u_pipe_gen|pipe1_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; pipe_gen:u_pipe_gen|pipe1_x[9]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[9]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; pipe_gen:u_pipe_gen|pipe1_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; collision_det:u_collision_det|collision                                                                                                                                ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.753  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.765  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.767  ; pipe_gen:u_pipe_gen|pipe1_x[8]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[8]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.767  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767  ; collision_det:u_collision_det|collision                                                                                                                                ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.770  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.149      ;
; 0.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.154      ;
; 0.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.155      ;
; 0.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.157      ;
; 0.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.162      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.165      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.168      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.190      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.196      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.193      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.198      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.212      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.787      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.229      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.791      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.239      ;
; 0.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.200      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.232      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.890      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.250      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.956      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.970      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.007      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.733 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.025      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.470      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.471      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.479      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.170      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.182      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.186      ;
; 0.458 ; pipe_load_addr[0]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.191      ;
; 0.465 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.192      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.200      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.776      ;
; 0.489 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.230      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.786      ;
; 0.507 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.240      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.239      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.241      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.804      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.247      ;
; 0.519 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.252      ;
; 0.524 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.818      ;
; 0.526 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.262      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.829      ;
; 0.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.555 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.556 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.920      ;
; 0.663 ; pipe_load_addr[5]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.396      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.962      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.970      ;
; 0.685 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.979      ;
; 0.688 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.981      ;
; 0.695 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.991      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.989      ;
; 0.696 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.992      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.998      ;
; 0.702 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.998      ;
; 0.707 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.001      ;
; 0.712 ; pipe_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.445      ;
; 0.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.010      ;
; 0.722 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.457      ;
; 0.724 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.018      ;
; 0.727 ; pipe_load_addr[6]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 1.473      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.021      ;
; 0.730 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.026      ;
; 0.732 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.028      ;
; 0.732 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.028      ;
; 0.736 ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; seg_driver:u_seg_driver|scan_cnt[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.473      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.801      ;
; 0.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.935      ;
; 0.665 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.959      ;
; 0.666 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.668 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.962      ;
; 0.687 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.981      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.006      ;
; 0.740 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.034      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.042      ;
; 0.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.051      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.051      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.062      ;
; 0.779 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.073      ;
; 0.784 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.078      ;
; 0.812 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.106      ;
; 0.814 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.107      ;
; 0.815 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.108      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.193      ;
; 1.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.294      ;
; 1.044 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.338      ;
; 1.047 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.340      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.403      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.412      ;
; 1.132 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.433      ;
; 1.145 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.439      ;
; 1.146 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.440      ;
; 1.156 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.450      ;
; 1.178 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.471      ;
; 1.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.477      ;
; 1.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.479      ;
; 1.199 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.492      ;
; 1.216 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.510      ;
; 1.216 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.510      ;
; 1.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.515      ;
; 1.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.525      ;
; 1.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.532      ;
; 1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.533      ;
; 1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.534      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.534      ;
; 1.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.535      ;
; 1.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.534      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.536      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.536      ;
; 1.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.537      ;
; 1.244 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.539      ;
; 1.244 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.539      ;
; 1.245 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.540      ;
; 1.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.542      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.543      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.935      ;
; 0.528 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.821      ;
; 0.540 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.833      ;
; 0.543 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.836      ;
; 0.569 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.978      ;
; 0.570 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.979      ;
; 0.571 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.979      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.981      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.981      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.983      ;
; 0.576 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.984      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.985      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.986      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.988      ;
; 0.580 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.989      ;
; 0.582 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.991      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.017      ;
; 0.617 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.026      ;
; 0.625 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.034      ;
; 0.629 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.037      ;
; 0.641 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.939      ;
; 0.649 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.652 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.060      ;
; 0.652 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.746 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.751 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.086      ;
; 0.799 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.093      ;
; 0.800 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.094      ;
; 0.800 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.094      ;
; 0.807 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.101      ;
; 0.814 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.107      ;
; 0.817 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.110      ;
; 0.822 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.116      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.250      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.136      ;
; 0.851 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.142      ;
; 0.857 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.267      ;
; 0.873 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.179      ; 1.280      ;
; 0.883 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.176      ;
; 0.894 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.185      ;
; 0.905 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.199      ;
; 0.918 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.212      ;
; 0.921 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.215      ;
; 0.952 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.248      ;
; 0.995 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.287      ;
; 0.998 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.404      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.315      ;
; 1.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.179      ; 1.466      ;
; 1.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.353      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.359      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.359      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.472      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.360      ;
; 1.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.361      ;
; 1.093 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.388      ;
; 1.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.392      ;
; 1.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.398      ;
; 1.105 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.399      ;
; 1.111 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.122 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.416      ;
; 1.125 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.438      ;
; 1.163 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.457      ;
; 1.184 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.369      ;
; 1.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.480      ;
; 1.192 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.488      ;
; 1.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.382      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.601      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.601      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.601      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.601      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.610      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.608      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.610      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.601      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.608      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.609      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.609      ;
; -2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.601      ;
; -2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.601      ;
; -2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.601      ;
; -2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.562      ; 3.605      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.600      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.459      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.459      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.459      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.459      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.468      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.466      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.468      ;
; -2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.545      ; 3.459      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.466      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.467      ;
; -2.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.554      ; 3.467      ;
; -2.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.459      ;
; -2.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.459      ;
; -2.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.459      ;
; -2.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.459      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.562      ; 3.463      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
; -2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.557      ; 3.458      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.344      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.241      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.090      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.959      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.957      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 5.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.949      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.856      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.854      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.846      ;
; 6.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.706      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.090      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.906      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.687      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.627      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.635      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.639      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.636      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.636      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.626      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.628      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.625      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.614      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.624      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.626      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.626      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.626      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.626      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.976 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.651      ; 3.023      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.671      ;
; 1.006 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.696      ;
; 1.006 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.696      ;
; 1.006 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.696      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.021      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.711      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 3.129      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.792      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.792      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.792      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.792      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.127      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.651      ; 3.184      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.832      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.840      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.840      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.840      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.840      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.840      ;
; 1.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.857      ;
; 1.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.857      ;
; 1.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.857      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.646      ; 3.182      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.333      ; 2.872      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 3.290      ;
; 1.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.953      ;
; 1.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.953      ;
; 1.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.953      ;
; 1.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.953      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.645      ; 3.288      ;
; 1.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 3.001      ;
; 1.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 3.001      ;
; 1.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 3.001      ;
; 1.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 3.001      ;
; 1.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 3.001      ;
; 1.371 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.129      ;
; 1.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.129      ;
; 1.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.320      ; 3.128      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.668      ;
; 2.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.668      ;
; 2.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.732      ;
; 2.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.732      ;
; 2.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.732      ;
; 2.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.732      ;
; 2.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.732      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.855      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.922      ;
; 2.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.044      ;
; 2.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.044      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 3.108      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 3.108      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 3.108      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 3.108      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 3.108      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.150      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.149      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 3.141      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.151      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.143      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.143      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 3.137      ;
; 2.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.205      ; 3.154      ;
; 2.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.205      ; 3.154      ;
; 2.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.205      ; 3.154      ;
; 2.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.205      ; 3.154      ;
; 2.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.205      ; 3.154      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 3.152      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.153      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 3.158      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 2.988      ;
; 2.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.995      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.668      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.986      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.993      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.711      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.711      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.711      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.711      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.732      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.792      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.832      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.840      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.872      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.872      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.872      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.872      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.922      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.953      ;
; 2.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.997      ;
; 2.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.997      ;
; 2.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.997      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                              ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                   ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[1]                                                          ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[8]                                                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q       ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                             ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                             ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                             ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[0]                                                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[0]                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[6] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]   ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[10]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[11]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[12]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[13]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[14]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[15]                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[2]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[3]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[4]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[5]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[6]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[7]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[8]                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[9]                                                          ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1] ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                       ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[14]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                                       ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                             ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                  ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_en                                                                                                           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_en                                                                                                           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.236  ; 5.482  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.236  ; 5.482  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.745  ; 5.000  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.869  ; 5.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.744  ; 4.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.703  ; 4.954  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.349  ; 4.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.678  ; 4.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.918  ; 5.177  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.110  ; 5.326  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.716  ; 4.954  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.812  ; 5.041  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.728  ; 4.967  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.759  ; 5.005  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.701  ; 4.951  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.741  ; 4.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.921  ; 5.179  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 5.353  ; 5.624  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.565 ; -3.303 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.844  ; 1.038  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.568 ; -3.823 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -4.431 ; -4.671 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -3.949 ; -4.181 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -4.084 ; -4.343 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -3.947 ; -4.160 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -3.908 ; -4.137 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.568 ; -3.823 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -3.880 ; -4.117 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -4.131 ; -4.379 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -4.299 ; -4.495 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -3.920 ; -4.136 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -4.013 ; -4.221 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.932 ; -4.149 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -3.962 ; -4.186 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.906 ; -4.134 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -3.945 ; -4.166 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -4.134 ; -4.381 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -4.474 ; -4.774 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 6.008  ; 5.766  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.248 ; -0.451 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.963  ; 7.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.828  ; 6.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.396  ; 5.550  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.413  ; 5.577  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.405  ; 5.566  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 5.358  ; 5.518  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.872  ; 5.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.908  ; 5.021  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.517  ; 5.658  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.249  ; 5.334  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.222  ; 5.318  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.963  ; 7.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.188  ; 5.282  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 5.181  ; 5.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.988  ; 5.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.988  ; 5.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.674  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.856  ; 4.928  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.504  ; 7.637  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.146  ; 5.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.156  ; 5.010  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 5.086  ; 4.946  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.062  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.688  ; 4.593  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.504  ; 7.637  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 5.204  ; 5.058  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.106  ; 4.987  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.260  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.318  ; 4.252  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.518  ; 4.456  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.528  ; 4.476  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.523  ; 4.457  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.542  ; 4.478  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.929  ; 4.819  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.866  ; 4.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.578  ; 4.667  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.390  ; 4.453  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.690  ; 7.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.339  ; 7.196  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.785  ; 6.488  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.449 ; 11.412 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 8.382  ; 8.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 8.329  ; 8.207  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.675 ; 10.463 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.234  ; 8.117  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.595  ; 8.393  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.675  ; 8.492  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.449 ; 11.412 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.697  ; 5.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.697  ; 5.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.572  ; 5.880  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.479  ; 5.423  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.218  ; 5.181  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.327  ; 5.576  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.453  ; 5.769  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.305 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.104 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.382 ; 12.345 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 9.315  ; 9.168  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 9.262  ; 9.158  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 11.626 ; 11.396 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.174  ; 9.050  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.527  ; 9.344  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.626  ; 9.425  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.382 ; 12.345 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.324  ; 4.433  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.212  ; 5.392  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.794  ; 4.944  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.812  ; 4.971  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.805  ; 4.961  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.760  ; 4.914  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.254  ; 5.374  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.324  ; 4.433  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.915  ; 5.051  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.659  ; 4.741  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.632  ; 4.725  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.375  ; 7.272  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.600  ; 4.690  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.593  ; 4.698  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.098  ; 4.211  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.399  ; 4.512  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.098  ; 4.211  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.281  ; 4.351  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.733  ; 3.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.738  ; 3.827  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.756  ; 3.692  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.557  ; 4.427  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.561  ; 4.419  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.494  ; 4.357  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.470  ; 4.351  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.111  ; 4.019  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.925  ; 7.061  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.614  ; 4.472  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.513  ; 4.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.668  ; 4.569  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.756  ; 3.692  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 3.956  ; 3.896  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 3.966  ; 3.916  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 3.960  ; 3.896  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.978  ; 3.916  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.351  ; 4.245  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.290  ; 4.219  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.005  ; 4.092  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.824  ; 3.886  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.646  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.547  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.904  ; 6.860  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 5.843  ; 5.620  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 5.811  ; 5.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.199  ; 5.053  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 5.352  ; 5.199  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 5.320  ; 5.170  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 7.556  ; 7.306  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 5.199  ; 5.053  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 5.552  ; 5.370  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 5.619  ; 5.415  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 8.402  ; 8.371  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 4.312  ; 4.520  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 4.836  ; 5.066  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 4.781  ; 5.011  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.486  ; 4.690  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.312  ; 4.520  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.603  ; 4.612  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.777  ; 4.835  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 14.723 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.530 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.896  ; 6.742  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 7.050  ; 6.889  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 7.018  ; 6.860  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 9.240  ; 9.063  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 6.896  ; 6.742  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 7.309  ; 7.054  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 7.376  ; 7.099  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 10.091 ; 10.068 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.056  ; 4.024  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.045  ; 4.013  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.023  ; 3.991  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.011  ; 3.979  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.284 ; 5.171 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.284 ; 5.171 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.563 ; 5.471 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.971 ; 5.879 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.958 ; 5.866 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.443 ; 6.351 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 9.165 ; 9.301 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.284 ; 5.171 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.958 ; 5.866 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.411 ; 5.336 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.421 ; 6.329 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.602 ; 6.527 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.586 ; 6.511 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.602 ; 6.527 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.602 ; 6.527 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.624 ; 6.549 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.624 ; 6.549 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.665 ; 4.552 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.665 ; 4.552 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.968 ; 4.876 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.359 ; 5.267 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.346 ; 5.254 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.812 ; 5.720 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.536 ; 8.672 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.665 ; 4.552 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.346 ; 5.254 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.828 ; 4.753 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.791 ; 5.699 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.972 ; 5.897 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.956 ; 5.881 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.972 ; 5.897 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.972 ; 5.897 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.993 ; 5.918 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.993 ; 5.918 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.089     ; 5.202     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.089     ; 5.202     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.325     ; 5.417     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.706     ; 5.798     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.690     ; 5.782     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.151     ; 6.243     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 9.100     ; 8.964     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.089     ; 5.202     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.690     ; 5.782     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.250     ; 5.325     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.131     ; 6.223     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.329     ; 6.404     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.313     ; 6.388     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.329     ; 6.404     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.329     ; 6.404     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.349     ; 6.424     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.349     ; 6.424     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.473     ; 4.586     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.473     ; 4.586     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.735     ; 4.827     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.101     ; 5.193     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.086     ; 5.178     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.528     ; 5.620     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.479     ; 8.343     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.473     ; 4.586     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.086     ; 5.178     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.671     ; 4.746     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.509     ; 5.601     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.707     ; 5.782     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.691     ; 5.766     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.707     ; 5.782     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.707     ; 5.782     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.726     ; 5.801     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.726     ; 5.801     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.421 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.421         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.421       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 26.676         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 8.630        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.038        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.696        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.312        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.678         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.581        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.097       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 32.48 MHz  ; 32.48 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 100.53 MHz ; 100.53 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 122.97 MHz ; 122.97 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 343.52 MHz ; 343.52 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 386.25 MHz ; 386.25 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.408 ; -216.296      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.070  ; -50.935       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.487   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.888   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.959   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.149 ; -0.193        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.397  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.400  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.400  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.179 ; -194.032      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5.829  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.987  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.962 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.014 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.088 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.672 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.362 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.715 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.718 ; 0.000         ;
; sys_clk                                                   ; 9.835 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -15.408 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.164     ;
; -15.330 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.086     ;
; -15.318 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.074     ;
; -15.291 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.047     ;
; -15.282 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.038     ;
; -15.263 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 31.019     ;
; -15.213 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.969     ;
; -15.204 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.960     ;
; -15.201 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.957     ;
; -15.200 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.956     ;
; -15.192 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.948     ;
; -15.157 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.913     ;
; -15.156 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.912     ;
; -15.154 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.910     ;
; -15.146 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.902     ;
; -15.138 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.894     ;
; -15.137 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.893     ;
; -15.083 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.839     ;
; -15.079 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.835     ;
; -15.078 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.834     ;
; -15.074 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.830     ;
; -15.067 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.823     ;
; -15.066 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.822     ;
; -15.037 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.793     ;
; -15.028 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.784     ;
; -15.021 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.777     ;
; -15.012 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.768     ;
; -15.012 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.768     ;
; -15.011 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.767     ;
; -14.953 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.709     ;
; -14.949 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.705     ;
; -14.949 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.705     ;
; -14.948 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.704     ;
; -14.906 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.662     ;
; -14.903 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.659     ;
; -14.902 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.658     ;
; -14.887 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.643     ;
; -14.887 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.643     ;
; -14.886 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.642     ;
; -14.836 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.592     ;
; -14.832 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.588     ;
; -14.827 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.583     ;
; -14.823 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.579     ;
; -14.789 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.545     ;
; -14.780 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.536     ;
; -14.775 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.531     ;
; -14.770 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.526     ;
; -14.761 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.517     ;
; -14.761 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.517     ;
; -14.702 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.458     ;
; -14.701 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.457     ;
; -14.698 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.454     ;
; -14.697 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.453     ;
; -14.658 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.414     ;
; -14.655 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.411     ;
; -14.654 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.410     ;
; -14.649 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.405     ;
; -14.644 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.400     ;
; -14.636 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.392     ;
; -14.635 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.391     ;
; -14.635 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.391     ;
; -14.609 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.365     ;
; -14.555 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.311     ;
; -14.524 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.280     ;
; -14.523 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.279     ;
; -14.510 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.266     ;
; -14.509 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.265     ;
; -14.492 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.248     ;
; -14.483 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.239     ;
; -14.477 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.233     ;
; -14.465 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.221     ;
; -14.410 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.166     ;
; -14.358 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.114     ;
; -14.357 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.113     ;
; -14.347 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.103     ;
; -14.301 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.057     ;
; -14.285 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 30.041     ;
; -14.279 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 30.049     ;
; -14.201 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.971     ;
; -14.189 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.959     ;
; -14.134 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.904     ;
; -14.100 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.856     ;
; -14.096 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.852     ;
; -14.071 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.841     ;
; -14.053 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.809     ;
; -14.034 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.790     ;
; -14.025 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.795     ;
; -14.009 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.779     ;
; -13.922 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.678     ;
; -13.908 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.664     ;
; -13.868 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.624     ;
; -13.824 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.594     ;
; -13.820 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.590     ;
; -13.790 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.546     ;
; -13.778 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.534     ;
; -13.777 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.547     ;
; -13.758 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.384      ; 29.528     ;
; -13.756 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.512     ;
; -13.723 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.479     ;
; -13.660 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.370      ; 29.416     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.070 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.988      ;
; -3.069 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.987      ;
; -3.066 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.984      ;
; -3.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.565      ;
; -3.026 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 2.986      ;
; -2.867 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.832      ;
; -2.867 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.832      ;
; -2.866 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.831      ;
; -2.865 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.830      ;
; -2.864 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.829      ;
; -2.863 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.828      ;
; -2.859 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.824      ;
; -2.857 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.822      ;
; -2.856 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.821      ;
; -2.855 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.820      ;
; -2.853 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.818      ;
; -2.762 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.680      ;
; -2.761 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.679      ;
; -2.758 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.730     ; 2.676      ;
; -2.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.232      ;
; -2.718 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 2.678      ;
; -2.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.160      ;
; -2.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.150      ;
; -2.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.107      ;
; -2.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.103      ;
; -2.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.096      ;
; -2.559 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.524      ;
; -2.559 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.524      ;
; -2.558 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.523      ;
; -2.557 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.522      ;
; -2.556 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.521      ;
; -2.555 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.520      ;
; -2.551 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.516      ;
; -2.549 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.514      ;
; -2.548 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.513      ;
; -2.547 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.512      ;
; -2.545 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.683     ; 2.510      ;
; -2.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.045      ;
; -2.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 1.986      ;
; -2.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 1.882      ;
; -2.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 1.775      ;
; -1.463 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 0.977      ;
; -1.300 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 0.814      ;
; 1.868  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.057      ;
; 2.012  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.913      ;
; 2.097  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.828      ;
; 2.266  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.659      ;
; 2.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.568      ;
; 2.534  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.387      ;
; 2.536  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.377      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.344      ;
; 2.586  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.343      ;
; 2.588  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.337      ;
; 2.594  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.335      ;
; 2.604  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.321      ;
; 2.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.282      ;
; 2.678  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.243      ;
; 2.680  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.241      ;
; 2.688  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.233      ;
; 2.699  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.226      ;
; 2.729  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.200      ;
; 2.730  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.199      ;
; 2.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.193      ;
; 2.738  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.191      ;
; 2.769  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.152      ;
; 2.771  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.150      ;
; 2.779  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.142      ;
; 2.780  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.141      ;
; 2.782  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.139      ;
; 2.783  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.138      ;
; 2.790  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.131      ;
; 2.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.115      ;
; 2.815  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.114      ;
; 2.823  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.106      ;
; 2.847  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.074      ;
; 2.849  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.072      ;
; 2.857  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.064      ;
; 2.874  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.047      ;
; 2.882  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.043      ;
; 2.885  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.036      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.982      ;
; 2.952  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.969      ;
; 2.962  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.959      ;
; 2.963  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.958      ;
; 2.964  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.957      ;
; 2.965  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.956      ;
; 2.972  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.949      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.948      ;
; 2.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.946      ;
; 2.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.945      ;
; 2.986  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.943      ;
; 2.988  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.941      ;
; 2.992  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.937      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
; 3.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.895      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.487 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.519      ;
; 0.491 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.515      ;
; 0.492 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.514      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.499      ;
; 0.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.494      ;
; 0.514 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.493      ;
; 0.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.333      ;
; 0.677 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.329      ;
; 0.678 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.328      ;
; 0.694 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.313      ;
; 0.699 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.308      ;
; 0.700 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.307      ;
; 0.717 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.293      ;
; 0.717 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.293      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.292      ;
; 0.770 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.237      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.206      ;
; 0.808 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.200      ;
; 0.825 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.181      ;
; 0.829 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.177      ;
; 0.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.176      ;
; 0.846 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.161      ;
; 0.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.158      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.156      ;
; 0.851 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.156      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.155      ;
; 0.879 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.702      ;
; 0.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.113      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.107      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.107      ;
; 0.904 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 2.106      ;
; 0.919 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.662      ;
; 0.956 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.051      ;
; 0.979 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.891      ;
; 0.987 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.020      ;
; 0.994 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.014      ;
; 1.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.972      ;
; 1.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.842      ;
; 1.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.970      ;
; 1.055 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.955      ;
; 1.055 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.955      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.954      ;
; 1.063 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.942      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.940      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.937      ;
; 1.070 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.935      ;
; 1.071 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.934      ;
; 1.081 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.927      ;
; 1.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.788      ;
; 1.108 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.899      ;
; 1.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.893      ;
; 1.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.739      ;
; 1.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.868      ;
; 1.146 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.862      ;
; 1.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.432      ;
; 1.158 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.852      ;
; 1.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.848      ;
; 1.161 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.846      ;
; 1.161 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.846      ;
; 1.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.845      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.422      ;
; 1.179 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.408      ;
; 1.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.820      ;
; 1.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.818      ;
; 1.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.392      ;
; 1.200 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.387      ;
; 1.219 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.368      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.775      ;
; 1.243 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.767      ;
; 1.249 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.756      ;
; 1.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.754      ;
; 1.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.757      ;
; 1.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.751      ;
; 1.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.749      ;
; 1.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.748      ;
; 1.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.558      ;
; 1.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.545      ;
; 1.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.662      ;
; 1.347 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.660      ;
; 1.347 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.660      ;
; 1.348 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.659      ;
; 1.354 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.653      ;
; 1.367 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.640      ;
; 1.369 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.638      ;
; 1.377 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.630      ;
; 1.379 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.628      ;
; 1.391 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.614      ;
; 1.393 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.612      ;
; 1.400 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.162     ; 1.516      ;
; 1.402 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.515      ;
; 1.406 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.599      ;
; 1.408 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.597      ;
; 1.409 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.596      ;
; 1.417 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.590      ;
; 1.421 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.455      ;
; 1.434 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.442      ;
; 1.438 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.570      ;
; 1.450 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.558      ;
; 1.461 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.549      ;
; 1.473 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.068     ; 1.537      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.888  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.961      ;
; 6.089  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.760      ;
; 6.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.628      ;
; 6.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.364      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 2.877      ;
; 7.043  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.812      ;
; 7.154  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.701      ;
; 7.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.518      ;
; 7.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.518      ;
; 7.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.518      ;
; 7.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.518      ;
; 7.393  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.462      ;
; 7.397  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.458      ;
; 7.425  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.430      ;
; 7.472  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.383      ;
; 7.525  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.326      ;
; 7.545  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.306      ;
; 7.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 2.039      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.903      ;
; 7.961  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 1.896      ;
; 8.170  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.680      ;
; 8.199  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 1.658      ;
; 8.478  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.374      ;
; 8.496  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 1.353      ;
; 8.530  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.320      ;
; 8.635  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.215      ;
; 8.676  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.174      ;
; 8.681  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.169      ;
; 8.693  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.157      ;
; 8.812  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.038      ;
; 8.812  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.038      ;
; 8.813  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.037      ;
; 8.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.009      ;
; 8.847  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.003      ;
; 8.848  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.002      ;
; 8.848  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.002      ;
; 10.053 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.865      ;
; 10.053 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.865      ;
; 10.210 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.708      ;
; 10.210 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.708      ;
; 10.298 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.620      ;
; 10.298 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.620      ;
; 10.385 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.533      ;
; 10.385 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.533      ;
; 10.507 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.433      ;
; 10.507 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.433      ;
; 10.507 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.433      ;
; 10.507 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.433      ;
; 10.507 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.433      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.617 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.319      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.655 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.285      ;
; 10.664 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.276      ;
; 10.664 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.276      ;
; 10.664 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.276      ;
; 10.664 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.276      ;
; 10.664 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.276      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.188      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.188      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.188      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.188      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 9.188      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
; 10.774 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 9.162      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.175     ; 2.868      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 7.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.174     ; 2.509      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.840      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.832      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.753      ;
; 17.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.738      ;
; 17.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.670      ;
; 17.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.614      ;
; 17.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.611      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.595      ;
; 17.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.558      ;
; 17.375 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.555      ;
; 17.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.527      ;
; 17.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.471      ;
; 17.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.469      ;
; 17.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.458      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.453      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.420      ;
; 17.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.415      ;
; 17.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.413      ;
; 17.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.329      ;
; 17.602 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.326      ;
; 17.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.326      ;
; 17.614 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.316      ;
; 17.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.304      ;
; 17.640 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.290      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.277      ;
; 17.653 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.275      ;
; 17.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.219      ;
; 17.721 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.209      ;
; 17.730 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.198      ;
; 17.738 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.190      ;
; 17.753 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.177      ;
; 17.760 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.170      ;
; 17.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.165      ;
; 17.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.158      ;
; 17.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.150      ;
; 17.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.138      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.322      ;
; -0.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.427      ;
; 0.167  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.638      ;
; 0.192  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.663      ;
; 0.223  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.694      ;
; 0.236  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.707      ;
; 0.359  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.830      ;
; 0.372  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.843      ;
; 0.387  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.858      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.407  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.878      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.447  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.448  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.715      ;
; 0.472  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.474  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.474  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.742      ;
; 0.475  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.475  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.477  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.477  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.480  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.487  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.490  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.491  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.497  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.078      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.101      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.101      ;
; 0.542  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.118      ;
; 0.576  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.584  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.852      ;
; 0.585  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.614  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.616  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.621  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.621  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.623  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.630  ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.632  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.103      ;
; 0.633  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.633  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.637  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.639  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.655  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.660  ; pipe_gen:u_pipe_gen|pipe1_x[9]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[9]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.929      ;
; 0.669  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.937      ;
; 0.673  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.927      ;
; 0.677  ; pipe_gen:u_pipe_gen|pipe1_x[8]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[8]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.946      ;
; 0.682  ; pipe_gen:u_pipe_gen|pipe1_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694  ; pipe_gen:u_pipe_gen|pipe1_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; collision_det:u_collision_det|collision                                                                                                                                ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.701  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.970      ;
; 0.701  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.703  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.710  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.397 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.050      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.057      ;
; 0.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.057      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.063      ;
; 0.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.068      ;
; 0.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.067      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.086      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.090      ;
; 0.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.092      ;
; 0.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.094      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.106      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.460 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.727      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.120      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.128      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.096      ;
; 0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.129      ;
; 0.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.141      ;
; 0.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.880      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.908      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.937      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.938      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.939      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.329      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.335      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.343      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.068      ;
; 0.416 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.426 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.080      ;
; 0.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.083      ;
; 0.433 ; pipe_load_addr[0]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.088      ;
; 0.438 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.086      ;
; 0.439 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.094      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.715      ;
; 0.456 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.724      ;
; 0.466 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.127      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.132      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.131      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.130      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.138      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.488 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.143      ;
; 0.490 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.762      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.148      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.778      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.780      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.780      ;
; 0.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.785      ;
; 0.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.785      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.609 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.612 ; pipe_load_addr[5]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.267      ;
; 0.613 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.881      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.622 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.891      ;
; 0.622 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.891      ;
; 0.628 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.897      ;
; 0.628 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.897      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.897      ;
; 0.651 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.920      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.918      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.919      ;
; 0.653 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.922      ;
; 0.653 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.922      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.922      ;
; 0.660 ; pipe_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.315      ;
; 0.661 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.929      ;
; 0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.932      ;
; 0.666 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.936      ;
; 0.669 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.324      ;
; 0.672 ; pipe_load_addr[6]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.337      ;
; 0.675 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.943      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.945      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.945      ;
; 0.682 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.337      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.950      ;
; 0.685 ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.952      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.742      ;
; 0.597 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.864      ;
; 0.610 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.878      ;
; 0.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.889      ;
; 0.666 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.934      ;
; 0.674 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.942      ;
; 0.689 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.965      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.981      ;
; 0.719 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.988      ;
; 0.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.000      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.025      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.026      ;
; 0.759 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.027      ;
; 0.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.089      ;
; 0.907 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.174      ;
; 0.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.231      ;
; 0.981 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.249      ;
; 1.009 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.276      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.283      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.284      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.284      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.288      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.298      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.300      ;
; 1.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.313      ;
; 1.050 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.319      ;
; 1.055 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.323      ;
; 1.059 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.328      ;
; 1.065 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.333      ;
; 1.067 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.334      ;
; 1.088 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.357      ;
; 1.091 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.359      ;
; 1.094 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.361      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.371      ;
; 1.103 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.372      ;
; 1.104 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.373      ;
; 1.104 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.373      ;
; 1.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.374      ;
; 1.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.374      ;
; 1.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.375      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.376      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.376      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.375      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.375      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.377      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.378      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.379      ;
; 1.111 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.380      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.381      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.381      ;
; 1.113 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.382      ;
; 1.113 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.380      ;
; 1.114 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.382      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.382      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.384      ;
; 1.128 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.395      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.405      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.406      ;
; 1.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.406      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.485 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.496 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.867      ;
; 0.502 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.770      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.880      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.879      ;
; 0.510 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.881      ;
; 0.510 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.881      ;
; 0.512 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.883      ;
; 0.512 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.882      ;
; 0.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.884      ;
; 0.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.885      ;
; 0.517 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.887      ;
; 0.517 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.888      ;
; 0.520 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.890      ;
; 0.541 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.911      ;
; 0.544 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 0.916      ;
; 0.587 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.958      ;
; 0.590 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.961      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.870      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.980      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.951      ;
; 0.686 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.007      ;
; 0.747 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.115      ;
; 0.751 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.020      ;
; 0.752 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.021      ;
; 0.753 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.022      ;
; 0.758 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.130      ;
; 0.760 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.029      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.030      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.030      ;
; 0.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.147      ;
; 0.785 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.051      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.054      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.069      ;
; 0.803 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.072      ;
; 0.811 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.078      ;
; 0.843 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.113      ;
; 0.865 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.134      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.136      ;
; 0.890 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.156      ; 1.257      ;
; 0.908 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.175      ;
; 0.938 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.158      ; 1.307      ;
; 0.946 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.156      ; 1.313      ;
; 0.946 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.214      ;
; 0.950 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.219      ;
; 0.958 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.227      ;
; 0.958 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.227      ;
; 0.959 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.228      ;
; 0.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.240      ;
; 0.975 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.244      ;
; 0.977 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.247      ;
; 0.980 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.249      ;
; 0.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.259      ;
; 0.991 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.260      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.260      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.261      ;
; 1.003 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.273      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.275      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.274      ;
; 1.021 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.285      ;
; 1.031 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.300      ;
; 1.043 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.312      ;
; 1.060 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.331      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.226      ;
; 1.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.351      ;
; 1.081 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.238      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.258      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.265      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.258      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.258      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.258      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.266      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.263      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.266      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.264      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.258      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.268      ;
; -2.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.268      ;
; -2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.258      ;
; -2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.258      ;
; -2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.258      ;
; -2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.258      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.455      ; 3.262      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.255      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.137      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.144      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.137      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.137      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.137      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.145      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.142      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.145      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.143      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.439      ; 3.137      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.147      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.147      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.137      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.137      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.137      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.137      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.455      ; 3.141      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.134      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.096      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 5.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.975      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.854      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.727      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.718      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.711      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.606      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.597      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.590      ;
; 6.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.456      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 5.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.854      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.689      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.456      ;
; 6.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.341      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.291      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.284      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.283      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.283      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 3.288      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.283      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.283      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.281      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.282      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.283      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
; 6.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.294      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.433      ;
; 0.984 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.408      ; 2.764      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.457      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.457      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.457      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.479      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.761      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.542      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.549      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.549      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.549      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.549      ;
; 1.084 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.407      ; 2.863      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.408      ; 2.873      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.566      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.566      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.566      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.129      ; 2.588      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.593      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.593      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.593      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.593      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.593      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.860      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.401      ; 2.870      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.658      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.658      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.658      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.658      ;
; 1.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.407      ; 2.972      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.702      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.702      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.702      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.702      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.702      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.400      ; 2.969      ;
; 1.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.834      ;
; 1.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.834      ;
; 1.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.834      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.393      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.393      ;
; 2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.459      ;
; 2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.459      ;
; 2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.459      ;
; 2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.459      ;
; 2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.459      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.555      ;
; 2.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.625      ;
; 2.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.730      ;
; 2.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.730      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.796      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.796      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.796      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.796      ;
; 2.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 2.796      ;
; 2.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.857      ;
; 2.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.857      ;
; 2.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.857      ;
; 2.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.857      ;
; 2.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.857      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.855      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 2.847      ;
; 2.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 2.847      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.846      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.854      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.855      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.856      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.165      ; 2.843      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
; 2.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.870      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.353      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.697      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.393      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.704      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.694      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.701      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.459      ;
; 2.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.479      ;
; 2.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.479      ;
; 2.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.479      ;
; 2.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.479      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.539      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.588      ;
; 2.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.588      ;
; 2.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.588      ;
; 2.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.588      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.593      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.625      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.658      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.690      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.690      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.690      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                          ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                         ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6]                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                   ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                   ;
; 7.364 ; 7.580        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                   ;
; 7.374 ; 7.590        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[8]                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[1]                                                          ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[0]                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[0]                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[3]   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; internal_frame_en                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[0]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[10]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[11]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[12]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[13]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[14]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[15]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[2]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[3]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[4]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[5]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[6]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[7]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[8]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[9]                                                          ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[6] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                       ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[14]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                                       ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                                       ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[3]|clk                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_start_en                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.000                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.001                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.010                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.011                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[0]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[10]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[11]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[12]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[13]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[14]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[15]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[1]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[2]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[3]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[4]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[5]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[6]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[7]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[8]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[9]                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.624  ; 4.700  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.624  ; 4.700  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.161  ; 4.257  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.260  ; 4.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.161  ; 4.236  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.119  ; 4.210  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.782  ; 3.917  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.087  ; 4.196  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.317  ; 4.438  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.509  ; 4.556  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.126  ; 4.215  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.227  ; 4.291  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.149  ; 4.227  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.176  ; 4.258  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.117  ; 4.212  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.157  ; 4.236  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.317  ; 4.436  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 4.707  ; 5.227  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -4.318 ; -4.154 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.729  ; 0.980  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.089 ; -3.210 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -3.911 ; -3.987 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -3.453 ; -3.536 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -3.563 ; -3.696 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -3.452 ; -3.515 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -3.412 ; -3.491 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.089 ; -3.210 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -3.379 ; -3.478 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -3.618 ; -3.735 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -3.787 ; -3.823 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -3.419 ; -3.496 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -3.516 ; -3.569 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.441 ; -3.507 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -3.467 ; -3.537 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.410 ; -3.492 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -3.450 ; -3.516 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -3.619 ; -3.733 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -3.926 ; -4.469 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 6.514  ; 6.411  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.197 ; -0.450 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.037  ; 7.102  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.317  ; 5.656  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.927  ; 5.195  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.935  ; 5.227  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.925  ; 5.223  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.894  ; 5.169  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.353  ; 5.632  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.478  ; 4.695  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.030  ; 5.292  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.787  ; 4.987  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.766  ; 4.968  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.037  ; 7.102  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.737  ; 4.936  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.732  ; 4.941  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.552  ; 4.776  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.552  ; 4.776  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.272  ; 4.469  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.435  ; 4.599  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.972  ; 3.920  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.936  ; 4.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 6.752  ; 6.743  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.813  ; 4.585  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.820  ; 4.578  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.753  ; 4.518  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.736  ; 4.508  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.373  ; 4.197  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.752  ; 6.743  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.869  ; 4.624  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.778  ; 4.553  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.918  ; 4.712  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.017  ; 3.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.206  ; 4.079  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.209  ; 4.095  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.209  ; 4.079  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.227  ; 4.098  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.595  ; 4.403  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.535  ; 4.376  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.183  ; 4.354  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.014  ; 4.139  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.927  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.785  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.137  ; 7.055  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.849  ; 6.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.334  ; 5.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 10.288 ; 10.401 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 7.815  ; 7.595  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 7.766  ; 7.494  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 9.997  ; 9.586  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 7.671  ; 7.495  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.023  ; 7.758  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.063  ; 7.830  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 10.288 ; 10.401 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.239  ; 5.558  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.239  ; 5.558  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.127  ; 5.455  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.002  ; 5.078  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.764  ; 4.851  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.913  ; 5.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.030  ; 5.356  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.010 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.612 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 11.162 ; 11.275 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 8.689  ; 8.451  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 8.640  ; 8.358  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 10.871 ; 10.460 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 8.545  ; 8.369  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 8.897  ; 8.587  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 8.906  ; 8.704  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 11.162 ; 11.275 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.958  ; 3.916  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.946  ; 3.904  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.936  ; 3.894  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.926  ; 3.885  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.914  ; 3.873  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.904  ; 3.863  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.944  ; 4.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.752  ; 5.079  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.376  ; 4.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.384  ; 4.666  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.375  ; 4.663  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.346  ; 4.611  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.787  ; 5.057  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 3.944  ; 4.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.480  ; 4.732  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.247  ; 4.440  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.226  ; 4.421  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 6.498  ; 6.555  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.199  ; 4.390  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.193  ; 4.395  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 3.745  ; 3.935  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.014  ; 4.230  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 3.745  ; 3.935  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 3.909  ; 4.067  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.464  ; 3.413  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.425  ; 3.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.501  ; 3.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.269  ; 4.049  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.272  ; 4.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.207  ; 3.981  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.191  ; 3.971  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 3.843  ; 3.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.220  ; 6.216  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.322  ; 4.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.232  ; 4.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.373  ; 4.174  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.501  ; 3.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 3.689  ; 3.566  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 3.692  ; 3.581  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 3.692  ; 3.567  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.709  ; 3.584  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.063  ; 3.877  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.006  ; 3.851  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 3.659  ; 3.825  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.497  ; 3.618  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.466  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.329  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.417  ; 6.351  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 5.495  ; 5.139  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 5.449  ; 5.048  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 4.818  ; 4.610  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 4.964  ; 4.747  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 4.931  ; 4.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 7.123  ; 6.622  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 4.818  ; 4.610  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 5.160  ; 4.935  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 5.224  ; 4.977  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 7.416  ; 7.538  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 3.965  ; 4.197  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 4.430  ; 4.723  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 4.382  ; 4.666  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.118  ; 4.358  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 3.965  ; 4.197  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.200  ; 4.310  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.365  ; 4.528  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 14.472 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.088 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.262  ; 6.049  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 6.408  ; 6.186  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 6.375  ; 6.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 8.517  ; 8.257  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 6.262  ; 6.049  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 6.770  ; 6.329  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 6.832  ; 6.371  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 8.855  ; 8.982  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.656  ; 3.614  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.644  ; 3.602  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.627  ; 3.585  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.615  ; 3.573  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.916 ; 4.809 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.916 ; 4.809 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.195 ; 5.098 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.578 ; 5.481 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.564 ; 5.467 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.028 ; 5.931 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.309 ; 8.380 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.916 ; 4.809 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.564 ; 5.467 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.030 ; 4.941 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.004 ; 5.907 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.167 ; 6.078 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.152 ; 6.063 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.167 ; 6.078 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.167 ; 6.078 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.191 ; 6.102 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.191 ; 6.102 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.353 ; 4.246 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.353 ; 4.246 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.663 ; 4.566 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.031 ; 4.934 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.017 ; 4.920 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.462 ; 5.365 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.746 ; 7.817 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.353 ; 4.246 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.017 ; 4.920 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.511 ; 4.422 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.440 ; 5.343 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.603 ; 5.514 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.588 ; 5.499 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.603 ; 5.514 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.603 ; 5.514 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.625 ; 5.536 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.625 ; 5.536 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.638     ; 4.745     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.638     ; 4.745     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.833     ; 4.930     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.175     ; 5.272     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.159     ; 5.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.579     ; 5.676     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.032     ; 7.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.638     ; 4.745     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.159     ; 5.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.760     ; 4.849     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.562     ; 5.659     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.733     ; 5.822     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.719     ; 5.808     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.733     ; 5.822     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.733     ; 5.822     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.750     ; 5.839     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.750     ; 5.839     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.082     ; 4.189     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.082     ; 4.189     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.311     ; 4.408     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.640     ; 4.737     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.625     ; 4.722     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.027     ; 5.124     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.483     ; 7.412     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.082     ; 4.189     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.625     ; 4.722     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.248     ; 4.337     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.012     ; 5.109     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.183     ; 5.272     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.169     ; 5.258     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.183     ; 5.272     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.183     ; 5.272     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.198     ; 5.287     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.198     ; 5.287     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.516 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.516         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.516       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.907         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.693        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.214       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 27.444         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 8.723        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.134        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.888        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.699        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -1.255 ; -20.682       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.276 ; -0.399        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.895  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 8.068  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 8.572  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.334 ; -0.616        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.145  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.154  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.186  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.647 ; -52.203       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 7.943  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 8.027  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.220 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.933 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.996 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.076 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.734 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.427 ; 0.000         ;
; sys_clk                                                   ; 9.423 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.732 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.798 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 1.180      ;
; -1.229 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.330      ;
; -1.228 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.329      ;
; -1.225 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.326      ;
; -1.199 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.315      ;
; -1.181 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.297      ;
; -1.180 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.296      ;
; -1.179 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.295      ;
; -1.179 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.295      ;
; -1.178 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.294      ;
; -1.177 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.293      ;
; -1.174 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.290      ;
; -1.171 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.287      ;
; -1.170 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.286      ;
; -1.168 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.284      ;
; -1.166 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.282      ;
; -1.100 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.201      ;
; -1.099 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.200      ;
; -1.096 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.532     ; 1.197      ;
; -1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 1.021      ;
; -1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 1.015      ;
; -1.072 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.998      ;
; -1.070 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.186      ;
; -1.052 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.168      ;
; -1.051 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.167      ;
; -1.050 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.166      ;
; -1.050 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.166      ;
; -1.049 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.165      ;
; -1.048 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.164      ;
; -1.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 0.971      ;
; -1.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.972      ;
; -1.045 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.161      ;
; -1.042 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.158      ;
; -1.041 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.157      ;
; -1.039 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.155      ;
; -1.037 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.153      ;
; -1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 0.951      ;
; -1.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.940      ;
; -0.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 0.892      ;
; -0.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 0.857      ;
; -0.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.812      ;
; -0.528 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.454      ;
; -0.442 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.368      ;
; 6.285  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.662      ;
; 6.354  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.593      ;
; 6.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.553      ;
; 6.402  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.538      ;
; 6.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.493      ;
; 6.588  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.359      ;
; 6.607  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.343      ;
; 6.608  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.342      ;
; 6.609  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.335      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.334      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.334      ;
; 6.611  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.333      ;
; 6.614  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.333      ;
; 6.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.335      ;
; 6.619  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.325      ;
; 6.620  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.324      ;
; 6.644  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.303      ;
; 6.657  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.287      ;
; 6.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.286      ;
; 6.667  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.277      ;
; 6.668  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.276      ;
; 6.669  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.278      ;
; 6.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.274      ;
; 6.677  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.273      ;
; 6.677  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.267      ;
; 6.680  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.264      ;
; 6.681  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.263      ;
; 6.684  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.266      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.254      ;
; 6.715  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.229      ;
; 6.716  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.234      ;
; 6.717  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.233      ;
; 6.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.227      ;
; 6.724  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.219      ;
; 6.724  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.226      ;
; 6.725  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.218      ;
; 6.728  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.216      ;
; 6.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.211      ;
; 6.767  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.177      ;
; 6.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.176      ;
; 6.776  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.174      ;
; 6.777  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.167      ;
; 6.778  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.159      ;
; 6.779  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.158      ;
; 6.784  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.166      ;
; 6.785  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.165      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.163      ;
; 6.788  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.149      ;
; 6.793  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.151      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.150      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.147      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.243      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.153      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.090      ;
; -0.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.030      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.014      ;
; -0.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.012      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.992      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.982      ;
; -0.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.975      ;
; 0.000  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.967      ;
; 0.266  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.701      ;
; 0.928  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.596     ;
; 0.935  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.589     ;
; 0.971  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.553     ;
; 0.976  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.548     ;
; 0.976  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.548     ;
; 0.978  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.546     ;
; 0.983  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.541     ;
; 0.983  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.541     ;
; 0.991  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.533     ;
; 1.003  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.521     ;
; 1.034  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.490     ;
; 1.039  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.485     ;
; 1.039  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.485     ;
; 1.044  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.480     ;
; 1.046  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.478     ;
; 1.051  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.473     ;
; 1.051  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.473     ;
; 1.051  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.473     ;
; 1.059  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.465     ;
; 1.067  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.457     ;
; 1.073  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.451     ;
; 1.074  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.450     ;
; 1.080  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.444     ;
; 1.102  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.422     ;
; 1.107  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.417     ;
; 1.107  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.417     ;
; 1.107  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.417     ;
; 1.119  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.405     ;
; 1.130  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.394     ;
; 1.136  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.388     ;
; 1.142  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.382     ;
; 1.148  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.376     ;
; 1.175  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.349     ;
; 1.180  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.344     ;
; 1.181  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.343     ;
; 1.187  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.337     ;
; 1.188  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.336     ;
; 1.198  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.326     ;
; 1.199  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.325     ;
; 1.204  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.320     ;
; 1.206  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.318     ;
; 1.209  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.315     ;
; 1.216  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.308     ;
; 1.243  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.281     ;
; 1.244  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.280     ;
; 1.249  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.275     ;
; 1.255  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.269     ;
; 1.256  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.268     ;
; 1.256  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.268     ;
; 1.262  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.262     ;
; 1.270  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.254     ;
; 1.272  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.252     ;
; 1.274  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.250     ;
; 1.277  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.247     ;
; 1.284  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.240     ;
; 1.286  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.238     ;
; 1.311  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.213     ;
; 1.312  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.212     ;
; 1.312  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.212     ;
; 1.324  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.200     ;
; 1.329  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.195     ;
; 1.330  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.194     ;
; 1.330  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.194     ;
; 1.333  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.191     ;
; 1.334  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.190     ;
; 1.334  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.190     ;
; 1.337  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.187     ;
; 1.340  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.184     ;
; 1.345  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.179     ;
; 1.380  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.144     ;
; 1.393  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.131     ;
; 1.401  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.123     ;
; 1.402  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.122     ;
; 1.405  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.119     ;
; 1.424  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 14.109     ;
; 1.425  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.099     ;
; 1.431  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.093     ;
; 1.461  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 14.063     ;
; 1.467  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 14.066     ;
; 1.472  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 14.061     ;
; 1.472  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 14.061     ;
; 1.538  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 13.986     ;
; 1.539  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 13.985     ;
; 1.540  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 13.993     ;
; 1.557  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 13.967     ;
; 1.563  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 13.970     ;
; 1.567  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 13.957     ;
; 1.569  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.162      ; 13.964     ;
; 1.607  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.153      ; 13.917     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.133      ;
; 1.900 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.128      ;
; 1.900 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.128      ;
; 1.929 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.100      ;
; 1.930 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.099      ;
; 1.932 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.097      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.043      ;
; 1.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.038      ;
; 1.994 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.034      ;
; 1.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.029      ;
; 2.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.024      ;
; 2.008 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.020      ;
; 2.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 1.017      ;
; 2.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 1.017      ;
; 2.016 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 1.016      ;
; 2.016 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.013      ;
; 2.017 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.012      ;
; 2.018 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.011      ;
; 2.028 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.000      ;
; 2.030 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.999      ;
; 2.031 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.998      ;
; 2.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.997      ;
; 2.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.986      ;
; 2.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.785      ;
; 2.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.984      ;
; 2.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.969      ;
; 2.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.967      ;
; 2.064 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.767      ;
; 2.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.937      ;
; 2.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.928      ;
; 2.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.928      ;
; 2.105 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.927      ;
; 2.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.911      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.909      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.914      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.914      ;
; 2.119 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.913      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.906      ;
; 2.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.903      ;
; 2.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.903      ;
; 2.130 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.842      ;
; 2.133 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.839      ;
; 2.138 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.890      ;
; 2.145 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.883      ;
; 2.150 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.881      ;
; 2.152 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.876      ;
; 2.153 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.879      ;
; 2.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.878      ;
; 2.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.874      ;
; 2.157 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.871      ;
; 2.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.869      ;
; 2.164 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.867      ;
; 2.168 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.860      ;
; 2.171 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.857      ;
; 2.173 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.662      ;
; 2.175 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.661      ;
; 2.178 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.801      ;
; 2.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.798      ;
; 2.184 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.652      ;
; 2.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.839      ;
; 2.190 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.838      ;
; 2.190 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.838      ;
; 2.191 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.837      ;
; 2.191 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.644      ;
; 2.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.639      ;
; 2.202 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.634      ;
; 2.202 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.829      ;
; 2.216 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.815      ;
; 2.225 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.807      ;
; 2.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.795      ;
; 2.234 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.793      ;
; 2.237 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.790      ;
; 2.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.787      ;
; 2.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.787      ;
; 2.249 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.778      ;
; 2.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.776      ;
; 2.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.031     ; 0.779      ;
; 2.258 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.769      ;
; 2.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.770      ;
; 2.262 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.767      ;
; 2.262 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.765      ;
; 2.262 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.765      ;
; 2.268 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.089     ; 0.706      ;
; 2.272 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.757      ;
; 2.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.755      ;
; 2.276 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.088     ; 0.699      ;
; 2.276 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.754      ;
; 2.289 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.688      ;
; 2.289 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.742      ;
; 2.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.685      ;
; 2.299 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.678      ;
; 2.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.675      ;
; 2.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.728      ;
; 2.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.724      ;
; 2.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.722      ;
; 2.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.722      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.723      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.721      ;
; 2.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.710      ;
; 2.320 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.708      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.068  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.837      ;
; 8.157  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.748      ;
; 8.203  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.702      ;
; 8.343  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.562      ;
; 8.619  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.290      ;
; 8.628  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.281      ;
; 8.649  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.260      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.193      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.193      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.193      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.193      ;
; 8.769  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.140      ;
; 8.781  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.125      ;
; 8.787  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.122      ;
; 8.790  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.119      ;
; 8.790  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.116      ;
; 8.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.099      ;
; 8.956  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.948      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.881      ;
; 9.047  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.861      ;
; 9.120  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.784      ;
; 9.161  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.747      ;
; 9.263  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.643      ;
; 9.266  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.639      ;
; 9.303  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.601      ;
; 9.366  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.538      ;
; 9.379  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.525      ;
; 9.382  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.522      ;
; 9.390  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.514      ;
; 9.432  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.472      ;
; 9.432  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.472      ;
; 9.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.471      ;
; 9.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.459      ;
; 9.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.459      ;
; 9.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.459      ;
; 9.446  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.458      ;
; 15.165 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.781      ;
; 15.165 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.781      ;
; 15.220 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.726      ;
; 15.220 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.726      ;
; 15.231 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.715      ;
; 15.231 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.715      ;
; 15.369 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.577      ;
; 15.369 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 4.577      ;
; 15.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.506      ;
; 15.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.506      ;
; 15.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.506      ;
; 15.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.506      ;
; 15.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.506      ;
; 15.509 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.451      ;
; 15.509 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.451      ;
; 15.509 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.451      ;
; 15.509 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.451      ;
; 15.509 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.451      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.517 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.442      ;
; 15.520 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.440      ;
; 15.520 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.440      ;
; 15.520 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.440      ;
; 15.520 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.440      ;
; 15.520 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.440      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.529 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 4.431      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
; 15.572 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 4.387      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.572  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.093     ; 1.322      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 1.136      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.323      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.322      ;
; 18.666 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.284      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.268      ;
; 18.684 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.266      ;
; 18.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.246      ;
; 18.730 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.220      ;
; 18.731 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.219      ;
; 18.761 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.189      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.176      ;
; 18.784 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.166      ;
; 18.787 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.163      ;
; 18.806 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.818 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.132      ;
; 18.822 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.128      ;
; 18.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.102      ;
; 18.851 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.100      ;
; 18.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.097      ;
; 18.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.097      ;
; 18.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.077      ;
; 18.895 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.055      ;
; 18.895 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.055      ;
; 18.903 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.047      ;
; 18.921 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.029      ;
; 18.926 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.024      ;
; 18.929 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.022      ;
; 18.931 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.020      ;
; 18.944 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.006      ;
; 18.952 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.998      ;
; 18.960 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.990      ;
; 18.977 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.973      ;
; 18.981 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.969      ;
; 18.985 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.965      ;
; 18.987 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.963      ;
; 19.002 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 0.949      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.599      ;
; -0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.651      ;
; -0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.739      ;
; -0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.740      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.752      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.758      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.806      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.806      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.806      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.814      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.908      ;
; 0.186  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.476      ;
; 0.196  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.208  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.209  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.494      ;
; 0.215  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.501      ;
; 0.219  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.222  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.252  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.258  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.268  ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279  ; pipe_gen:u_pipe_gen|pipe1_x[9]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[9]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.287  ; pipe_gen:u_pipe_gen|pipe1_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.290  ; pipe_gen:u_pipe_gen|pipe1_x[8]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[8]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.403      ;
; 0.293  ; pipe_gen:u_pipe_gen|pipe1_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe1_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; collision_det:u_collision_det|collision                                                                                                                                ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; collision_det:u_collision_det|collision                                                                                                                                ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.157 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.501      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.509      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.492      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.502      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.512      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.607      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.466      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.610      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.409      ;
; 0.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.614      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.620      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.481      ;
; 0.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.480      ;
; 0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.489      ;
; 0.166 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.496      ;
; 0.170 ; pipe_load_addr[0]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.499      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.508      ;
; 0.182 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.511      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.510      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.513      ;
; 0.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.339      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.351      ;
; 0.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.352      ;
; 0.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.353      ;
; 0.236 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.358      ;
; 0.255 ; pipe_load_addr[5]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.584      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.260 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.275 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; pipe_load_addr[6]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.610      ;
; 0.277 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; pipe_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.607      ;
; 0.278 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.609      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.607      ;
; 0.281 ; pipe_load_addr[0]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.610      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.611      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.611      ;
; 0.286 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.616      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.211 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.332      ;
; 0.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.386      ;
; 0.288 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.409      ;
; 0.291 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.412      ;
; 0.294 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.315 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.456      ;
; 0.382 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.503      ;
; 0.389 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.509      ;
; 0.418 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.539      ;
; 0.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.551      ;
; 0.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.561      ;
; 0.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.565      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.570      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.570      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.590      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.598      ;
; 0.485 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.606      ;
; 0.491 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.612      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.613      ;
; 0.495 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.617      ;
; 0.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.618      ;
; 0.497 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.619      ;
; 0.497 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.619      ;
; 0.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.620      ;
; 0.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.620      ;
; 0.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.621      ;
; 0.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.621      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.623      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.623      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.624      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.625      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.627      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.644      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.374      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.379      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.379      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.380      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.379      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.380      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.381      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.380      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.384      ;
; 0.200 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.385      ;
; 0.200 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.385      ;
; 0.208 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.392      ;
; 0.212 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.399      ;
; 0.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.220 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.415      ;
; 0.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.418      ;
; 0.242 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.427      ;
; 0.252 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.266 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.290 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.308 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.495      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.499      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.438      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.081      ; 0.499      ;
; 0.319 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.441      ;
; 0.324 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.446      ;
; 0.325 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.444      ;
; 0.325 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.333 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.455      ;
; 0.336 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.358 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.480      ;
; 0.368 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.490      ;
; 0.369 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.491      ;
; 0.370 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.552      ;
; 0.373 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.497      ;
; 0.387 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.506      ;
; 0.398 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.083      ; 0.581      ;
; 0.402 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.522      ;
; 0.403 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.585      ;
; 0.418 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.540      ;
; 0.423 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.545      ;
; 0.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.547      ;
; 0.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.547      ;
; 0.426 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.548      ;
; 0.427 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.549      ;
; 0.428 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.429 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.551      ;
; 0.430 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.552      ;
; 0.431 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.554      ;
; 0.431 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.553      ;
; 0.431 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.553      ;
; 0.432 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.554      ;
; 0.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.561      ;
; 0.444 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.561      ;
; 0.447 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.569      ;
; 0.449 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.571      ;
; 0.459 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.581      ;
; 0.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.589      ;
; 0.470 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.592      ;
; 0.476 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.598      ;
; 0.476 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.598      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.604      ;
; -0.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.604      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.594      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.602      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.594      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.594      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.594      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.601      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.600      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.594      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.605      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.605      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.593      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.594      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.594      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.594      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.594      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.600      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.531      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.524      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.532      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.524      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.524      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.524      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.533      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.533      ;
; -0.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.323      ; 1.524      ;
; -0.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.530      ;
; -0.574 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.533      ;
; -0.574 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.533      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.524      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.524      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.524      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.524      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.522      ;
; -0.568 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.529      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.004      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.885      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.875      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.828      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.822      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.819      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.710      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.709      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.703      ;
; 8.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.700      ;
; 8.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.700      ;
; 8.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.700      ;
; 8.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.700      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.875      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.109 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.791      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.675      ;
; 8.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.631      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.616      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.620      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.610      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.610      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.609      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.610      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.610      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.617      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.617      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.607      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.608      ;
; 8.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.610      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.611      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.606      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.612      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.612      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.612      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.612      ;
; 8.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.612      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.315      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.159      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.169      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.169      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.169      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.175      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.323      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.182      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.182      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.182      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.347      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.199      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.365      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.370      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.211      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.221      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.221      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.221      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.221      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.230      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.230      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.230      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.230      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.378      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.391      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.248      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.248      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.248      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.248      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.248      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.409      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.257      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.257      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.257      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.257      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.257      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 1.409      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.404      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.404      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.404      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.404      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.694      ; 1.403      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.694      ; 1.403      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.694      ; 1.403      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.126      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.126      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.169      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.169      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.169      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.169      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.169      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.235      ;
; 1.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.259      ;
; 1.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.259      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.258      ;
; 1.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.302      ;
; 1.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.302      ;
; 1.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.302      ;
; 1.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.302      ;
; 1.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.302      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.368      ;
; 1.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.391      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.400      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.419      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.412      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.412      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.422      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.421      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.422      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.422      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.422      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 0.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.117      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.293      ;
; 1.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.311      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.300      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.318      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.169      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.199      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.199      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.199      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.199      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.211      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.211      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.211      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.211      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.221      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.230      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.248      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.250      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.337 ; 1.521        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.337 ; 1.521        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                           ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                           ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                           ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                           ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~portb_address_reg0                                                             ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a13~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a7~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.460 ; 7.644        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[8]                                                                                                                                                  ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                                                                  ;
; 7.469 ; 7.653        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[0]                                                                                                                                                         ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[1]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[2]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[3]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[4]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[5]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[6]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[7]                                                                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[9]                                                                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[2]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[4]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[5]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[6]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[7]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[8]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[10]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[11]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[14]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[15]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_we_reg                                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a13~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a13~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a7~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a7~porta_we_reg                                                                    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_datain_reg0                                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_address_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_we_reg                                                                    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a13~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a2~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a3~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a7~porta_datain_reg0                                                               ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_datain_reg0                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                         ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                       ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.470  ; 3.248  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.470  ; 3.248  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.284  ; 3.043  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.326  ; 3.068  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.265  ; 3.022  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.252  ; 3.005  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 2.107  ; 2.841  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.260  ; 3.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.347  ; 3.090  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.441  ; 3.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 2.259  ; 3.011  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.294  ; 3.057  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.270  ; 3.021  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.282  ; 3.042  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.256  ; 3.010  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.268  ; 3.025  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.342  ; 3.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 2.663  ; 2.983  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -6.968 ; -6.284 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.412  ; 0.922  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.749 ; -2.470 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -2.104 ; -2.873 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -1.919 ; -2.665 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -1.963 ; -2.700 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -1.900 ; -2.644 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.888 ; -2.627 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.749 ; -2.470 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.897 ; -2.634 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -1.985 ; -2.721 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.070 ; -2.831 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.895 ; -2.634 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.929 ; -2.678 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.905 ; -2.643 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.917 ; -2.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.892 ; -2.633 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -1.904 ; -2.648 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.979 ; -2.716 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -2.261 ; -2.597 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 8.074  ; 7.349  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.144 ; -0.662 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.415  ; 4.020  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.817  ; 2.682  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.572  ; 2.469  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.575  ; 2.467  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.572  ; 2.464  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.566  ; 2.468  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.833  ; 2.686  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.308  ; 2.231  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.684  ; 2.505  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.549  ; 2.389  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.542  ; 2.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.415  ; 4.020  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.526  ; 2.365  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.519  ; 2.355  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.358  ; 2.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.358  ; 2.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.194  ; 2.118  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.343  ; 2.196  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.937  ; 2.048  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 2.000  ; 1.963  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.873  ; 4.248  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.301  ; 2.379  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.276  ; 2.373  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.241  ; 2.331  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.232  ; 2.325  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.075  ; 2.143  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.873  ; 4.248  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.315  ; 2.396  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.265  ; 2.357  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.347  ; 2.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.923  ; 1.971  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.022  ; 2.135  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.023  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.023  ; 2.136  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.023  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.187  ; 2.319  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.170  ; 2.308  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.141  ; 2.070  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 2.040  ; 1.982  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.586 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.543 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.488  ; 3.548  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 3.264  ; 3.345  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 3.035  ; 3.159  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.961  ; 5.623  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 3.768  ; 3.767  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 3.725  ; 3.769  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 4.743  ; 4.887  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 3.691  ; 3.686  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 3.856  ; 3.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 3.869  ; 3.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 5.961  ; 5.623  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.709  ; 2.669  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.709  ; 2.669  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.667  ; 2.637  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.598  ; 2.413  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.420  ; 2.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.522  ; 2.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.552  ; 2.592  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.335 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.559 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.455  ; 6.124  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 4.250  ; 4.276  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 4.171  ; 4.278  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 5.252  ; 5.392  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 4.180  ; 4.190  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 4.305  ; 4.362  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 4.378  ; 4.349  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 6.455  ; 6.124  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.150  ; 2.171  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.138  ; 2.159  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.128  ; 2.149  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.166  ; 2.187  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.154  ; 2.175  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.144  ; 2.165  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.037  ; 1.962  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.524  ; 2.394  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.288  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.290  ; 2.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.287  ; 2.184  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.283  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.540  ; 2.399  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.037  ; 1.962  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.403  ; 2.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.274  ; 2.118  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.267  ; 2.109  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.140  ; 3.749  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.251  ; 2.093  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.244  ; 2.084  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.926  ; 1.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.084  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.926  ; 1.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.075  ; 1.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.665  ; 1.712  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.028  ; 2.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.005  ; 2.098  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.971  ; 2.058  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.961  ; 2.051  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.811  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.608  ; 3.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.041  ; 2.119  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.994  ; 2.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.077  ; 2.229  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.665  ; 1.712  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.764  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.765  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.765  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.765  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.922  ; 2.053  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.906  ; 2.042  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.875  ; 1.806  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.776  ; 1.720  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.121  ; 3.192  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.558  ; 2.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.590  ; 2.727  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.249  ; 2.269  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.339  ; 2.355  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.328  ; 2.343  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.273  ; 3.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.249  ; 2.269  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.450  ; 2.434  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.473  ; 2.457  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.530  ; 4.209  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 1.994  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.315  ; 2.242  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.286  ; 2.219  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.134  ; 2.086  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 1.994  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.171  ; 2.040  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.239  ; 2.145  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.070 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.289 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.046  ; 3.073  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.135  ; 3.158  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.124  ; 3.146  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.138  ; 4.229  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.046  ; 3.073  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.206  ; 3.313  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.229  ; 3.334  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.333  ; 5.005  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.376 ; 2.349 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.376 ; 2.349 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.468 ; 2.448 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.639 ; 2.619 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.627 ; 2.607 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.845 ; 2.825 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.597 ; 4.873 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.376 ; 2.349 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.627 ; 2.607 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.438 ; 2.479 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.842 ; 2.822 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.931 ; 2.972 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.923 ; 2.964 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.931 ; 2.972 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.931 ; 2.972 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.933 ; 2.974 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.933 ; 2.974 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.100 ; 2.073 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.100 ; 2.073 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.195 ; 2.175 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.359 ; 2.339 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.347 ; 2.327 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.557 ; 2.537 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.310 ; 4.586 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.100 ; 2.073 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.347 ; 2.327 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.170 ; 2.211 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.554 ; 2.534 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.643 ; 2.684 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.636 ; 2.677 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.643 ; 2.684 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.643 ; 2.684 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.646 ; 2.687 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.646 ; 2.687 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.435     ; 2.462     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.435     ; 2.462     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.561     ; 2.581     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.757     ; 2.777     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.743     ; 2.763     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.992     ; 3.012     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.035     ; 4.759     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.435     ; 2.462     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.743     ; 2.763     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.573     ; 2.532     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.986     ; 3.006     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.136     ; 3.095     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.129     ; 3.088     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.136     ; 3.095     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.136     ; 3.095     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.142     ; 3.101     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.142     ; 3.101     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.156     ; 2.183     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.156     ; 2.183     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.283     ; 2.303     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.472     ; 2.492     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.458     ; 2.478     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.698     ; 2.718     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.741     ; 4.465     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.156     ; 2.183     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.458     ; 2.478     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.301     ; 2.260     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.691     ; 2.711     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.841     ; 2.800     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.835     ; 2.794     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.841     ; 2.800     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.841     ; 2.800     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.848     ; 2.807     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.848     ; 2.807     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.959 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.959         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.959       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 28.509         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 9.390        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 19.119       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 34.144         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.415        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.577        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 8.543        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 6.609        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -18.391  ; -0.334 ; -2.417   ; 0.220   ; 0.589               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.470   ; 0.145  ; 5.573    ; 0.996   ; 4.672               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.634    ; 0.154  ; 5.728    ; 0.933   ; 9.718               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.793    ; 0.186  ; N/A      ; N/A     ; 9.715               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -18.391  ; -0.334 ; -2.417   ; 0.220   ; 7.362               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.274    ; 0.187  ; N/A      ; N/A     ; 0.589               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                            ; -325.39  ; -0.616 ; -210.408 ; 0.0     ; 0.0                 ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -58.104  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -267.286 ; -0.616 ; -210.408 ; 0.000   ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.236  ; 5.482  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.236  ; 5.482  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.745  ; 5.000  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.869  ; 5.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.744  ; 4.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.703  ; 4.954  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.349  ; 4.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.678  ; 4.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.918  ; 5.177  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.110  ; 5.326  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.716  ; 4.954  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.812  ; 5.041  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.728  ; 4.967  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.759  ; 5.005  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.701  ; 4.951  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.741  ; 4.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.921  ; 5.179  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 5.353  ; 5.624  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.565 ; -3.303 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.844  ; 1.038  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.749 ; -2.470 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -2.104 ; -2.873 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -1.919 ; -2.665 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -1.963 ; -2.700 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -1.900 ; -2.644 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.888 ; -2.627 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.749 ; -2.470 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.897 ; -2.634 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -1.985 ; -2.721 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.070 ; -2.831 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.895 ; -2.634 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.929 ; -2.678 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.905 ; -2.643 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.917 ; -2.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.892 ; -2.633 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -1.904 ; -2.648 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.979 ; -2.716 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -2.261 ; -2.597 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 8.074  ; 7.349  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.144 ; -0.450 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.963  ; 7.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.828  ; 6.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.396  ; 5.550  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.413  ; 5.577  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.405  ; 5.566  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 5.358  ; 5.518  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.872  ; 5.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.908  ; 5.021  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.517  ; 5.658  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.249  ; 5.334  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.222  ; 5.318  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.963  ; 7.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.188  ; 5.282  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 5.181  ; 5.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.988  ; 5.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.988  ; 5.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.674  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.856  ; 4.928  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.504  ; 7.637  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.146  ; 5.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.156  ; 5.010  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 5.086  ; 4.946  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.062  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.688  ; 4.593  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.504  ; 7.637  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 5.204  ; 5.058  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.106  ; 4.987  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.260  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.318  ; 4.252  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.518  ; 4.456  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.528  ; 4.476  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.523  ; 4.457  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.542  ; 4.478  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.929  ; 4.819  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.866  ; 4.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.578  ; 4.667  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.390  ; 4.453  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.690  ; 7.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.339  ; 7.196  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.785  ; 6.488  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.449 ; 11.412 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 8.382  ; 8.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 8.329  ; 8.207  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.675 ; 10.463 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.234  ; 8.117  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.595  ; 8.393  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.675  ; 8.492  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.449 ; 11.412 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.697  ; 5.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.697  ; 5.984  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.572  ; 5.880  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.479  ; 5.423  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.218  ; 5.181  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.327  ; 5.576  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.453  ; 5.769  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.305 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.104 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.382 ; 12.345 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 9.315  ; 9.168  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 9.262  ; 9.158  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 11.626 ; 11.396 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.174  ; 9.050  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.527  ; 9.344  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.626  ; 9.425  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.382 ; 12.345 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.037  ; 1.962  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.524  ; 2.394  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.288  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.290  ; 2.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.287  ; 2.184  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.283  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.540  ; 2.399  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.037  ; 1.962  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.403  ; 2.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.274  ; 2.118  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.267  ; 2.109  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.140  ; 3.749  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.251  ; 2.093  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.244  ; 2.084  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.926  ; 1.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.084  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.926  ; 1.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.075  ; 1.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.665  ; 1.712  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.028  ; 2.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.005  ; 2.098  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.971  ; 2.058  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.961  ; 2.051  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.811  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.608  ; 3.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.041  ; 2.119  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.994  ; 2.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.077  ; 2.229  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.665  ; 1.712  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.764  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.765  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.765  ; 1.876  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.765  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.922  ; 2.053  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.906  ; 2.042  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.875  ; 1.806  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.776  ; 1.720  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.121  ; 3.192  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.558  ; 2.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.590  ; 2.727  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.249  ; 2.269  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.339  ; 2.355  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.328  ; 2.343  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.273  ; 3.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.249  ; 2.269  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.450  ; 2.434  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.473  ; 2.457  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.530  ; 4.209  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 1.994  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.315  ; 2.242  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.286  ; 2.219  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.134  ; 2.086  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 1.994  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.171  ; 2.040  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.239  ; 2.145  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.070 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.289 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.046  ; 3.073  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.135  ; 3.158  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.124  ; 3.146  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.138  ; 4.229  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.046  ; 3.073  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.206  ; 3.313  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.229  ; 3.334  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.333  ; 5.005  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sd_miso        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_jump       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26302        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26302        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1057  ; 1057 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 223   ; 223  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 23 21:52:48 2026
Info: Command: quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'sd_bmp_hdmi.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.391            -267.286 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.470             -58.104 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.274               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.634               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.793               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.220              -0.311 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.439               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417            -210.408 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.573               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.728               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.976               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.254               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.330               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.693               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.390               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.721               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.421 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.408            -216.296 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.070             -50.935 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.487               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.888               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.959               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.149              -0.193 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.397               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.179            -194.032 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.829               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.987               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.962
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.962               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.014               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.088               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.672               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.362               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.516 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.255             -20.682 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.276              -0.399 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.895               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.068               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.572               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.334              -0.616 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.145               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.154               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.187               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -0.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.647             -52.203 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.943               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.027               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.220               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.933               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.996               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.734               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.427               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.732               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.798               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.959 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Fri Jan 23 21:52:51 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


