Analysis & Synthesis report for top_module
Wed Dec 04 15:41:08 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|seg7_data2:SEG7_DATA2|cur_state
 11. State Machine - |top_module|uart_tx:UART_TX|state
 12. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 13. State Machine - |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|state
 14. State Machine - |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state
 15. State Machine - |top_module|INVERT_ADDR2:INVERT_ADDR2|cur_state
 16. State Machine - |top_module|INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated
 25. Source assignments for MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 27. Parameter Settings for User Entity Instance: INVERT_ADDR2:INVERT_ADDR2
 28. Parameter Settings for User Entity Instance: INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2
 29. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT
 30. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL
 31. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM
 32. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|ROM_TWIDLE:MODIFYING_ROM_TWIDLE
 33. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2
 34. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK
 35. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1
 36. Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2
 37. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
 38. Parameter Settings for User Entity Instance: uart_tx:UART_TX
 39. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0
 40. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0
 41. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3
 42. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2
 43. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2
 44. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3
 45. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult1
 46. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult1
 49. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3
 50. Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_out:mac_out4
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 04 15:41:08 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,228                                       ;
;     Total combinational functions  ; 3,911                                       ;
;     Dedicated logic registers      ; 901                                         ;
; Total registers                    ; 901                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 69,632                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../uart_tx.v                     ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/uart_tx.v                          ;         ;
; ../PROCESS_O_DATA.v              ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/PROCESS_O_DATA.v                   ;         ;
; ../INVERT_ADDR2.v                ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR2.v                     ;         ;
; ../modifying_adder.v             ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v                  ;         ;
; ../config_FFT.svh                ; yes             ; User Unspecified File        ; D:/Digital chipset design/FFT_VERSION_MODEL/config_FFT.svh                     ;         ;
; ../uart_rx2.v                    ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/uart_rx2.v                         ;         ;
; ../top_module.v                  ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v                       ;         ;
; ../seg7_data2.v                  ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v                       ;         ;
; ../ROM_TWIDLE.v                  ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/ROM_TWIDLE.v                       ;         ;
; ../RAM.v                         ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v                              ;         ;
; ../RADIX2.v                      ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v                           ;         ;
; ../multiply.v                    ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v                         ;         ;
; ../MODIFY_FFT2.v                 ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v                      ;         ;
; ../CONTROL.v                     ; yes             ; User Verilog HDL File        ; D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_f5h1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/altsyncram_f5h1.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_a6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_a6t.tdf            ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_36t.tdf            ;         ;
; db/mult_k9t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf            ;         ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf        ;         ;
; lpm_mult.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.tdf            ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ugh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/add_sub_ugh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; alt_mac_out.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_out.tdf         ;         ;
; alt_zaccum.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_zaccum.inc          ;         ;
; db/mac_out_0s82.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mac_out_0s82.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,228     ;
;                                             ;           ;
; Total combinational functions               ; 3911      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2564      ;
;     -- 3 input functions                    ; 1051      ;
;     -- <=2 input functions                  ; 296       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3336      ;
;     -- arithmetic mode                      ; 575       ;
;                                             ;           ;
; Total registers                             ; 901       ;
;     -- Dedicated logic registers            ; 901       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total memory bits                           ; 69632     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 30        ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 969       ;
; Total fan-out                               ; 18799     ;
; Average fan-out                             ; 3.80      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                ; Entity Name     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_module                                                   ; 3911 (0)            ; 901 (0)                   ; 69632       ; 30           ; 0       ; 15        ; 16   ; 0            ; |top_module                                                                                                                                                                                                                        ; top_module      ; work         ;
;    |INVERT_ADDR2:INVERT_ADDR2|                                ; 186 (110)           ; 136 (86)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR2:INVERT_ADDR2                                                                                                                                                                                              ; INVERT_ADDR2    ; work         ;
;       |uart_rx2:UART_RX2|                                     ; 76 (76)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2                                                                                                                                                                            ; uart_rx2        ; work         ;
;    |MODIFY_FFT2:MODIFY_FFT|                                   ; 3428 (0)            ; 602 (0)                   ; 69632       ; 30           ; 0       ; 15        ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT                                                                                                                                                                                                 ; MODIFY_FFT2     ; work         ;
;       |CONTROL:CONTROL|                                       ; 367 (367)           ; 204 (204)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL                                                                                                                                                                                 ; CONTROL         ; work         ;
;       |RADIX2:RADIX2|                                         ; 610 (0)             ; 0 (0)                     ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2                                                                                                                                                                                   ; RADIX2          ; work         ;
;          |modifying_adder:MODIFYING_ADDER_BLOCK|              ; 274 (274)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK                                                                                                                                             ; modifying_adder ; work         ;
;          |multiply:MULTIPLY1|                                 ; 136 (68)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1                                                                                                                                                                ; multiply        ; work         ;
;             |lpm_mult:Mult0|                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|                      ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                         ; mult_36t        ; work         ;
;             |lpm_mult:Mult1|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_a6t:auto_generated|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult1|mult_a6t:auto_generated                                                                                                                         ; mult_a6t        ; work         ;
;             |lpm_mult:Mult2|                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|                      ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2|mult_36t:auto_generated                                                                                                                         ; mult_36t        ; work         ;
;             |lpm_mult:Mult3|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_a6t:auto_generated|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3|mult_a6t:auto_generated                                                                                                                         ; mult_a6t        ; work         ;
;          |multiply:MULTIPLY2|                                 ; 200 (108)           ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2                                                                                                                                                                ; multiply        ; work         ;
;             |lpm_mult:Mult0|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_k9t:auto_generated|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult0|mult_k9t:auto_generated                                                                                                                         ; mult_k9t        ; work         ;
;             |lpm_mult:Mult1|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_k9t:auto_generated|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult1|mult_k9t:auto_generated                                                                                                                         ; mult_k9t        ; work         ;
;             |lpm_mult:Mult2|                                  ; 38 (0)              ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_k9t:auto_generated|                      ; 38 (18)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated                                                                                                                         ; mult_k9t        ; work         ;
;                   |alt_mac_mult:mac_mult3|                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3                                                                                                  ; alt_mac_mult    ; work         ;
;                      |lpm_mult:mult|                          ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult                                                                                    ; lpm_mult        ; work         ;
;                         |multcore:mult_core|                  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core                                                                 ; multcore        ; work         ;
;                            |mpar_add:padder|                  ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                               |lpm_add_sub:adder[0]|          ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                                  |add_sub_ugh:auto_generated| ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ugh:auto_generated ; add_sub_ugh     ; work         ;
;                            |mul_lfrg:$00030|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030                                                 ; mul_lfrg        ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                     ; mul_lfrg        ; work         ;
;             |lpm_mult:Mult3|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3                                                                                                                                                 ; lpm_mult        ; work         ;
;                |mult_k9t:auto_generated|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3|mult_k9t:auto_generated                                                                                                                         ; mult_k9t        ; work         ;
;       |RAM:RAM|                                               ; 236 (236)           ; 398 (398)                 ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM                                                                                                                                                                                         ; RAM             ; work         ;
;          |altsyncram:mem_Im_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0                                                                                                                                                                 ; altsyncram      ; work         ;
;             |altsyncram_f5h1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated                                                                                                                                  ; altsyncram_f5h1 ; work         ;
;          |altsyncram:mem_Re_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0                                                                                                                                                                 ; altsyncram      ; work         ;
;             |altsyncram_f5h1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated                                                                                                                                  ; altsyncram_f5h1 ; work         ;
;       |ROM_TWIDLE:MODIFYING_ROM_TWIDLE|                       ; 2215 (2215)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT2:MODIFY_FFT|ROM_TWIDLE:MODIFYING_ROM_TWIDLE                                                                                                                                                                 ; ROM_TWIDLE      ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                            ; 63 (63)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                                                                          ; PROCESS_O_DATA  ; work         ;
;    |seg7_data2:SEG7_DATA2|                                    ; 185 (185)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|seg7_data2:SEG7_DATA2                                                                                                                                                                                                  ; seg7_data2      ; work         ;
;    |uart_tx:UART_TX|                                          ; 49 (49)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                                                                                                                                        ; uart_tx         ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 34           ; 1024         ; 34           ; 34816 ; None ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 34           ; 1024         ; 34           ; 34816 ; None ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 8           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top_module|seg7_data2:SEG7_DATA2|cur_state                  ;
+---------------------+-----------------+----------------+---------------------+
; Name                ; cur_state.COUNT ; cur_state.IDLE ; cur_state.DATA_PROC ;
+---------------------+-----------------+----------------+---------------------+
; cur_state.IDLE      ; 0               ; 0              ; 0                   ;
; cur_state.DATA_PROC ; 0               ; 1              ; 1                   ;
; cur_state.COUNT     ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                   ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; Name            ; cur_state.WAIT ; cur_state.WRITE ; cur_state.IDLE ; cur_state.DONE ; cur_state.READ ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0              ; 0              ;
; cur_state.WRITE ; 0              ; 1               ; 1              ; 0              ; 0              ;
; cur_state.WAIT  ; 1              ; 0               ; 1              ; 0              ; 0              ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 0              ; 1              ;
; cur_state.DONE  ; 0              ; 0               ; 1              ; 1              ; 0              ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|state ;
+--------------+-----------------------------------------------------------+
; Name         ; state.WRITE2                                              ;
+--------------+-----------------------------------------------------------+
; state.WRITE1 ; 0                                                         ;
; state.WRITE2 ; 1                                                         ;
+--------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state                                                                         ;
+---------------------+----------------+--------------------+----------------+---------------------+-----------------+----------------+----------------+
; Name                ; cur_state.DONE ; cur_state.OUT_DATA ; cur_state.WAIT ; cur_state.READ_DONE ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE ;
+---------------------+----------------+--------------------+----------------+---------------------+-----------------+----------------+----------------+
; cur_state.IDLE      ; 0              ; 0                  ; 0              ; 0                   ; 0               ; 0              ; 0              ;
; cur_state.READ      ; 0              ; 0                  ; 0              ; 0                   ; 0               ; 1              ; 1              ;
; cur_state.READ1     ; 0              ; 0                  ; 0              ; 0                   ; 1               ; 0              ; 1              ;
; cur_state.READ_DONE ; 0              ; 0                  ; 0              ; 1                   ; 0               ; 0              ; 1              ;
; cur_state.WAIT      ; 0              ; 0                  ; 1              ; 0                   ; 0               ; 0              ; 1              ;
; cur_state.OUT_DATA  ; 0              ; 1                  ; 0              ; 0                   ; 0               ; 0              ; 1              ;
; cur_state.DONE      ; 1              ; 0                  ; 0              ; 0                   ; 0               ; 0              ; 1              ;
+---------------------+----------------+--------------------+----------------+---------------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR2:INVERT_ADDR2|cur_state                                       ;
+-----------------+----------------+----------------+----------------+-----------------+----------------+
; Name            ; cur_state.DONE ; cur_state.WAIT ; cur_state.READ ; cur_state.WRITE ; cur_state.IDLE ;
+-----------------+----------------+----------------+----------------+-----------------+----------------+
; cur_state.IDLE  ; 0              ; 0              ; 0              ; 0               ; 0              ;
; cur_state.WRITE ; 0              ; 0              ; 0              ; 1               ; 1              ;
; cur_state.READ  ; 0              ; 0              ; 1              ; 0               ; 1              ;
; cur_state.WAIT  ; 0              ; 1              ; 0              ; 0               ; 1              ;
; cur_state.DONE  ; 1              ; 0              ; 0              ; 0               ; 1              ;
+-----------------+----------------+----------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state ;
+---------------+--------------+------------+---------------+-------------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle      ;
+---------------+--------------+------------+---------------+-------------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0                 ;
; state.s_start ; 0            ; 0          ; 1             ; 1                 ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1                 ;
; state.s_done  ; 1            ; 0          ; 0             ; 1                 ;
+---------------+--------------+------------+---------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                           ;
+--------------------------------------------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                                                           ; Latch Enable Signal                           ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------+-----------------------------------------------+------------------------+
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[8]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[8]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[16] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[16] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[8]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[8]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[16] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[16] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[15] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[15] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[7]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[7]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[7]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[7]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[15] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[15] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[6]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[6]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[14] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[14] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[6]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[6]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[14] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[14] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[17] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[17] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[9]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[9]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[9]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[9]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[17] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[17] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[19] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[19] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[11] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[11] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[11] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[11] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[19] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[19] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[12] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[12] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[20] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[20] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[12] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[12] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[20] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[20] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[10] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[10] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[18] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[18] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[10] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[10] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[18] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[18] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[21] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[21] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[13] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[13] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[13] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout2[13] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout1[21] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|yout2[21] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[0]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[1]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[2]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[3]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[4]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[5]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[6]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[7]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[8]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[9]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[10]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[11]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[12]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[13]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[14]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[15]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[16]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[17]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[0]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[1]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[2]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[3]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[4]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[5]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[6]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[7]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[8]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[9]                                              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[10]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[11]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[12]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[13]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[14]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[15]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[16]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o2[17]                                             ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ; yes                    ;
; Number of user-specified and inferred latches = 204                                  ;                                               ;                        ;
+--------------------------------------------------------------------------------------+-----------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+------------------------------------------------------------+---------------------------------------------------------+
; Register name                                              ; Reason for Removal                                      ;
+------------------------------------------------------------+---------------------------------------------------------+
; seg7_data2:SEG7_DATA2|seg[7]                               ; Stuck at VCC due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][5]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][4]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][3]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][2]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][1]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][0]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][5]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][4]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][3]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][2]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][1]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][0]                   ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|Re_o[0..5]                       ; Stuck at GND due to stuck port data_in                  ;
; INVERT_ADDR2:INVERT_ADDR2|Im_o[0..5]                       ; Stuck at GND due to stuck port data_in                  ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[0]                ; Merged with MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|b[0] ;
; INVERT_ADDR2:INVERT_ADDR2|Im_o[15..33]                     ; Merged with INVERT_ADDR2:INVERT_ADDR2|Im_o[14]          ;
; INVERT_ADDR2:INVERT_ADDR2|Re_o[15..33]                     ; Merged with INVERT_ADDR2:INVERT_ADDR2|Re_o[14]          ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][15]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][16]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][17]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][18]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][19]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][20]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][21]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][22]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][23]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][24]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][25]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][26]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][27]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][28]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][29]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][30]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][31]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][32]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][33]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[1][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][15]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][16]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][17]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][18]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][19]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][20]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][21]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][22]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][23]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][24]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][25]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][26]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][27]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][28]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][29]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][30]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][31]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][32]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][33]                  ; Merged with INVERT_ADDR2:INVERT_ADDR2|data_mem[0][14]   ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT_delay2[0] ; Lost fanout                                             ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT_delay[0]  ; Lost fanout                                             ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|b[0]                ; Stuck at GND due to stuck port data_in                  ;
; uart_tx:UART_TX|state~11                                   ; Lost fanout                                             ;
; uart_tx:UART_TX|state~12                                   ; Lost fanout                                             ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~4                  ; Lost fanout                                             ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~5                  ; Lost fanout                                             ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|state~6             ; Lost fanout                                             ;
; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state~11       ; Lost fanout                                             ;
; Total Number of Removed Registers = 111                    ;                                                         ;
+------------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                    ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][5]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[5]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][4]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[4]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][3]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[3]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][2]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[2]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][1]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[1]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[1][0]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Im_o[0]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][5]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[5]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][4]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[4]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][3]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[3]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][2]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[2]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][1]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[1]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; INVERT_ADDR2:INVERT_ADDR2|data_mem[0][0]                   ; Stuck at GND              ; INVERT_ADDR2:INVERT_ADDR2|Re_o[0]                         ;
;                                                            ; due to stuck port data_in ;                                                           ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT_delay2[0] ; Lost Fanouts              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT_delay[0] ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 901   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 395   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 460   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; seg7_data2:SEG7_DATA2|seg[6]                        ; 2       ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; 54      ;
; Total number of inverted registers = 2              ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                           ;
+--------------------------------------------------------+---------------------------------------------+
; Register Name                                          ; RAM Name                                    ;
+--------------------------------------------------------+---------------------------------------------+
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[33] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[34] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[35] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[36] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[37] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[38] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[39] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[40] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[41] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[42] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[43] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[44] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[45] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[46] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[47] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[48] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[49] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[50] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[51] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[52] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[53] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0_bypass[54] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[33] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[34] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[35] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[36] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[37] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[38] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[39] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[40] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[41] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[42] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[43] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[44] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[45] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[46] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[47] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[48] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[49] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[50] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[51] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[52] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[53] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[54] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0 ;
+--------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[3]         ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|Re_o[16]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[5]        ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[15]       ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Im_o[23]           ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o[1]            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|b[9]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_module|seg7_data2:SEG7_DATA2|seg[3]                      ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|k[6]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|ShiftLeft1 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|ShiftLeft0 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|ShiftLeft2 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|ShiftLeft1 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|ShiftLeft2 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|Selector57 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                    ;
; N              ; 1024  ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR2:INVERT_ADDR2 ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; bit_width      ; 34               ; Signed Integer                     ;
; N              ; 1024             ; Signed Integer                     ;
; SIZE           ; 10               ; Signed Integer                     ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                    ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2 ;
+----------------+------------------+------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                 ;
+----------------+------------------+------------------------------------------------------+
; bit_width      ; 8                ; Signed Integer                                       ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                      ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary                                      ;
+----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; bit_width      ; 34    ; Signed Integer                             ;
; N              ; 1024  ; Signed Integer                             ;
; SIZE           ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                             ;
; N              ; 1024  ; Signed Integer                                             ;
; SIZE           ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                     ;
; N              ; 1024  ; Signed Integer                                     ;
; SIZE           ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|ROM_TWIDLE:MODIFYING_ROM_TWIDLE ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SIZE           ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                           ;
; SIZE           ; 10    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                                                                 ;
; SIZE           ; 10    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 34    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; t_1_bit        ; 5207  ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 34                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 34                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_f5h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 34                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 34                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_f5h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 49           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 49           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_a6t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 50           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 50           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_k9t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_k9t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 49           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 49           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_a6t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 34           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 50           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 50           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_k9t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 35           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_k9t     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value   ; Type                                                                                                                          ;
+------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1       ; Untyped                                                                                                                       ;
; DATAA_WIDTH                  ; 2       ; Untyped                                                                                                                       ;
; DATAB_WIDTH                  ; 15      ; Untyped                                                                                                                       ;
; DATAA_CLOCK                  ; NONE    ; Untyped                                                                                                                       ;
; DATAB_CLOCK                  ; NONE    ; Untyped                                                                                                                       ;
; SIGNA_CLOCK                  ; NONE    ; Untyped                                                                                                                       ;
; SIGNB_CLOCK                  ; NONE    ; Untyped                                                                                                                       ;
; OUTPUT_CLOCK                 ; NONE    ; Untyped                                                                                                                       ;
; DATAA_CLEAR                  ; NONE    ; Untyped                                                                                                                       ;
; DATAB_CLEAR                  ; NONE    ; Untyped                                                                                                                       ;
; SIGNA_CLEAR                  ; NONE    ; Untyped                                                                                                                       ;
; SIGNB_CLEAR                  ; NONE    ; Untyped                                                                                                                       ;
; OUTPUT_CLEAR                 ; NONE    ; Untyped                                                                                                                       ;
; ROUND_CLOCK                  ; none    ; Untyped                                                                                                                       ;
; ROUND_CLEAR                  ; none    ; Untyped                                                                                                                       ;
; SATURATE_CLOCK               ; none    ; Untyped                                                                                                                       ;
; SATURATE_CLEAR               ; none    ; Untyped                                                                                                                       ;
; BYPASS_MULTIPLIER            ; NO      ; Untyped                                                                                                                       ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO      ; Untyped                                                                                                                       ;
; USING_ROUNDING               ; NO      ; Untyped                                                                                                                       ;
; USING_SATURATION             ; NO      ; Untyped                                                                                                                       ;
; EXTRA_OUTPUT_CLOCK           ; none    ; Untyped                                                                                                                       ;
; EXTRA_SIGNA_CLOCK            ; none    ; Untyped                                                                                                                       ;
; EXTRA_SIGNB_CLOCK            ; none    ; Untyped                                                                                                                       ;
; EXTRA_OUTPUT_CLEAR           ; none    ; Untyped                                                                                                                       ;
; EXTRA_SIGNA_CLEAR            ; none    ; Untyped                                                                                                                       ;
; EXTRA_SIGNB_CLEAR            ; none    ; Untyped                                                                                                                       ;
; MULT_PIPELINE                ; 0       ; Untyped                                                                                                                       ;
; MULT_CLOCK                   ; NONE    ; Untyped                                                                                                                       ;
; MULT_CLEAR                   ; NONE    ; Untyped                                                                                                                       ;
; MULT_REPRESENTATION_A        ; SIGNED  ; Untyped                                                                                                                       ;
; MULT_REPRESENTATION_B        ; SIGNED  ; Untyped                                                                                                                       ;
; MULT_INPUT_A_IS_CONSTANT     ; NO      ; Untyped                                                                                                                       ;
; MULT_INPUT_B_IS_CONSTANT     ; NO      ; Untyped                                                                                                                       ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx      ; Untyped                                                                                                                       ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx      ; Untyped                                                                                                                       ;
; MULT_MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                       ;
; CBXI_PARAMETER               ; NOTHING ; Untyped                                                                                                                       ;
+------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                  ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                               ;
; DATAA_WIDTH                   ; 17           ; Untyped                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_0s82 ; Untyped                                                                                                               ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 34                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 34                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                               ;
; Entity Instance                           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 34                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 34                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                               ;
+-------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                      ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 34                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 49                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 34                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 50                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 20                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 20                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 34                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 49                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 34                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 50                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2" ;
+------------------+-------+----------+-----------------------------------------------+
; Port             ; Type  ; Severity ; Details                                       ;
+------------------+-------+----------+-----------------------------------------------+
; sin_data[15..14] ; Input ; Info     ; Stuck at VCC                                  ;
; sin_data[12..11] ; Input ; Info     ; Stuck at VCC                                  ;
; sin_data[6..5]   ; Input ; Info     ; Stuck at VCC                                  ;
; sin_data[8..7]   ; Input ; Info     ; Stuck at GND                                  ;
; sin_data[4..2]   ; Input ; Info     ; Stuck at GND                                  ;
; sin_data[13]     ; Input ; Info     ; Stuck at GND                                  ;
; sin_data[10]     ; Input ; Info     ; Stuck at GND                                  ;
; sin_data[9]      ; Input ; Info     ; Stuck at VCC                                  ;
; sin_data[1]      ; Input ; Info     ; Stuck at VCC                                  ;
; sin_data[0]      ; Input ; Info     ; Stuck at GND                                  ;
; cos_data[15..14] ; Input ; Info     ; Stuck at VCC                                  ;
; cos_data[11..10] ; Input ; Info     ; Stuck at VCC                                  ;
; cos_data[5..3]   ; Input ; Info     ; Stuck at VCC                                  ;
; cos_data[13..12] ; Input ; Info     ; Stuck at GND                                  ;
; cos_data[9..6]   ; Input ; Info     ; Stuck at GND                                  ;
; cos_data[2..1]   ; Input ; Info     ; Stuck at GND                                  ;
; cos_data[0]      ; Input ; Info     ; Stuck at VCC                                  ;
+------------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 901                         ;
;     CLR               ; 227                         ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 324                         ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 68                          ;
;     SCLR              ; 37                          ;
;     plain             ; 145                         ;
; cycloneiii_lcell_comb ; 3913                        ;
;     arith             ; 575                         ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 432                         ;
;     normal            ; 3338                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 125                         ;
;         3 data inputs ; 619                         ;
;         4 data inputs ; 2564                        ;
; cycloneiii_mac_mult   ; 15                          ;
; cycloneiii_mac_out    ; 15                          ;
; cycloneiii_ram_block  ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 15.20                       ;
; Average LUT depth     ; 5.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Dec 04 15:40:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Digital chipset design/FFT_VERSION_MODEL/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA File: D:/Digital chipset design/FFT_VERSION_MODEL/PROCESS_O_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/control2.v
    Info (12023): Found entity 1: CONTROL2 File: D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/invert_addr2.v
    Info (12023): Found entity 1: INVERT_ADDR2 File: D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR2.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/modifying_adder.v
    Info (12023): Found entity 1: modifying_adder File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/class_twidle_rom.v
    Info (12023): Found entity 1: CLASS_TWIDLE_ROM File: D:/Digital chipset design/FFT_VERSION_MODEL/CLASS_TWIDLE_ROM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_tx2.v
    Info (12023): Found entity 1: uart_tx2 File: D:/Digital chipset design/FFT_VERSION_MODEL/uart_tx2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_rx2.v
    Info (12023): Found entity 1: uart_rx2 File: D:/Digital chipset design/FFT_VERSION_MODEL/uart_rx2.v Line: 2
Warning (10090): Verilog HDL syntax warning at top_module.v(137): extra block comment delimiter characters /* within block comment File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2 File: D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/seg7_data.v
    Info (12023): Found entity 1: seg7_data File: D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/rom_twidle.v
    Info (12023): Found entity 1: ROM_TWIDLE File: D:/Digital chipset design/FFT_VERSION_MODEL/ROM_TWIDLE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/ram.v
    Info (12023): Found entity 1: RAM File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/radix2.v
    Info (12023): Found entity 1: RADIX2 File: D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/multiply.v
    Info (12023): Found entity 1: multiply File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/modify_fft2.v
    Info (12023): Found entity 1: MODIFY_FFT2 File: D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR File: D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/control.v
    Info (12023): Found entity 1: CONTROL File: D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/adder.v
    Info (12023): Found entity 1: adder File: D:/Digital chipset design/FFT_VERSION_MODEL/adder.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "INVERT_ADDR2" for hierarchy "INVERT_ADDR2:INVERT_ADDR2" File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 74
Info (12128): Elaborating entity "uart_rx2" for hierarchy "INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2" File: D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR2.v Line: 65
Info (12128): Elaborating entity "MODIFY_FFT2" for hierarchy "MODIFY_FFT2:MODIFY_FFT" File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 91
Info (12128): Elaborating entity "CONTROL" for hierarchy "MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL" File: D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v Line: 86
Warning (10230): Verilog HDL assignment warning at CONTROL.v(191): truncated value with size 32 to match size of target (11) File: D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v Line: 191
Info (12128): Elaborating entity "RAM" for hierarchy "MODIFY_FFT2:MODIFY_FFT|RAM:RAM" File: D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at RAM.v(50): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at RAM.v(50): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[0]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[1]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[2]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[3]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[4]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[5]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[6]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[7]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[8]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[9]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[10]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[11]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[12]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[13]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[14]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[15]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[16]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[17]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[18]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[19]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[20]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[21]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[22]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[23]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[24]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[25]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[26]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[27]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[28]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[29]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[30]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[31]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[32]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Im_o2[33]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[0]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[1]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[2]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[3]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[4]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[5]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[6]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[7]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[8]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[9]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[10]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[11]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[12]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[13]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[14]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[15]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[16]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[17]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[18]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[19]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[20]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[21]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[22]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[23]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[24]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[25]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[26]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[27]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[28]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[29]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[30]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[31]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[32]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (10041): Inferred latch for "Re_o2[33]" at RAM.v(50) File: D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v Line: 50
Info (12128): Elaborating entity "ROM_TWIDLE" for hierarchy "MODIFY_FFT2:MODIFY_FFT|ROM_TWIDLE:MODIFYING_ROM_TWIDLE" File: D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v Line: 125
Info (12128): Elaborating entity "RADIX2" for hierarchy "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2" File: D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v Line: 154
Info (12128): Elaborating entity "modifying_adder" for hierarchy "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK" File: D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v Line: 58
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable "xout1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable "yout1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable "xout2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable "yout2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 22
Info (10041): Inferred latch for "yout2[0]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[1]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[2]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[3]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[4]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[5]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[6]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[7]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[8]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[9]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[10]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[11]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[12]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[13]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[14]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[15]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[16]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[17]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[18]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[19]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[20]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[21]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[22]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[23]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[24]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[25]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[26]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[27]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[28]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[29]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[30]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[31]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[32]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout2[33]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[0]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[1]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[2]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[3]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[4]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[5]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[6]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[7]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[8]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[9]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[10]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[11]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[12]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[13]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[14]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[15]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[16]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[17]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[18]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[19]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[20]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[21]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[22]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[23]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[24]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[25]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[26]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[27]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[28]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[29]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[30]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[31]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[32]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout2[33]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[0]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[1]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[2]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[3]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[4]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[5]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[6]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[7]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[8]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[9]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[10]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[11]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[12]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[13]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[14]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[15]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[16]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[17]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[18]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[19]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[20]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[21]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[22]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[23]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[24]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[25]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[26]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[27]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[28]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[29]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[30]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[31]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[32]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "yout1[33]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[0]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[1]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[2]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[3]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[4]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[5]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[6]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[7]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[8]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[9]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[10]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[11]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[12]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[13]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[14]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[15]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[16]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[17]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[18]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[19]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[20]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[21]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[22]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[23]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[24]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[25]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[26]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[27]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[28]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[29]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[30]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[31]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[32]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (10041): Inferred latch for "xout1[33]" at modifying_adder.v(34) File: D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v Line: 34
Info (12128): Elaborating entity "multiply" for hierarchy "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1" File: D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v Line: 85
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA" File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 103
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX" File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 117
Info (12128): Elaborating entity "seg7_data2" for hierarchy "seg7_data2:SEG7_DATA2" File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at seg7_data2.v(33): object "cnt" assigned a value but never read File: D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v Line: 33
Warning (276020): Inferred RAM node "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 34
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 34
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 34
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 34
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|Mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|Mult2" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|Mult2" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|Mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|Mult1" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|Mult0" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|Mult0" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|Mult1" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 11
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "34"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "34"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f5h1.tdf
    Info (12023): Found entity 1: altsyncram_f5h1 File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/altsyncram_f5h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "34"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf
    Info (12023): Found entity 1: mult_a6t File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_a6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY1|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "34"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_36t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf
    Info (12023): Found entity 1: mult_k9t File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (270001): Converted 1 DSP block slices
    Info (270002): Used 16 DSP blocks before DSP block balancing
        Info (270003): Used 16 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 16 DSP blocks
    Info (270013): Converted the following 1 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|mac_out4" File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 63
            Info (270004): DSP block output node "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|mac_out4" File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 63
            Info (270005): DSP block multiplier node "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|mac_mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 49
    Info (270002): Used 15 DSP blocks after DSP block balancing
        Info (270003): Used 15 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 15 DSP blocks
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 49
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 49
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "2"
    Info (12134): Parameter "datab_width" = "15"
    Info (12134): Parameter "output_width" = "17"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf Line: 287
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 299
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 397
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf
    Info (12023): Found entity 1: add_sub_ugh File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/add_sub_ugh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 959
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 971
Info (12131): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|altshift:external_latency_ffs", which is child of megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_mult:mac_mult3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_out:mac_out4" File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 63
Info (12133): Instantiated megafunction "MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|multiply:MULTIPLY2|lpm_mult:Mult2|mult_k9t:auto_generated|alt_mac_out:mac_out4" with the following parameter: File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf Line: 63
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "17"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "17"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf
    Info (12023): Found entity 1: mac_out_0s82 File: D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mac_out_0s82.tdf Line: 23
Info (13014): Ignored 406 buffer(s)
    Info (13019): Ignored 406 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v Line: 156
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg[7]" is stuck at VCC File: D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4363 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 4249 logic cells
    Info (21064): Implemented 68 RAM segments
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Wed Dec 04 15:41:08 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/output_files/top_module.map.smsg.


