{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565417457022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565417457024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 14:10:56 2019 " "Processing started: Sat Aug 10 14:10:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565417457024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565417457024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hsc -c hsc " "Command: quartus_sta hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565417457025 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1565417457159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565417457846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565417457913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565417457913 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_28l3 " "Entity altpll_28l3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3mj1 " "Entity dcfifo_3mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_glj1 " "Entity dcfifo_glj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417459152 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1565417459152 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1565417459366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 48 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at hsc.sdc(48): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 48 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at hsc.sdc(48): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at hsc.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459371 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at hsc.sdc(48): Argument -source is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 49 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] pin " "Ignored filter at hsc.sdc(49): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at hsc.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 4 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  " "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 4 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459372 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at hsc.sdc(49): Argument -source is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 62 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at hsc.sdc(62): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 62 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(62): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459374 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 62 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(62): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 63 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(63): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459374 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 63 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(63): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 64 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at hsc.sdc(64): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 64 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(64): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459375 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 64 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(64): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 65 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(65): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459376 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 65 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(65): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 66 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(66): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459376 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 66 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(66): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 67 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(67): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 67 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(67): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 68 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(68): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 68 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(68): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 69 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(69): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 69 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(69): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 70 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(70): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 70 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(70): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 71 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(71): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 71 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(71): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 72 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(72): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 72 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(72): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 73 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(73): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 73 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(73): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459379 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_example_top.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1565417459382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 1 pnf port " "Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459384 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459384 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565417459385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459385 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565417459385 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1565417459387 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" 0 0 "Quartus II" 0 0 1565417459529 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1565417459686 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Quartus II" 0 0 1565417459686 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417459690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1565417459691 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1565417459702 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Quartus II" 0 0 1565417459702 ""}
{ "Info" "0" "" "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1565417459813 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1565417460137 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417460380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417460380 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1565417460380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565417460579 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417460580 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417460586 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417460586 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1565417460591 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1565417460638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565417461091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565417461091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.275 " "Worst-case setup slack is -4.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275           -1130.887 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.275           -1130.887 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.701             -42.572 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.701             -42.572 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.612               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.863               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 n/a  " "    0.981               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.085               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.200               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.441               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.465               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.864               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.864               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.827               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.851               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.851               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.360               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.360               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.258               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.258               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.522               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.522               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.040               0.000 SYS_EXT_INCLK  " "   39.040               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.319               0.000 altera_reserved_tck  " "   42.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417461095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.399               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.454               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.455               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.465               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.466               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 SYS_EXT_INCLK  " "    0.504               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.504               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    0.936               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.196               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.430               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.445               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.563               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.268               0.000 n/a  " "    7.268               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417461174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.966 " "Worst-case recovery slack is -5.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.966           -1035.419 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.966           -1035.419 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175            -418.298 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.175            -418.298 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.702               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.822               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.822               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.077               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.077               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.850               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.850               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.266               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.266               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.370               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.370               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.895               0.000 SYS_EXT_INCLK  " "    7.895               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.936               0.000 altera_reserved_tck  " "   46.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417461212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.150 " "Worst-case removal slack is 1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.150               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.158               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.328               0.000 SYS_EXT_INCLK  " "    1.328               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.371               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.371               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 altera_reserved_tck  " "    1.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.444               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.826               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.826               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.572               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.572               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.877               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.081               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.081               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417461262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.285               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.285               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.757               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.922               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.922               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.660               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.691               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.762               0.000 SYS_EXT_INCLK  " "   19.762               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.616               0.000 altera_reserved_tck  " "   49.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417461275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.104 ns " "Worst Case Available Settling Time: 5.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417463595 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[309\] fed by pin mem_dq\[0\] must be placed in adjacent LAB X:14 Y:1 instead of X:18 Y:4" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[309\] fed by pin mem_dq\[0\] must be placed in adjacent LAB X:14 Y:1 instead of X:18 Y:4" 0 0 "Quartus II" 0 0 1565417464064 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[309\] fed by pin mem_dq\[0\] must be placed in adjacent LAB X:14 Y:1 instead of X:30 Y:4" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[309\] fed by pin mem_dq\[0\] must be placed in adjacent LAB X:14 Y:1 instead of X:30 Y:4" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[0\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[309\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[0\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[309\]" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[0\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[0\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[0\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[0\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[0\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[309\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[0\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[309\]" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[316\] fed by pin mem_dq\[1\] must be placed in adjacent LAB X:16 Y:1 instead of X:30 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[316\] fed by pin mem_dq\[1\] must be placed in adjacent LAB X:16 Y:1 instead of X:30 Y:5" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[316\] fed by pin mem_dq\[1\] must be placed in adjacent LAB X:16 Y:1 instead of X:32 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[316\] fed by pin mem_dq\[1\] must be placed in adjacent LAB X:16 Y:1 instead of X:32 Y:5" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[1\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[1\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464065 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[1\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[1\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[1\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[316\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[1\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[316\]" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[1\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[316\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[1\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[316\]" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[317\] fed by pin mem_dq\[2\] must be placed in adjacent LAB X:5 Y:1 instead of X:32 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[317\] fed by pin mem_dq\[2\] must be placed in adjacent LAB X:5 Y:1 instead of X:32 Y:5" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[317\] fed by pin mem_dq\[2\] must be placed in adjacent LAB X:5 Y:1 instead of X:32 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[317\] fed by pin mem_dq\[2\] must be placed in adjacent LAB X:5 Y:1 instead of X:32 Y:5" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[2\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[2\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[2\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[2\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464066 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[2\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[317\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[2\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[317\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[2\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[317\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[2\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[317\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[318\] fed by pin mem_dq\[3\] must be placed in adjacent LAB X:7 Y:1 instead of X:31 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[318\] fed by pin mem_dq\[3\] must be placed in adjacent LAB X:7 Y:1 instead of X:31 Y:5" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[318\] fed by pin mem_dq\[3\] must be placed in adjacent LAB X:7 Y:1 instead of X:31 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[318\] fed by pin mem_dq\[3\] must be placed in adjacent LAB X:7 Y:1 instead of X:31 Y:5" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[3\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[3\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[3\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[3\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[3\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[318\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[3\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[318\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[3\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[318\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[3\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[318\]" 0 0 "Quartus II" 0 0 1565417464067 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[319\] fed by pin mem_dq\[4\] must be placed in adjacent LAB X:16 Y:1 instead of X:27 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[319\] fed by pin mem_dq\[4\] must be placed in adjacent LAB X:16 Y:1 instead of X:27 Y:6" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[319\] fed by pin mem_dq\[4\] must be placed in adjacent LAB X:16 Y:1 instead of X:30 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[319\] fed by pin mem_dq\[4\] must be placed in adjacent LAB X:16 Y:1 instead of X:30 Y:6" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[4\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[319\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[4\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[319\]" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[4\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[319\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[4\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[319\]" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[4\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[4\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[4\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[4\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[320\] fed by pin mem_dq\[5\] must be placed in adjacent LAB X:14 Y:1 instead of X:27 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[320\] fed by pin mem_dq\[5\] must be placed in adjacent LAB X:14 Y:1 instead of X:27 Y:6" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[320\] fed by pin mem_dq\[5\] must be placed in adjacent LAB X:14 Y:1 instead of X:27 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[320\] fed by pin mem_dq\[5\] must be placed in adjacent LAB X:14 Y:1 instead of X:27 Y:6" 0 0 "Quartus II" 0 0 1565417464068 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[5\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[5\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[5\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[5\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[5\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[320\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[5\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[320\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[5\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[320\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[5\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[320\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[321\] fed by pin mem_dq\[6\] must be placed in adjacent LAB X:18 Y:1 instead of X:26 Y:15" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[321\] fed by pin mem_dq\[6\] must be placed in adjacent LAB X:18 Y:1 instead of X:26 Y:15" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[321\] fed by pin mem_dq\[6\] must be placed in adjacent LAB X:18 Y:1 instead of X:30 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[321\] fed by pin mem_dq\[6\] must be placed in adjacent LAB X:18 Y:1 instead of X:30 Y:6" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[6\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[321\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[6\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[321\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[6\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[321\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[6\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[321\]" 0 0 "Quartus II" 0 0 1565417464069 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[6\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[6\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[6\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[6\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[322\] fed by pin mem_dq\[7\] must be placed in adjacent LAB X:5 Y:1 instead of X:10 Y:11" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[322\] fed by pin mem_dq\[7\] must be placed in adjacent LAB X:5 Y:1 instead of X:10 Y:11" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[322\] fed by pin mem_dq\[7\] must be placed in adjacent LAB X:5 Y:1 instead of X:10 Y:11" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[322\] fed by pin mem_dq\[7\] must be placed in adjacent LAB X:5 Y:1 instead of X:10 Y:11" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[7\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[322\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[7\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[322\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[7\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[322\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[7\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[322\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[7\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[7\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[7\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[7\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464070 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[310\] fed by pin mem_dq\[10\] must be placed in adjacent LAB X:52 Y:8 instead of X:30 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[310\] fed by pin mem_dq\[10\] must be placed in adjacent LAB X:52 Y:8 instead of X:30 Y:6" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[310\] fed by pin mem_dq\[10\] must be placed in adjacent LAB X:52 Y:8 instead of X:28 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[310\] fed by pin mem_dq\[10\] must be placed in adjacent LAB X:52 Y:8 instead of X:28 Y:5" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[10\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[310\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[10\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[310\]" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[10\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[310\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[10\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[310\]" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[10\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[10\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[10\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[10\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[311\] fed by pin mem_dq\[11\] must be placed in adjacent LAB X:52 Y:11 instead of X:32 Y:3" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[311\] fed by pin mem_dq\[11\] must be placed in adjacent LAB X:52 Y:11 instead of X:32 Y:3" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[311\] fed by pin mem_dq\[11\] must be placed in adjacent LAB X:52 Y:11 instead of X:28 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[311\] fed by pin mem_dq\[11\] must be placed in adjacent LAB X:52 Y:11 instead of X:28 Y:5" 0 0 "Quartus II" 0 0 1565417464071 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[11\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[311\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[11\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[311\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[11\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[311\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[11\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[311\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[11\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[11\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[11\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[11\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[312\] fed by pin mem_dq\[12\] must be placed in adjacent LAB X:52 Y:10 instead of X:28 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[312\] fed by pin mem_dq\[12\] must be placed in adjacent LAB X:52 Y:10 instead of X:28 Y:5" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[312\] fed by pin mem_dq\[12\] must be placed in adjacent LAB X:52 Y:10 instead of X:31 Y:4" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[312\] fed by pin mem_dq\[12\] must be placed in adjacent LAB X:52 Y:10 instead of X:31 Y:4" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[12\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[312\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[12\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[312\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[12\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[312\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[12\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[312\]" 0 0 "Quartus II" 0 0 1565417464072 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[12\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[12\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[12\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[12\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[313\] fed by pin mem_dq\[13\] must be placed in adjacent LAB X:52 Y:6 instead of X:30 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[313\] fed by pin mem_dq\[13\] must be placed in adjacent LAB X:52 Y:6 instead of X:30 Y:6" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[313\] fed by pin mem_dq\[13\] must be placed in adjacent LAB X:52 Y:6 instead of X:30 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[313\] fed by pin mem_dq\[13\] must be placed in adjacent LAB X:52 Y:6 instead of X:30 Y:6" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[13\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[313\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[13\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[313\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[13\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[313\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[13\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[313\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[13\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[13\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[13\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[13\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464073 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[314\] fed by pin mem_dq\[14\] must be placed in adjacent LAB X:52 Y:15 instead of X:31 Y:4" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[314\] fed by pin mem_dq\[14\] must be placed in adjacent LAB X:52 Y:15 instead of X:31 Y:4" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[314\] fed by pin mem_dq\[14\] must be placed in adjacent LAB X:52 Y:15 instead of X:29 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[314\] fed by pin mem_dq\[14\] must be placed in adjacent LAB X:52 Y:15 instead of X:29 Y:5" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[14\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[314\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[14\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[314\]" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[14\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[314\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[14\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[314\]" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[14\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[14\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[14\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[14\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[315\] fed by pin mem_dq\[15\] must be placed in adjacent LAB X:52 Y:9 instead of X:32 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[315\] fed by pin mem_dq\[15\] must be placed in adjacent LAB X:52 Y:9 instead of X:32 Y:5" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[315\] fed by pin mem_dq\[15\] must be placed in adjacent LAB X:52 Y:9 instead of X:32 Y:5" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[315\] fed by pin mem_dq\[15\] must be placed in adjacent LAB X:52 Y:9 instead of X:32 Y:5" 0 0 "Quartus II" 0 0 1565417464074 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[15\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[315\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[15\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[315\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[15\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[315\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[15\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[315\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[15\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[15\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[15\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[15\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[323\] fed by pin mem_dq\[8\] must be placed in adjacent LAB X:52 Y:9 instead of X:28 Y:11" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[323\] fed by pin mem_dq\[8\] must be placed in adjacent LAB X:52 Y:9 instead of X:28 Y:11" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[323\] fed by pin mem_dq\[8\] must be placed in adjacent LAB X:52 Y:9 instead of X:34 Y:6" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[323\] fed by pin mem_dq\[8\] must be placed in adjacent LAB X:52 Y:9 instead of X:34 Y:6" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[8\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[323\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[8\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[323\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[8\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[323\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[8\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[323\]" 0 0 "Quartus II" 0 0 1565417464075 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[8\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[8\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[8\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[8\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[324\] fed by pin mem_dq\[9\] must be placed in adjacent LAB X:52 Y:12 instead of X:32 Y:15" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[324\] fed by pin mem_dq\[9\] must be placed in adjacent LAB X:52 Y:12 instead of X:32 Y:15" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[324\] fed by pin mem_dq\[9\] must be placed in adjacent LAB X:52 Y:12 instead of X:28 Y:11" {  } {  } 1 0 "Warning (307056): Register sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[324\] fed by pin mem_dq\[9\] must be placed in adjacent LAB X:52 Y:12 instead of X:28 Y:11" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[9\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[324\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[9\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[324\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[9\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[324\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[9\] does not use expected routing to sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[324\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[9\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[9\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307037): Pin mem_dq\[9\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" {  } {  } 1 0 "Warning (307037): Pin mem_dq\[9\] does not use expected routing to hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]" 0 0 "Quartus II" 0 0 1565417464076 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1565417464077 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1565417464077 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1565417464077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.001 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.001" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417464794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.563 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.602 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.602" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417465726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.150 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.150" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.827 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.827" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.417 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.417" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417466884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.085 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417467410 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1565417467674 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.827  1.417" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.827  1.417" 0 0 "Quartus II" 0 0 1565417467674 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.085  1.168" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.085  1.168" 0 0 "Quartus II" 0 0 1565417467674 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.612       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.612       " 0 0 "Quartus II" 0 0 1565417467674 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 85C Model)                           \|  0.001  0.435" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                           \|  0.001  0.435" 0 0 "Quartus II" 0 0 1565417467675 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  1.602  1.150" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  1.602  1.150" 0 0 "Quartus II" 0 0 1565417467675 ""}
{ "Warning" "0" "" "Read Capture (Slow 1200mV 85C Model)               \| -1.013 -0.998" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)               \| -1.013 -0.998" 0 0 "Quartus II" 0 0 1565417467675 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.274  0.450" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.274  0.450" 0 0 "Quartus II" 0 0 1565417467675 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1565417467675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1565417468110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1565417468200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1565417470604 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417471416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417471416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1565417471416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565417471425 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417471425 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417471429 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417471429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565417471824 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565417471824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.012 " "Worst-case setup slack is -4.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.012           -1076.971 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.012           -1076.971 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.450              -4.008 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.450              -4.008 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.582               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.062               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.126               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.127               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.155               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.475               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.476               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 n/a  " "    1.639               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.969               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.445               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.002               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.002               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.003               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.003               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.510               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.510               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.660               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.660               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.926               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.926               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.135               0.000 SYS_EXT_INCLK  " "   39.135               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.814               0.000 altera_reserved_tck  " "   42.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417472068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.383               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.390               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.416               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.418               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 SYS_EXT_INCLK  " "    0.473               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.473               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    0.917               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.195               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.362               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.439               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.619               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.080               0.000 n/a  " "    6.080               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417472359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.405 " "Worst-case recovery slack is -5.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405            -937.002 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.405            -937.002 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908            -383.728 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.908            -383.728 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.960               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.960               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.009               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.009               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.357               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.357               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.984               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.984               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.598               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.598               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.689               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.689               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.913               0.000 SYS_EXT_INCLK  " "    7.913               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.230               0.000 altera_reserved_tck  " "   47.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417472579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.053               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.069               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 SYS_EXT_INCLK  " "    1.213               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.230               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 altera_reserved_tck  " "    1.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.304               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.627               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.309               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.309               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.575               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.575               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.915               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.915               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417472819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.283               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.285               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.285               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.743               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.917               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.917               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.633               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.633               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.695               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.695               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750               0.000 SYS_EXT_INCLK  " "   19.750               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417473039 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.542 ns " "Worst Case Available Settling Time: 5.542 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417497300 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1565417498312 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1565417498312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.349 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.385 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417499852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.619 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.619" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417500691 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.906 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.053 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.053" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417501575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.002 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417502995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.126 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417503905 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1565417504458 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  3.002  1.358" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  3.002  1.358" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.126  1.191" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.126  1.191" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.582       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.582       " 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 0C Model)                            \|  0.349  0.385" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  0.349  0.385" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  1.906  1.053" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  1.906  1.053" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Warning" "0" "" "Read Capture (Slow 1200mV 0C Model)                \| -0.918 -0.903" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                \| -0.918 -0.903" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.278  0.482" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.278  0.482" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1565417504459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1565417505360 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1565417506149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506159 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417506159 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417506163 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1565417506163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565417506243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565417506243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.798 " "Worst-case setup slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798            -470.889 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.798            -470.889 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313              -1.313 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.313              -1.313 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.247               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.247               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.540               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.540               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.599               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.139               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.139               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.481               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.481               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.764               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.764               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.407               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.407               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.407               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.407               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.323               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.323               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.898               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.898               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.574               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    7.574               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.408               0.000 n/a  " "    8.408               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.452               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.452               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.575               0.000 SYS_EXT_INCLK  " "   39.575               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.708               0.000 altera_reserved_tck  " "   46.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417506663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.128               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.138               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.173               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 SYS_EXT_INCLK  " "    0.193               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.194               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.194               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.195               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    0.484               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 n/a  " "    0.575               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.223               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.270               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.570               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417507131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.732 " "Worst-case recovery slack is -2.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.732            -479.661 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.732            -479.661 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322            -175.215 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.322            -175.215 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.398               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.398               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.460               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.460               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.640               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.640               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.025               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.025               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.263               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.263               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.315               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.315               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.835               0.000 SYS_EXT_INCLK  " "    8.835               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.807               0.000 altera_reserved_tck  " "   48.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417507591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.486               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.489               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.562               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 altera_reserved_tck  " "    0.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 SYS_EXT_INCLK  " "    0.712               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.772               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.093               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.296               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.296               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.457               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417508052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.653 " "Worst-case minimum pulse width slack is 2.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.749               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.939               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.939               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.443               0.000 SYS_EXT_INCLK  " "   19.443               0.000 SYS_EXT_INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.783               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.783               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.510               0.000 altera_reserved_tck  " "   49.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565417508483 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.047 ns " "Worst Case Available Settling Time: 9.047 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565417556337 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1565417558156 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1565417558156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.481 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.481" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417559685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.168 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417560398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561072 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.700 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417561647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.398 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.489 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.489" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417562936 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417563775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.407 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.407" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417564388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.247 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417565941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.270 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.270" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1565417566617 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1565417567304 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.407  1.222" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.407  1.222" 0 0 "Quartus II" 0 0 1565417567304 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.247  1.270" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.247  1.270" 0 0 "Quartus II" 0 0 1565417567304 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.599       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.599       " 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.599  0.168" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.599  0.168" 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.398  0.489" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.398  0.489" 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Warning" "0" "" "Read Capture (Fast 1200mV 0C Model)                \| -0.198 -0.193" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                \| -0.198 -0.193" 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.379  0.541" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.379  0.541" 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1565417567305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565417571726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565417571727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 154 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565417577066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 14:12:57 2019 " "Processing ended: Sat Aug 10 14:12:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565417577066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565417577066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565417577066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565417577066 ""}
