<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XTrafGen_CRamCmd Member List</h1>This is the complete list of members for <a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad593664c54d951cdf493d970ee05c1a9">Address</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2cef29625ea5b8259694cbf00ba78138">Burst</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2ef554da2517166904062b7379a9cf71">Cache</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a780132d2460e123ae375ef8c4969267f">ExpectedResp</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a83ef855c076e95da9b8cffd52edc930b">Id</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06ba1ead42b36ffa6ebe6fc633eae174">LastAddress</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06f887cc537f2323df21f09da24cf279">Length</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#acbc42510a78b72e89c1eded94b99add8">Lock</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1597162b77eff37a19cf257102acaba4">MasterRamIndex</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a5c786c1362dc5fd6319567d4ec86d19e">MyDepend</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a044d212e3fbbfa62d31d66f0ca7b616c">OtherDepend</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad75b3da11809a372d10c208ce319bb8a">Prot</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a9023153ddde42968697f305dfbdc8553">Qos</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1cf9795d88ebae2b9c9ca42c677c862b">Size</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a36442682af25d8eb5da3e70eda92907f">User</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a197e871656f2931f5c4c0e6c366ed7cb">ValidCmd</a></td><td><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
