#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,181,82,77,111,212,48,16,29,103,179,105,187,20,182,
    226,7,112,142,56,52,226,0,226,128,16,108,87,61,32,149,
    143,221,30,32,151,200,155,204,146,84,118,156,218,142,212,156,
    203,255,134,25,167,219,101,47,220,112,226,209,188,103,123,230,
    205,216,37,60,140,9,205,15,32,192,45,201,169,232,23,160,
    0,174,217,139,64,9,208,17,228,17,8,198,19,80,19,208,
    49,228,49,225,24,48,134,173,128,106,10,191,0,238,1,126,
    228,83,168,18,88,167,71,20,168,249,77,35,21,228,121,54,
    47,71,247,132,204,186,209,95,54,55,88,250,145,122,70,102,
    213,111,134,11,211,122,107,148,66,27,168,229,213,199,98,79,
    149,127,139,93,176,216,13,57,8,144,11,150,76,250,72,117,
    62,97,69,55,83,214,125,79,48,9,240,136,101,51,67,101,
    28,7,230,100,183,97,118,8,159,28,194,83,88,173,211,152,
    213,113,82,247,130,140,70,157,117,214,120,83,26,149,29,42,
    60,175,107,207,2,155,132,76,250,148,43,59,38,83,20,173,
    212,88,20,126,22,128,54,85,175,24,114,92,63,116,24,248,
    242,238,174,168,81,86,84,250,148,224,87,105,165,246,167,99,
    19,214,120,219,99,91,210,18,199,172,180,44,220,35,195,169,
    46,134,82,161,243,115,114,45,47,56,95,40,233,105,125,8,
    7,174,208,57,249,19,23,253,118,75,7,198,93,174,51,173,
    195,75,107,244,178,177,33,207,195,201,107,195,4,119,95,203,
    182,146,222,216,225,91,143,61,166,92,216,222,184,79,100,178,
    218,104,204,122,135,246,85,166,27,75,57,10,219,183,46,115,
    210,185,82,150,53,102,155,190,81,85,246,253,237,155,236,95,
    109,235,134,208,94,174,219,113,230,68,240,55,23,207,105,206,
    197,231,52,217,61,27,253,250,188,227,198,184,160,152,208,227,
    59,90,133,119,196,141,220,199,93,69,187,139,251,191,226,195,
    37,191,27,175,245,61,235,112,44,120,38,206,196,89,244,7,
    154,139,201,98,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/user1/mirage_runs/sasscache/build/X86/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    452,
    866);

} // anonymous namespace
