Synopsys Altera Technology Mapper, Version map520rc, Build 069R, Built May 14 2010 21:31:02
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2010.03-SP1
@N: MF249 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N|Running in logic synthesis mode without enhanced optimization
@W: MF463 |Ignoring synthesis effort setting for the design. This is not supported by the current technology.
@W: BN132 :"h:\project\sg_project\vhdl\sg\sg_wbm_if.vhd":161:2:161:3|Removing sequential instance wbm_tgc_o,  because it is equivalent to instance we_internal
@W: BN132 :"h:\project\sg_project\vhdl\sdram_controller.vhd":642:1:642:2|Removing sequential instance dram_ldqm,  because it is equivalent to instance dram_udqm
@W: BN132 :"h:\project\sg_project\vhdl\mp_dec.vhd":328:2:328:3|Removing sequential instance eof_blk[3],  because it is equivalent to instance eof_blk[6]
@W: BN132 :"h:\project\sg_project\vhdl\mp_enc.vhd":174:2:174:3|Removing sequential instance sof_blk[5],  because it is equivalent to instance eof_blk[6]
@W: BN132 :"h:\project\sg_project\vhdl\mp_enc.vhd":174:2:174:3|Removing sequential instance eof_blk[3],  because it is equivalent to instance eof_blk[6]
@W: BN132 :"h:\project\sg_project\vhdl\mp_enc.vhd":174:2:174:3|Removing sequential instance sof_blk[2],  because it is equivalent to instance eof_blk[6]
Finished Timing Extraction Phase. (Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)


@N: BN116 :"h:\project\sg_project\vhdl\pixel_mng.vhd":453:2:453:3|Removing sequential instance pix_max_b of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN225 |Writing default property annotation file H:\Project\SG_synthesis_proj\rev_1\SG_synthesis_proj.sap.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 30 16:46:50 2013

###########################################################]
