Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/SRAM_SC/SRAM_SC.qsys --block-symbol-file --output-directory=/home/xiyingd/SRAM_SC/SRAM_SC --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading SRAM_SC/SRAM_SC.qsys
Progress: Reading input file
Progress: Adding clock_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding master_1 [altera_generic_component 1.0]
Progress: Parameterizing module master_1
Progress: Adding onchip_memory2_1 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding ram_1port_0 [altera_generic_component 1.0]
Progress: Parameterizing module ram_1port_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding s10_user_rst_clkgate_2 [altera_generic_component 1.0]
Progress: Parameterizing module s10_user_rst_clkgate_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: SRAM_SC.clock_bridge_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/SRAM_SC/SRAM_SC.qsys --synthesis=VERILOG --output-directory=/home/xiyingd/SRAM_SC/SRAM_SC --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading SRAM_SC/SRAM_SC.qsys
Progress: Reading input file
Progress: Adding clock_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding master_1 [altera_generic_component 1.0]
Progress: Parameterizing module master_1
Progress: Adding onchip_memory2_1 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding ram_1port_0 [altera_generic_component 1.0]
Progress: Parameterizing module ram_1port_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding s10_user_rst_clkgate_2 [altera_generic_component 1.0]
Progress: Parameterizing module s10_user_rst_clkgate_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: SRAM_SC.clock_bridge_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: SRAM_SC: "Transforming system: SRAM_SC"
Info: SRAM_SC: "Naming system components in system: SRAM_SC"
Info: SRAM_SC: "Processing generation queue"
Info: SRAM_SC: "Generating: SRAM_SC"
Info: SRAM_SC: "Generating: SRAM_SC_clock_bridge_0"
Info: SRAM_SC: "Generating: SRAM_SC_clock_in"
Info: SRAM_SC: "Generating: SRAM_SC_iopll_0"
Info: SRAM_SC: "Generating: SRAM_SC_master_1"
Info: SRAM_SC: "Generating: SRAM_SC_reset_in"
Info: SRAM_SC: "Generating: SRAM_SC_s10_user_rst_clkgate_2"
Info: SRAM_SC: Done "SRAM_SC" with 7 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
