{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 22:40:45 2014 " "Info: Processing started: Thu Nov 13 22:40:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_i " "Info: Assuming node \"clk_i\" is an undefined clock" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_i register register mem\[0\]\[13\] rd_data_o\[13\]~reg0 500.0 MHz Internal " "Info: Clock \"clk_i\" Internal fmax is restricted to 500.0 MHz between source register \"mem\[0\]\[13\]\" and destination register \"rd_data_o\[13\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.851 ns + Longest register register " "Info: + Longest register to register delay is 0.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem\[0\]\[13\] 1 REG LCFF_X1_Y6_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 1; REG Node = 'mem\[0\]\[13\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem[0][13] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns mem~15 2 COMB LCCOMB_X1_Y6_N12 2 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'mem~15'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { mem[0][13] mem~15 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.309 ns) 0.851 ns rd_data_o\[13\]~reg0 3 REG LCFF_X2_Y6_N27 1 " "Info: 3: + IC(0.301 ns) + CELL(0.309 ns) = 0.851 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 1; REG Node = 'rd_data_o\[13\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { mem~15 rd_data_o[13]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.550 ns ( 64.63 % ) " "Info: Total cell delay = 0.550 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.301 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.301 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { mem[0][13] mem~15 rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { mem[0][13] {} mem~15 {} rd_data_o[13]~reg0 {} } { 0.000ns 0.000ns 0.301ns } { 0.000ns 0.241ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_i\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns rd_data_o\[13\]~reg0 3 REG LCFF_X2_Y6_N27 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 1; REG Node = 'rd_data_o\[13\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_i~clkctrl rd_data_o[13]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 2.464 ns - Longest register " "Info: - Longest clock path from clock \"clk_i\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns mem\[0\]\[13\] 3 REG LCFF_X1_Y6_N13 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 1; REG Node = 'mem\[0\]\[13\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clk_i~clkctrl mem[0][13] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_i clk_i~clkctrl mem[0][13] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[0][13] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_i clk_i~clkctrl mem[0][13] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[0][13] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { mem[0][13] mem~15 rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { mem[0][13] {} mem~15 {} rd_data_o[13]~reg0 {} } { 0.000ns 0.000ns 0.301ns } { 0.000ns 0.241ns 0.309ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_i clk_i~clkctrl mem[0][13] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[0][13] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[13]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { rd_data_o[13]~reg0 {} } {  } {  } "" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rd_data_o\[2\]~reg0 rx_flow_num_i\[1\] clk_i 5.123 ns register " "Info: tsu for register \"rd_data_o\[2\]~reg0\" (data pin = \"rx_flow_num_i\[1\]\", clock pin = \"clk_i\") is 5.123 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.498 ns + Longest pin register " "Info: + Longest pin to register delay is 7.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns rx_flow_num_i\[1\] 1 PIN PIN_P19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 1; PIN Node = 'rx_flow_num_i\[1\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[1] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.087 ns) + CELL(0.357 ns) 5.254 ns mem~0 2 COMB LCCOMB_X1_Y16_N16 16 " "Info: 2: + IC(4.087 ns) + CELL(0.357 ns) = 5.254 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 16; COMB Node = 'mem~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { rx_flow_num_i[1] mem~0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.357 ns) 6.890 ns mem~4 3 COMB LCCOMB_X1_Y6_N6 2 " "Info: 3: + IC(1.279 ns) + CELL(0.357 ns) = 6.890 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'mem~4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { mem~0 mem~4 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.309 ns) 7.498 ns rd_data_o\[2\]~reg0 4 REG LCFF_X2_Y6_N7 1 " "Info: 4: + IC(0.299 ns) + CELL(0.309 ns) = 7.498 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 1; REG Node = 'rd_data_o\[2\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mem~4 rd_data_o[2]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.833 ns ( 24.45 % ) " "Info: Total cell delay = 1.833 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 75.55 % ) " "Info: Total interconnect delay = 5.665 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.498 ns" { rx_flow_num_i[1] mem~0 mem~4 rd_data_o[2]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.498 ns" { rx_flow_num_i[1] {} rx_flow_num_i[1]~combout {} mem~0 {} mem~4 {} rd_data_o[2]~reg0 {} } { 0.000ns 0.000ns 4.087ns 1.279ns 0.299ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_i\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns rd_data_o\[2\]~reg0 3 REG LCFF_X2_Y6_N7 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 1; REG Node = 'rd_data_o\[2\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_i~clkctrl rd_data_o[2]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[2]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.498 ns" { rx_flow_num_i[1] mem~0 mem~4 rd_data_o[2]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.498 ns" { rx_flow_num_i[1] {} rx_flow_num_i[1]~combout {} mem~0 {} mem~4 {} rd_data_o[2]~reg0 {} } { 0.000ns 0.000ns 4.087ns 1.279ns 0.299ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.309ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[2]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i rd_data_o\[9\] rd_data_o\[9\]~reg0 7.327 ns register " "Info: tco from clock \"clk_i\" to destination pin \"rd_data_o\[9\]\" through register \"rd_data_o\[9\]~reg0\" is 7.327 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns rd_data_o\[9\]~reg0 3 REG LCFF_X2_Y6_N3 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X2_Y6_N3; Fanout = 1; REG Node = 'rd_data_o\[9\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_i~clkctrl rd_data_o[9]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[9]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.768 ns + Longest register pin " "Info: + Longest register to pin delay is 4.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd_data_o\[9\]~reg0 1 REG LCFF_X2_Y6_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N3; Fanout = 1; REG Node = 'rd_data_o\[9\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[9]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.664 ns) + CELL(2.104 ns) 4.768 ns rd_data_o\[9\] 2 PIN PIN_P8 0 " "Info: 2: + IC(2.664 ns) + CELL(2.104 ns) = 4.768 ns; Loc. = PIN_P8; Fanout = 0; PIN Node = 'rd_data_o\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { rd_data_o[9]~reg0 rd_data_o[9] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 44.13 % ) " "Info: Total cell delay = 2.104 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.664 ns ( 55.87 % ) " "Info: Total interconnect delay = 2.664 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { rd_data_o[9]~reg0 rd_data_o[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { rd_data_o[9]~reg0 {} rd_data_o[9] {} } { 0.000ns 2.664ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_i clk_i~clkctrl rd_data_o[9]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { rd_data_o[9]~reg0 rd_data_o[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { rd_data_o[9]~reg0 {} rd_data_o[9] {} } { 0.000ns 2.664ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem\[0\]\[5\] pkt_size_i\[5\] clk_i -1.863 ns register " "Info: th for register \"mem\[0\]\[5\]\" (data pin = \"pkt_size_i\[5\]\", clock pin = \"clk_i\") is -1.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.464 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns mem\[0\]\[5\] 3 REG LCFF_X1_Y6_N29 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 1; REG Node = 'mem\[0\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clk_i~clkctrl mem[0][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_i clk_i~clkctrl mem[0][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[0][5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.476 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pkt_size_i\[5\] 1 PIN PIN_U21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 1; PIN Node = 'pkt_size_i\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.053 ns) 4.321 ns mem~7 2 COMB LCCOMB_X1_Y6_N28 2 " "Info: 2: + IC(3.438 ns) + CELL(0.053 ns) = 4.321 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = 'mem~7'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { pkt_size_i[5] mem~7 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.476 ns mem\[0\]\[5\] 3 REG LCFF_X1_Y6_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.476 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 1; REG Node = 'mem\[0\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem~7 mem[0][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 23.19 % ) " "Info: Total cell delay = 1.038 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 76.81 % ) " "Info: Total interconnect delay = 3.438 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { pkt_size_i[5] mem~7 mem[0][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { pkt_size_i[5] {} pkt_size_i[5]~combout {} mem~7 {} mem[0][5] {} } { 0.000ns 0.000ns 3.438ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_i clk_i~clkctrl mem[0][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[0][5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { pkt_size_i[5] mem~7 mem[0][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { pkt_size_i[5] {} pkt_size_i[5]~combout {} mem~7 {} mem[0][5] {} } { 0.000ns 0.000ns 3.438ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 22:40:46 2014 " "Info: Processing ended: Thu Nov 13 22:40:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
