m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
vclk_sync
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1687490704
!i10b 1
!s100 B30U6gO<bG7g=Hg[mlQ^H1
IC=2n?9z3lk<ifI]zITaL]3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 clk_sync_sv_unit
S1
Z3 dC:/proj/player/sim/clk_sync
w1687468625
8C:/proj/player/rtl/our_components/synchronizers/clk_sync.sv
FC:/proj/player/rtl/our_components/synchronizers/clk_sync.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1687490704.000000
!s107 C:/proj/player/rtl/our_components/synchronizers/clk_sync.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/proj/player/rtl/our_components/synchronizers/clk_sync.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_clk_sync
R0
R1
!i10b 1
!s100 E3keiVf732f@5=H=?d7h52
I9kW8aAzUk=]FQdDdPRXIW3
R2
!s105 tb_clk_sync_sv_unit
S1
R3
w1687490697
8C:/proj/player/sim/clk_sync/tb_clk_sync.sv
FC:/proj/player/sim/clk_sync/tb_clk_sync.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/proj/player/sim/clk_sync/tb_clk_sync.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/proj/player/sim/clk_sync/tb_clk_sync.sv|
!i113 1
R6
R7
