

Implementation tool: Xilinx Vivado v.2024.2
Project:             FIR_v5
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Sat Oct 18 16:42:23 +0200 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2474
FF:            2629
DSP:             81
BRAM:             1
URAM:             0
LATCH:            0
SRL:              0
CLB:            601

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.502
CP achieved post-implementation: 6.787
Timing met
