# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Finite_State_Machine_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/altera/Small Circuits/Finite_State_Machine/Finite_State_Machine.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Finite_State_Machine
# -- Compiling architecture Finite_State_Machine_Arch of Finite_State_Machine
# 
vsim work.finite_state_machine
# vsim work.finite_state_machine 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.finite_state_machine(finite_state_machine_arch)
add wave -position end  sim:/finite_state_machine/Counter
add wave -position end  sim:/finite_state_machine/CE
add wave -position end  sim:/finite_state_machine/NE
add wave -position 1  sim:/finite_state_machine/Reset
add wave -position end  sim:/finite_state_machine/Clock
restart -f -nolist -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
force -freeze sim:/finite_state_machine/Clock 1 0, 0 {25 ps} -r 50
force -freeze sim:/finite_state_machine/Reset 0 0
force -freeze sim:/finite_state_machine/Reset 1 50
force -freeze sim:/finite_state_machine/Reset 0 100
force -freeze sim:/finite_state_machine/Reset 1 400
run
run
run
run
run
run
