INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.sim/sim_1/impl/timing/top_circuit_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module memA
INFO: [VRFC 10-311] analyzing module memB
INFO: [VRFC 10-311] analyzing module memC
INFO: [VRFC 10-311] analyzing module memStep
INFO: [VRFC 10-311] analyzing module memXi
INFO: [VRFC 10-311] analyzing module top_circuit
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module memAblk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module memB_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module memC_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module memStep_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module memXi_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit_tb
