<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/fmcdaq2/src/app/parameters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('fmcdaq2_2src_2app_2parameters_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">parameters.h</div></div>
</div><!--header-->
<div class="contents">
<a href="fmcdaq2_2src_2app_2parameters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef _PARAMETERS_H_</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define _PARAMETERS_H_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="fmcdaq2_2src_2app_2app__config_8h.html">app_config.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef ALTERA_PLATFORM</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;system.h&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;xparameters.h&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a2c7ed0283bd6f2f9d791860d6254ef4f">   44</a></span><span class="preprocessor">#define UART_BAUDRATE                           115200</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#ifndef ALTERA_PLATFORM</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifdef PLATFORM_MB</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define SPI_DEVICE_ID               XPAR_SPI_0_DEVICE_ID</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define GPIO_DEVICE_ID              XPAR_GPIO_0_DEVICE_ID</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define UART_DEVICE_ID              XPAR_AXI_UART_DEVICE_ID</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define UART_IRQ_ID                         XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define GPIO_OFFSET             0</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#ifdef XPAR_AXI_DDR_CNTRL_BASEADDR</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define ADC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_BASEADDR + 0x800000)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define DAC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_BASEADDR + 0x900000)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define ADC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0x800000)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define DAC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0x900000)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a2264889066fc41987d29395b4772bd17">   62</a></span><span class="preprocessor">#define SPI_DEVICE_ID               XPAR_XSPIPS_0_DEVICE_ID</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a1556d56c40da47e192e6767b8b15003b">   63</a></span><span class="preprocessor">#define GPIO_DEVICE_ID              XPAR_XGPIOPS_0_DEVICE_ID</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a0f4ff52ed3a5a46691f6a4d03988923d">   64</a></span><span class="preprocessor">#define UART_DEVICE_ID              XPAR_XUARTPS_0_DEVICE_ID</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#ifdef XPS_BOARD_ZCU102</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define UART_IRQ_ID     XPAR_XUARTPS_0_INTR</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#adff4ff00d8f3375e4fb198270ae24597">   68</a></span><span class="preprocessor">#define UART_IRQ_ID     XPAR_XUARTPS_1_INTR</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a90bc74590962865fc1ab7ee1be0f4b64">   71</a></span><span class="preprocessor">#define INTC_DEVICE_ID              XPAR_SCUGIC_SINGLE_DEVICE_ID</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#ifdef PLATFORM_ZYNQMP</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define GPIO_OFFSET             78</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">   76</a></span><span class="preprocessor">#define GPIO_OFFSET             54</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af38f65401ed83788961ed1d07e286bcb">   79</a></span><span class="preprocessor">#define ADC_DDR_BASEADDR            (XPAR_DDR_MEM_BASEADDR + 0x800000)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a5fdb65524a6fc7d8bc45142c78d1a331">   80</a></span><span class="preprocessor">#define DAC_DDR_BASEADDR            (XPAR_DDR_MEM_BASEADDR + 0x900000)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a777337a1c0c734fb5639ec1eb08969e2">   83</a></span><span class="preprocessor">#define RX_CORE_BASEADDR            XPAR_AXI_AD9680_TPL_ADC_TPL_CORE_BASEADDR</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#aacd7e0490914f162ac96c7ea2aae0eb7">   84</a></span><span class="preprocessor">#define TX_CORE_BASEADDR            XPAR_AXI_AD9144_TPL_DAC_TPL_CORE_BASEADDR</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#aa8e637d40ba7a43cdbf5aab51ca92230">   86</a></span><span class="preprocessor">#define RX_DMA_BASEADDR             XPAR_AXI_AD9680_DMA_BASEADDR</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a8bfea819eaf9caccf924b9bc7acba072">   87</a></span><span class="preprocessor">#define TX_DMA_BASEADDR             XPAR_AXI_AD9144_DMA_BASEADDR</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a61fc4360c8c3b7eae2e8553b2ffc6c6c">   89</a></span><span class="preprocessor">#define RX_JESD_BASEADDR            XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#ab20835451de6be180938cbb49211a630">   90</a></span><span class="preprocessor">#define TX_JESD_BASEADDR            XPAR_AXI_AD9144_JESD_TX_AXI_BASEADDR</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a7839c7dc2a77a9e484739c2a3aa5e0e6">   92</a></span><span class="preprocessor">#define RX_XCVR_BASEADDR            XPAR_AXI_AD9680_XCVR_BASEADDR</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a6ebe0d3fd51fcb433cdb604cbff0dea6">   93</a></span><span class="preprocessor">#define TX_XCVR_BASEADDR            XPAR_AXI_AD9144_XCVR_BASEADDR</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define SPI_DEVICE_ID               0</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define GPIO_DEVICE_ID              0</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define GPIO_OFFSET             0</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define SPI_BASEADDR                SYS_SPI_BASE</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define GPIO_BASEADDR               SYS_GPIO_OUT_BASE</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define ADC_DDR_BASEADDR            (SYS_DDR3_CNTRL_ARCH_BASE + 0x800000)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define DAC_DDR_BASEADDR            (SYS_DDR3_CNTRL_ARCH_BASE + 0x900000)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define RX_CORE_BASEADDR            AXI_AD9680_CORE_BASE</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define TX_CORE_BASEADDR            AXI_AD9144_CORE_BASE + 0x4000</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define RX_DMA_BASEADDR             AXI_AD9680_DMA_BASE</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define TX_DMA_BASEADDR             AXI_AD9144_DMA_BASE</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define RX_JESD_BASEADDR            AD9680_JESD204_LINK_RECONFIG_BASE</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define TX_JESD_BASEADDR            AD9144_JESD204_LINK_RECONFIG_BASE</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define RX_XCVR_BASEADDR            AD9680_JESD204_LINK_MANAGEMENT_BASE</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define TX_XCVR_BASEADDR            AD9144_JESD204_LINK_MANAGEMENT_BASE</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define RX_A10_FPLL_BASEADDR            AD9680_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define TX_A10_FPLL_BASEADDR            AD9144_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define TX_PLL_BASEADDR             AD9144_JESD204_LANE_PLL_RECONFIG_BASE</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define RX_PLL_BASEADDR             AD9680_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define RX_ADXCFG_0_BASEADDR            AVL_ADXCFG_0_RCFG_S1_BASE</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define RX_ADXCFG_1_BASEADDR            AVL_ADXCFG_1_RCFG_S1_BASE</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define RX_ADXCFG_2_BASEADDR            AVL_ADXCFG_2_RCFG_S1_BASE</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define RX_ADXCFG_3_BASEADDR            AVL_ADXCFG_3_RCFG_S1_BASE</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define TX_ADXCFG_0_BASEADDR            AVL_ADXCFG_0_RCFG_S0_BASE</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define TX_ADXCFG_1_BASEADDR            AVL_ADXCFG_1_RCFG_S0_BASE</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define TX_ADXCFG_2_BASEADDR            AVL_ADXCFG_2_RCFG_S0_BASE</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define TX_ADXCFG_3_BASEADDR            AVL_ADXCFG_3_RCFG_S0_BASE</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#adea5063c9261492225a7f94a803efb0a">  134</a></span><span class="preprocessor">#define GPIO_TRIG               (GPIO_OFFSET + 43)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a2f108cbdeb0f2b8f0aed8336d023f1d2">  135</a></span><span class="preprocessor">#define GPIO_ADC_PD             (GPIO_OFFSET + 42)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#aaf1f6ef92bdc0db69e0bf1623181e201">  136</a></span><span class="preprocessor">#define GPIO_DAC_TXEN               (GPIO_OFFSET + 41)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#aecea744375495c0a259cf994797fea2c">  137</a></span><span class="preprocessor">#define GPIO_DAC_RESET              (GPIO_OFFSET + 40)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#ace1556aefe29c57b1941aa56a162ae3f">  138</a></span><span class="preprocessor">#define GPIO_CLKD_SYNC              (GPIO_OFFSET + 38)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#ad38fa0fb07909ff452506b5abe29b37c">  139</a></span><span class="preprocessor">#define GPIO_ADC_FDB                (GPIO_OFFSET + 36)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#ad9da59fe24f938410328c196f0227e7f">  140</a></span><span class="preprocessor">#define GPIO_ADC_FDA                (GPIO_OFFSET + 35)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a543326c61b8cff7c7dc55e159af3f1fa">  141</a></span><span class="preprocessor">#define GPIO_DAC_IRQ                (GPIO_OFFSET + 34)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a2e2110e5e82adf07d2f10318e906a7d9">  142</a></span><span class="preprocessor">#define GPIO_CLKD_STATUS_1          (GPIO_OFFSET + 33)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#a3658c9c9a9739394922f8ee01546a334">  143</a></span><span class="preprocessor">#define GPIO_CLKD_STATUS_0          (GPIO_OFFSET + 32)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="foldopen" id="foldopen00145" data-start="{" data-end="};">
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707">  145</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a> {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">  146</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">  147</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">  148</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">  149</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">  150</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">  151</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">  152</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">  153</a></span>    <a class="code hl_enumvalue" href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>};</div>
</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#endif </span><span class="comment">/* _PARAMETERS_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="afmcdaq2_2src_2app_2app__config_8h_html"><div class="ttname"><a href="fmcdaq2_2src_2app_2app__config_8h.html">app_config.h</a></div><div class="ttdoc">Config file for DAQ2 project.</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a></div><div class="ttdeci">ad9523_channels</div><div class="ttdef"><b>Definition</b> parameters.h:145</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a></div><div class="ttdeci">@ DAC_FPGA_SYSREF</div><div class="ttdef"><b>Definition</b> parameters.h:149</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a></div><div class="ttdeci">@ DAC_FPGA_CLK</div><div class="ttdef"><b>Definition</b> parameters.h:148</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a></div><div class="ttdeci">@ ADC_DEVICE_CLK</div><div class="ttdef"><b>Definition</b> parameters.h:150</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a></div><div class="ttdeci">@ ADC_FPGA_SYSREF</div><div class="ttdef"><b>Definition</b> parameters.h:153</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a></div><div class="ttdeci">@ ADC_FPGA_CLK</div><div class="ttdef"><b>Definition</b> parameters.h:152</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a></div><div class="ttdeci">@ DAC_DEVICE_SYSREF</div><div class="ttdef"><b>Definition</b> parameters.h:147</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a></div><div class="ttdeci">@ DAC_DEVICE_CLK</div><div class="ttdef"><b>Definition</b> parameters.h:146</div></div>
<div class="ttc" id="afmcdaq2_2src_2app_2parameters_8h_html_af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd"><div class="ttname"><a href="fmcdaq2_2src_2app_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a></div><div class="ttdeci">@ ADC_DEVICE_SYSREF</div><div class="ttdef"><b>Definition</b> parameters.h:151</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_b6a88b75e23e88b6f8636b76805e7d51.html">fmcdaq2</a></li><li class="navelem"><a class="el" href="dir_d842e0610bf3225aa6c429b9618c64d6.html">src</a></li><li class="navelem"><a class="el" href="dir_dc0859e271df349c8dade98bd9fa5321.html">app</a></li><li class="navelem"><a class="el" href="fmcdaq2_2src_2app_2parameters_8h.html">parameters.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
