{
    "json_h": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/05-yosys-jsonheader/heichips25_pudding.h.json",
    "nl": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/52-openroad-fillinsertion/heichips25_pudding.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_fast_1p32V_m40C/heichips25_pudding__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_slow_1p08V_125C/heichips25_pudding__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_typ_1p20V_25C/heichips25_pudding__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/53-odb-cellfrequencytables/heichips25_pudding.odb",
    "def": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/53-odb-cellfrequencytables/heichips25_pudding.def",
    "sdc": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/52-openroad-fillinsertion/heichips25_pudding.sdc",
    "pnl": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/52-openroad-fillinsertion/heichips25_pudding.pnl.v",
    "vh": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/29-odb-writeverilogheader/heichips25_pudding.vh",
    "spef": {
        "nom_*": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/54-openroad-rcx/nom/heichips25_pudding.nom.spef"
    },
    "lib": {
        "nom_fast_1p32V_m40C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_fast_1p32V_m40C/heichips25_pudding__nom_fast_1p32V_m40C.lib",
        "nom_slow_1p08V_125C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_slow_1p08V_125C/heichips25_pudding__nom_slow_1p08V_125C.lib",
        "nom_typ_1p20V_25C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/55-openroad-stapostpnr/nom_typ_1p20V_25C/heichips25_pudding__nom_typ_1p20V_25C.lib"
    },
    "mag_gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/57-magic-streamout/heichips25_pudding.magic.gds",
    "mag": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/57-magic-streamout/heichips25_pudding.mag",
    "gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/57-magic-streamout/heichips25_pudding.gds",
    "klayout_gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/58-klayout-streamout/heichips25_pudding.klayout.gds",
    "lef": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_04-26-24/59-magic-writelef/heichips25_pudding.lef",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 6731,
        "design__instance__area": 84295.8,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 18,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "power__internal__total": 0.0016801240853965282,
        "power__switching__total": 0.0005239332094788551,
        "power__leakage__total": 3.2438431389891775e-06,
        "power__total": 0.002207301091402769,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0.028583539122428628,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.028583539122428628,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.22542073012931102,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 9.15305723788272,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.225421,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 9.153057,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 18,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0.03341976789898835,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.03341976789898835,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.5419790325494085,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 7.819183744025196,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.541979,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 7.819184,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 18,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0.02996875055164208,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.02996875055164208,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.3394732646630767,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 8.66667295793065,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.339473,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 8.666673,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 18,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.03341976789898835,
        "clock__skew__worst_setup": 0.028583539122428628,
        "timing__hold__ws": 0.22542073012931102,
        "timing__setup__ws": 7.819183744025196,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.225421,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 7.819184,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 500.0 200.0",
        "design__core__bbox": "2.88 3.78 496.8 192.78",
        "design__io": 45,
        "design__die__area": 100000,
        "design__core__area": 93350.9,
        "design__instance__count__stdcell": 1988,
        "design__instance__area__stdcell": 27245,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 7045.91,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.367334,
        "design__instance__utilization__stdcell": 0.315683,
        "design__rows": 50,
        "design__rows:CoreSite": 50,
        "design__sites": 42576,
        "design__sites:CoreSite": 42576,
        "design__instance__count__class:macro": 2,
        "design__instance__area__class:macro": 7045.91,
        "design__instance__count__class:buffer": 16,
        "design__instance__area__class:buffer": 116.122,
        "design__instance__count__class:inverter": 274,
        "design__instance__area__class:inverter": 1491.44,
        "design__instance__count__class:sequential_cell": 256,
        "design__instance__area__class:sequential_cell": 12541.1,
        "design__instance__count__class:multi_input_combinational_cell": 1033,
        "design__instance__area__class:multi_input_combinational_cell": 9819.53,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "flow__warnings__count:ODB-0220": 1,
        "flow__warnings__count:ORD-2011": 1,
        "flow__warnings__type_count": 1,
        "flow__warnings__count:ORD-0039": 1,
        "flow__warnings__count:PDN-0211": 1,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 100457,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 233,
        "design__instance__area__class:timing_repair_buffer": 1691.02,
        "design__instance__count__class:clock_buffer": 27,
        "design__instance__area__class:clock_buffer": 745.718,
        "design__instance__count__class:clock_inverter": 12,
        "design__instance__area__class:clock_inverter": 94.3488,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "global_route__vias": 335,
        "global_route__wirelength": 152316,
        "antenna__violating__nets": 10,
        "antenna__violating__pins": 10,
        "route__antenna_violation__count": 10,
        "antenna_diodes_count": 109,
        "design__instance__count__class:antenna_cell": 137,
        "design__instance__area__class:antenna_cell": 745.718,
        "route__net": 1855,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 595,
        "route__wirelength__iter:0": 121309,
        "route__drc_errors__iter:1": 309,
        "route__wirelength__iter:1": 121173,
        "route__drc_errors__iter:2": 160,
        "route__wirelength__iter:2": 121125,
        "route__drc_errors__iter:3": 110,
        "route__wirelength__iter:3": 121142,
        "route__drc_errors__iter:4": 45,
        "route__wirelength__iter:4": 121246,
        "route__drc_errors__iter:5": 39,
        "route__wirelength__iter:5": 121245,
        "route__drc_errors__iter:6": 36,
        "route__wirelength__iter:6": 121244,
        "route__drc_errors__iter:7": 33,
        "route__wirelength__iter:7": 121280,
        "route__drc_errors__iter:8": 32,
        "route__wirelength__iter:8": 121274,
        "route__drc_errors__iter:9": 32,
        "route__wirelength__iter:9": 121269,
        "route__drc_errors__iter:10": 32,
        "route__wirelength__iter:10": 121287,
        "route__drc_errors__iter:11": 32,
        "route__wirelength__iter:11": 121287,
        "route__drc_errors__iter:12": 31,
        "route__wirelength__iter:12": 121392,
        "route__drc_errors__iter:13": 31,
        "route__wirelength__iter:13": 121397,
        "route__drc_errors__iter:14": 28,
        "route__wirelength__iter:14": 121523,
        "route__drc_errors__iter:15": 28,
        "route__wirelength__iter:15": 121520,
        "route__drc_errors__iter:16": 28,
        "route__wirelength__iter:16": 121520,
        "route__drc_errors__iter:17": 30,
        "route__wirelength__iter:17": 121386,
        "route__drc_errors__iter:18": 22,
        "route__wirelength__iter:18": 121637,
        "route__drc_errors__iter:19": 22,
        "route__wirelength__iter:19": 121637,
        "route__drc_errors__iter:20": 21,
        "route__wirelength__iter:20": 121643,
        "route__drc_errors__iter:21": 21,
        "route__wirelength__iter:21": 121642,
        "route__drc_errors__iter:22": 21,
        "route__wirelength__iter:22": 121667,
        "route__drc_errors__iter:23": 21,
        "route__wirelength__iter:23": 121667,
        "route__drc_errors__iter:24": 21,
        "route__wirelength__iter:24": 121667,
        "route__drc_errors__iter:25": 22,
        "route__wirelength__iter:25": 121672,
        "route__drc_errors__iter:26": 21,
        "route__wirelength__iter:26": 121672,
        "route__drc_errors__iter:27": 20,
        "route__wirelength__iter:27": 121772,
        "route__drc_errors__iter:28": 19,
        "route__wirelength__iter:28": 121750,
        "route__drc_errors__iter:29": 14,
        "route__wirelength__iter:29": 121986,
        "route__drc_errors__iter:30": 14,
        "route__wirelength__iter:30": 121986,
        "route__drc_errors__iter:31": 14,
        "route__wirelength__iter:31": 121986,
        "route__drc_errors__iter:33": 31,
        "route__wirelength__iter:33": 121990,
        "route__drc_errors__iter:34": 31,
        "route__wirelength__iter:34": 122106,
        "route__drc_errors__iter:35": 31,
        "route__wirelength__iter:35": 122106,
        "route__drc_errors__iter:36": 29,
        "route__wirelength__iter:36": 122116,
        "route__drc_errors__iter:37": 29,
        "route__wirelength__iter:37": 122096,
        "route__drc_errors__iter:38": 29,
        "route__wirelength__iter:38": 122096,
        "route__drc_errors__iter:39": 29,
        "route__wirelength__iter:39": 122096,
        "route__drc_errors__iter:40": 18,
        "route__wirelength__iter:40": 122125,
        "route__drc_errors__iter:41": 41,
        "route__wirelength__iter:41": 122098,
        "route__drc_errors__iter:42": 36,
        "route__wirelength__iter:42": 122117,
        "route__drc_errors__iter:43": 36,
        "route__wirelength__iter:43": 122114,
        "route__drc_errors__iter:44": 36,
        "route__wirelength__iter:44": 122114,
        "route__drc_errors__iter:45": 33,
        "route__wirelength__iter:45": 122125,
        "route__drc_errors__iter:49": 51,
        "route__wirelength__iter:49": 122486,
        "route__drc_errors__iter:50": 45,
        "route__wirelength__iter:50": 122594,
        "route__drc_errors__iter:51": 30,
        "route__wirelength__iter:51": 122607,
        "route__drc_errors__iter:52": 30,
        "route__wirelength__iter:52": 122597,
        "route__drc_errors": 5,
        "route__wirelength": 122761,
        "route__vias": 15064,
        "route__vias__singlecut": 15064,
        "route__vias__multicut": 0,
        "route__drc_errors__iter:32": 14,
        "route__wirelength__iter:32": 121986,
        "route__drc_errors__iter:46": 26,
        "route__wirelength__iter:46": 122396,
        "route__drc_errors__iter:47": 26,
        "route__wirelength__iter:47": 122396,
        "route__drc_errors__iter:48": 23,
        "route__wirelength__iter:48": 122462,
        "route__drc_errors__iter:53": 20,
        "route__wirelength__iter:53": 122557,
        "route__drc_errors__iter:54": 20,
        "route__wirelength__iter:54": 122557,
        "route__drc_errors__iter:57": 25,
        "route__wirelength__iter:57": 122745,
        "route__drc_errors__iter:58": 9,
        "route__wirelength__iter:58": 122708,
        "route__drc_errors__iter:59": 5,
        "route__wirelength__iter:59": 122727,
        "route__drc_errors__iter:60": 5,
        "route__wirelength__iter:60": 122761,
        "route__drc_errors__iter:55": 11,
        "route__wirelength__iter:55": 122686,
        "route__drc_errors__iter:56": 7,
        "route__wirelength__iter:56": 122734,
        "flow__warnings__count:DRT-0349": 10,
        "design__disconnected_pin__count": 11,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 754.655,
        "design__instance__count__class:fill_cell": 4741,
        "design__instance__area__class:fill_cell": 50004.9,
        "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 554,
        "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 554,
        "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
        "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 554,
        "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
        "timing__unannotated_net__count": 554,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19981,
        "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19999,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00018994,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000160027,
        "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 9.64084e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000160027,
        "design_powergrid__voltage__worst": 0.000160027,
        "design_powergrid__voltage__worst__net:VPWR": 1.19981,
        "design_powergrid__drop__worst": 0.00018994,
        "design_powergrid__drop__worst__net:VPWR": 0.00018994,
        "design_powergrid__voltage__worst__net:VGND": 0.000160027,
        "design_powergrid__drop__worst__net:VGND": 0.000160027,
        "ir__voltage__worst": 1.2,
        "ir__drop__avg": 9.76e-06,
        "ir__drop__worst": 0.00019,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 330,
        "klayout__drc_error__count": 135
    }
}