Analysis & Synthesis report for RISC-V
Tue May  2 18:59:00 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state
 12. State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for UART_Full_Duplex:UART|UART_Rx:RX
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: RISC_V_Core:CORE
 20. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG
 21. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCP4
 22. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX
 23. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC
 24. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA
 25. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE
 26. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i
 27. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i
 28. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i
 29. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i
 30. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i
 31. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i
 32. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i
 33. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i
 34. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i
 35. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i
 36. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i
 37. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i
 38. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i
 39. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i
 40. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i
 41. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i
 42. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i
 43. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i
 44. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i
 45. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i
 46. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i
 47. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i
 48. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i
 49. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i
 50. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i
 51. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i
 52. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i
 53. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i
 54. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i
 55. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i
 56. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i
 57. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i
 58. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Hazard_Detection_Unit:HDU
 59. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA
 60. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB
 61. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT
 62. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT
 63. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE
 64. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD
 65. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE
 66. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JUMP
 67. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH
 68. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO
 69. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG
 70. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX
 71. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL
 72. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC
 73. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1
 74. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2
 75. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA
 76. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA
 77. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB
 78. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT
 79. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT
 80. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE
 81. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD
 82. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE
 83. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP
 84. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH
 85. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO
 86. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG
 87. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX
 88. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL
 89. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU
 90. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12
 91. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0
 92. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1
 93. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2
 94. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20
 95. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12
 96. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20
 97. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX
 98. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU
 99. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX
100. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0
101. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1
102. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2
103. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Forwarding_Unit:FU
104. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX
105. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCBJ
106. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW
107. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M0
108. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M1
109. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M2
110. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW
111. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M0
112. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M1
113. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2
114. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX
115. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0
116. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1
117. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2
118. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX
119. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0
120. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1
121. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2
122. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE
123. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD
124. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE
125. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_JUMP
126. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH
127. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO
128. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG
129. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA
130. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT
131. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO
132. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2
133. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA
134. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE
135. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD
136. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE
137. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP
138. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH
139. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO
140. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG
141. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA
142. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS
143. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA
144. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE
145. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG
146. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX
147. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM
148. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX
149. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0
150. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1
151. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2
152. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX
153. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0
154. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1
155. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2
156. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX
157. Parameter Settings for User Entity Instance: ROM_Single_Port:ROM
158. Parameter Settings for User Entity Instance: RAM_Single_Port:RAM
159. Parameter Settings for User Entity Instance: GPIO:IO
160. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG
161. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG
162. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG
163. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG
164. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG
165. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG
166. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR
167. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE
168. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS
169. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG
170. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO
171. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE
172. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS
173. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
174. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"
175. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE"
176. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO"
177. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"
178. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE"
179. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"
180. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG"
181. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG"
182. Port Connectivity Checks: "GPIO:IO"
183. Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX"
184. Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX"
185. Port Connectivity Checks: "Mem_Map_Controler:MM"
186. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG"
187. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE"
188. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA"
189. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS"
190. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA"
191. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG"
192. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO"
193. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH"
194. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP"
195. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE"
196. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD"
197. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE"
198. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA"
199. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2"
200. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO"
201. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT"
202. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA"
203. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG"
204. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO"
205. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH"
206. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_JUMP"
207. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE"
208. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD"
209. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE"
210. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX"
211. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX"
212. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BFW"
213. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AFW"
214. Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX"
215. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"
216. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"
217. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"
218. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"
219. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL"
220. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX"
221. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG"
222. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO"
223. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH"
224. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP"
225. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE"
226. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD"
227. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE"
228. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT"
229. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT"
230. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB"
231. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA"
232. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA"
233. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2"
234. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1"
235. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC"
236. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL"
237. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX"
238. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG"
239. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO"
240. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH"
241. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JUMP"
242. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE"
243. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD"
244. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE"
245. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT"
246. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT"
247. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB"
248. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA"
249. Port Connectivity Checks: "RISC_V_Core:CORE|Adder:PCP4"
250. Port Connectivity Checks: "RISC_V_Core:CORE"
251. Signal Tap Logic Analyzer Settings
252. Post-Synthesis Netlist Statistics for Top Partition
253. Elapsed Time Per Partition
254. Connections to In-System Debugging Instance "auto_signaltap_0"
255. Analysis & Synthesis Messages
256. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May  2 18:59:00 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; RISC-V                                      ;
; Top-level Entity Name           ; RISC_V_Pipeline                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9597                                        ;
; Total pins                      ; 28                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 25,472                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Pipeline    ; RISC-V             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 6                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/RISC_V_Pipeline.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv                                                     ;             ;
; ../src/RISC_V_Core.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv                                                         ;             ;
; ../src/Forwarding_Unit.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit.sv                                                     ;             ;
; ../src/RISC_V_Pipeline.txt                                         ; yes             ; User File                                             ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.txt                                                    ;             ;
; ../src/PC_Src.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Src.sv                                                              ;             ;
; ../src/Reg_SP_Param.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_SP_Param.sv                                                        ;             ;
; ../src/Reg_GP_Param.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_GP_Param.sv                                                        ;             ;
; ../src/Hazard_Detection_Unit.sv                                    ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Hazard_Detection_Unit.sv                                               ;             ;
; ../src/Adder.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv                                                               ;             ;
; ../src/UART_Tx.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv                                                             ;             ;
; ../src/UART_Rx.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv                                                             ;             ;
; ../src/UART_pkg.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv                                                            ;             ;
; ../src/UART_Full_Duplex.sv                                         ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv                                                    ;             ;
; ../src/Reg_Neg_Param.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Neg_Param.sv                                                       ;             ;
; ../src/Shift_Register_R_Param.sv                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv                                              ;             ;
; ../src/Shift_Register_PISO_Param.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv                                           ;             ;
; ../src/FSM_UART_Tx.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv                                                         ;             ;
; ../src/FSM_UART_Rx.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv                                                         ;             ;
; ../src/Bit_Rate_Pulse.sv                                           ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv                                                      ;             ;
; ../src/Sign_Ext_Unit.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv                                                       ;             ;
; ../src/Sign_Ext.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv                                                            ;             ;
; ../src/Shifts.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shifts.sv                                                              ;             ;
; ../src/Shift_Unit.sv                                               ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv                                                          ;             ;
; ../src/ROM_Single_Port.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv                                                     ;             ;
; ../src/RISC_V_mem.txt                                              ; yes             ; User File                                             ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_mem.txt                                                         ;             ;
; ../src/Regs.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Regs.sv                                                                ;             ;
; ../src/Reg_PC.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv                                                              ;             ;
; ../src/Reg_Param.sv                                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv                                                           ;             ;
; ../src/Reg_File.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv                                                            ;             ;
; ../src/RAM_Single_Port.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv                                                     ;             ;
; ../src/PC_Enable.sv                                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv                                                           ;             ;
; ../src/Mux_4_1.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv                                                             ;             ;
; ../src/Mux_2_1.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv                                                             ;             ;
; ../src/Mem_Map_Controler.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv                                                   ;             ;
; ../src/GPIO.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv                                                                ;             ;
; ../src/Counter_Param.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv                                                       ;             ;
; ../src/Control_Unit_defs.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_defs.sv                                                   ;             ;
; ../src/Control_Unit.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv                                                        ;             ;
; ../src/ALU_sel.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_sel.sv                                                             ;             ;
; ../src/ALU.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv                                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/aglobal211.inc                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_bc84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_bc84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_3bi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_3bi.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld89fdeded/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; ../src/Forwarding_Unit_Decode.sv                                   ; yes             ; User SystemVerilog HDL File                           ; ../src/Forwarding_Unit_Decode.sv                                                                                      ;             ;
; db/altsyncram_04p1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_04p1.tdf                                             ;             ;
; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif                           ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 6023      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3619      ;
;     -- 7 input functions                    ; 36        ;
;     -- 6 input functions                    ; 2084      ;
;     -- 5 input functions                    ; 779       ;
;     -- 4 input functions                    ; 171       ;
;     -- <=3 input functions                  ; 549       ;
;                                             ;           ;
; Dedicated logic registers                   ; 9597      ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 25472     ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8146      ;
; Total fan-out                               ; 54044     ;
; Average fan-out                             ; 3.95      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RISC_V_Pipeline                                                                                                                        ; 3619 (0)            ; 9597 (0)                  ; 25472             ; 2          ; 28   ; 0            ; |RISC_V_Pipeline                                                                                                                                                                                                                                                                                                                                            ; RISC_V_Pipeline                   ; work         ;
;    |GPIO:IO|                                                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|GPIO:IO                                                                                                                                                                                                                                                                                                                                    ; GPIO                              ; work         ;
;    |Mem_Map_Controler:MM|                                                                                                               ; 33 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM                                                                                                                                                                                                                                                                                                                       ; Mem_Map_Controler                 ; work         ;
;       |Mux_2_1:PCOUTMUX|                                                                                                                ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX                                                                                                                                                                                                                                                                                                      ; Mux_2_1                           ; work         ;
;    |RAM_Single_Port:RAM|                                                                                                                ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RAM_Single_Port:RAM                                                                                                                                                                                                                                                                                                                        ; RAM_Single_Port                   ; work         ;
;    |RISC_V_Core:CORE|                                                                                                                   ; 1836 (4)            ; 1489 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE                                                                                                                                                                                                                                                                                                                           ; RISC_V_Core                       ; work         ;
;       |ALU:ALURISCV|                                                                                                                    ; 621 (621)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV                                                                                                                                                                                                                                                                                                              ; ALU                               ; work         ;
;       |Adder:PCBJ|                                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Adder:PCBJ                                                                                                                                                                                                                                                                                                                ; Adder                             ; work         ;
;       |Adder:PCP4|                                                                                                                      ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Adder:PCP4                                                                                                                                                                                                                                                                                                                ; Adder                             ; work         ;
;       |Control_Unit:CU|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Control_Unit:CU                                                                                                                                                                                                                                                                                                           ; Control_Unit                      ; work         ;
;       |Forwarding_Unit:FU|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Forwarding_Unit:FU                                                                                                                                                                                                                                                                                                        ; Forwarding_Unit                   ; work         ;
;       |Hazard_Detection_Unit:HDU|                                                                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Hazard_Detection_Unit:HDU                                                                                                                                                                                                                                                                                                 ; Hazard_Detection_Unit             ; work         ;
;       |Mux_2_1:JALRMUX|                                                                                                                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:JALRMUX                                                                                                                                                                                                                                                                                                           ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_BRANCH|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH                                                                                                                                                                                                                                                                                                        ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_JUMP|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_JUMP                                                                                                                                                                                                                                                                                                          ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_MEMREAD|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD                                                                                                                                                                                                                                                                                                       ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_MEMWRITE|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE                                                                                                                                                                                                                                                                                                      ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_REGWRITE|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE                                                                                                                                                                                                                                                                                                      ; Mux_2_1                           ; work         ;
;       |Mux_2_1:NOP_XORZERO|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO                                                                                                                                                                                                                                                                                                       ; Mux_2_1                           ; work         ;
;       |Mux_2_1:STALL_ALUCONTROL|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL                                                                                                                                                                                                                                                                                                  ; Mux_2_1                           ; work         ;
;       |Mux_2_1:STALL_ALUSRCB|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB                                                                                                                                                                                                                                                                                                     ; Mux_2_1                           ; work         ;
;       |Mux_2_1:STALL_XORZERO|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO                                                                                                                                                                                                                                                                                                     ; Mux_2_1                           ; work         ;
;       |Mux_2_1:WD3MUX|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:WD3MUX                                                                                                                                                                                                                                                                                                            ; Mux_2_1                           ; work         ;
;       |Mux_4_1:AMUX|                                                                                                                    ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX                                                                                                                                                                                                                                                                                                              ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                                   ; Mux_2_1                           ; work         ;
;       |Mux_4_1:BFW|                                                                                                                     ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW                                                                                                                                                                                                                                                                                                               ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2                                                                                                                                                                                                                                                                                                    ; Mux_2_1                           ; work         ;
;       |Mux_4_1:BMUX|                                                                                                                    ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX                                                                                                                                                                                                                                                                                                              ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                                   ; Mux_2_1                           ; work         ;
;       |PC_Src:PCSRC|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|PC_Src:PCSRC                                                                                                                                                                                                                                                                                                              ; PC_Src                            ; work         ;
;       |Reg_File:REGFILE|                                                                                                                ; 773 (743)           ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE                                                                                                                                                                                                                                                                                                          ; Reg_File                          ; work         ;
;          |Reg_GP_Param:GENREGS[3].REG_i|                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i                                                                                                                                                                                                                                                                            ; Reg_GP_Param                      ; work         ;
;          |Reg_Param:GENREGS[0].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[10].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[11].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[12].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[13].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[14].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[15].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[16].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[17].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[18].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[19].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[1].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[20].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[21].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[22].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[23].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[24].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[25].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[26].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[27].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[28].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[29].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[30].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[31].REG_i|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i                                                                                                                                                                                                                                                                              ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[4].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[5].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[6].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[7].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[8].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_Param:GENREGS[9].REG_i|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i                                                                                                                                                                                                                                                                               ; Reg_Param                         ; work         ;
;          |Reg_SP_Param:GENREGS[2].REG_i|                                                                                                ; 28 (28)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i                                                                                                                                                                                                                                                                            ; Reg_SP_Param                      ; work         ;
;       |Reg_Neg_Param:D_E_ALUCONTROL|                                                                                                    ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL                                                                                                                                                                                                                                                                                              ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_ALUSRCA|                                                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_ALUSRCB|                                                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_BRANCH|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH                                                                                                                                                                                                                                                                                                  ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_INSTRDATA|                                                                                                     ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_JALRMUX|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_JUMP|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP                                                                                                                                                                                                                                                                                                    ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_MEMREAD|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_MEMWRITE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_PC|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC                                                                                                                                                                                                                                                                                                      ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_RD1|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1                                                                                                                                                                                                                                                                                                     ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_RD2|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2                                                                                                                                                                                                                                                                                                     ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_REGWRITE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_SHIFTAMNT|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_SIGNEXT|                                                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:D_E_XORZERO|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_ALUOUT|                                                                                                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT                                                                                                                                                                                                                                                                                                  ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_BRANCH|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH                                                                                                                                                                                                                                                                                                  ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_INSTRDATA|                                                                                                     ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_JUMP|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP                                                                                                                                                                                                                                                                                                    ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_MEMREAD|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_MEMWRITE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_PCBRA|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA                                                                                                                                                                                                                                                                                                   ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_RD2|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2                                                                                                                                                                                                                                                                                                     ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_REGWRITE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_XORZERO|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:E_M_ZERO|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO                                                                                                                                                                                                                                                                                                    ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:F_D_INSTRDATA|                                                                                                     ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:F_D_PC|                                                                                                            ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC                                                                                                                                                                                                                                                                                                      ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:M_W_INSTRDATA|                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:M_W_MEMDATA|                                                                                                       ; 6 (6)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA                                                                                                                                                                                                                                                                                                 ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:M_W_MEMTOREG|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:M_W_REGWRITE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE                                                                                                                                                                                                                                                                                                ; Reg_Neg_Param                     ; work         ;
;       |Reg_Neg_Param:M_W_RWADDRESS|                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS                                                                                                                                                                                                                                                                                               ; Reg_Neg_Param                     ; work         ;
;       |Reg_PC:PCREG|                                                                                                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_PC:PCREG                                                                                                                                                                                                                                                                                                              ; Reg_PC                            ; work         ;
;       |Shift_Unit:SU|                                                                                                                   ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU                                                                                                                                                                                                                                                                                                             ; Shift_Unit                        ; work         ;
;          |Mux_4_1:MUX|                                                                                                                  ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX                                                                                                                                                                                                                                                                                                 ; Mux_4_1                           ; work         ;
;             |Mux_2_1:M2|                                                                                                                ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                      ; Mux_2_1                           ; work         ;
;       |Sign_Ext_Unit:SEU|                                                                                                               ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU                                                                                                                                                                                                                                                                                                         ; Sign_Ext_Unit                     ; work         ;
;          |Mux_2_1:MUX|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX                                                                                                                                                                                                                                                                                             ; Mux_2_1                           ; work         ;
;    |ROM_Single_Port:ROM|                                                                                                                ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|ROM_Single_Port:ROM                                                                                                                                                                                                                                                                                                                        ; ROM_Single_Port                   ; work         ;
;    |UART_Full_Duplex:UART|                                                                                                              ; 94 (2)              ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART                                                                                                                                                                                                                                                                                                                      ; UART_Full_Duplex                  ; work         ;
;       |Reg_Param:RXREG|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:RXREG                                                                                                                                                                                                                                                                                                      ; Reg_Param                         ; work         ;
;       |Reg_Param:RXRREG|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:RXRREG                                                                                                                                                                                                                                                                                                     ; Reg_Param                         ; work         ;
;       |Reg_Param:TXREG|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:TXREG                                                                                                                                                                                                                                                                                                      ; Reg_Param                         ; work         ;
;       |Reg_Param:TXSREG|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:TXSREG                                                                                                                                                                                                                                                                                                     ; Reg_Param                         ; work         ;
;       |UART_Rx:RX|                                                                                                                      ; 47 (11)             ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX                                                                                                                                                                                                                                                                                                           ; UART_Rx                           ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|                                                                                                      ; 19 (19)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE                                                                                                                                                                                                                                                                                   ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:COUNT_BITS|                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS                                                                                                                                                                                                                                                                                  ; Counter_Param                     ; work         ;
;          |FSM_UART_Rx:FSM|                                                                                                              ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM                                                                                                                                                                                                                                                                                           ; FSM_UART_Rx                       ; work         ;
;          |Reg_Param:FF_PAR|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Reg_Param:RX_REG|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Shift_Register_R_Param:SHIFT_REG|                                                                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG                                                                                                                                                                                                                                                                          ; Shift_Register_R_Param            ; work         ;
;       |UART_Tx:TX|                                                                                                                      ; 43 (1)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX                                                                                                                                                                                                                                                                                                           ; UART_Tx                           ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|                                                                                                      ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE                                                                                                                                                                                                                                                                                   ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:COUNT_BITS|                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS                                                                                                                                                                                                                                                                                  ; Counter_Param                     ; work         ;
;          |FSM_UART_Tx:FSM_Tx|                                                                                                           ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx                                                                                                                                                                                                                                                                                        ; FSM_UART_Tx                       ; work         ;
;          |Reg_Param:TX_REG|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Shift_Register_PISO_Param:PISO|                                                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO                                                                                                                                                                                                                                                                            ; Shift_Register_PISO_Param         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 682 (2)             ; 5861 (796)                ; 25472             ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 680 (0)             ; 5065 (0)                  ; 25472             ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 680 (68)            ; 5065 (2492)               ; 25472             ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 25472             ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_bc84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 25472             ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bc84:auto_generated                                                                                                                                                 ; altsyncram_bc84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 484 (1)             ; 2006 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 398 (0)             ; 1990 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1194 (1194)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 398 (0)             ; 796 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 85 (85)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (12)             ; 444 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_3bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3bi:auto_generated                                                             ; cntr_3bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                      ; cntr_iti                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 398 (398)                 ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bc84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 398          ; 64           ; 398          ; 25472 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state                                      ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; Name               ; tx_state.STOP_S ; tx_state.SHIFT_S ; tx_state.tx_BITS_S ; tx_state.START_S ; tx_state.SEND_S ; tx_state.INI_S ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; tx_state.INI_S     ; 0               ; 0                ; 0                  ; 0                ; 0               ; 0              ;
; tx_state.SEND_S    ; 0               ; 0                ; 0                  ; 0                ; 1               ; 1              ;
; tx_state.START_S   ; 0               ; 0                ; 0                  ; 1                ; 0               ; 1              ;
; tx_state.tx_BITS_S ; 0               ; 0                ; 1                  ; 0                ; 0               ; 1              ;
; tx_state.SHIFT_S   ; 0               ; 1                ; 0                  ; 0                ; 0               ; 1              ;
; tx_state.STOP_S    ; 1               ; 0                ; 0                  ; 0                ; 0               ; 1              ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state                                                                                                 ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Name                       ; Rx_state.SAVE_DATA_BITS ; Rx_state.STOP_BIT ; Rx_state.WAIT_DATA_BIT_END ; Rx_state.SAMPLE_DATA_BIT ; Rx_state.DATA_BITS ; Rx_state.START_BIT ; Rx_state.INIT ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Rx_state.INIT              ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 0             ;
; Rx_state.START_BIT         ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 1                  ; 1             ;
; Rx_state.DATA_BITS         ; 0                       ; 0                 ; 0                          ; 0                        ; 1                  ; 0                  ; 1             ;
; Rx_state.SAMPLE_DATA_BIT   ; 0                       ; 0                 ; 0                          ; 1                        ; 0                  ; 0                  ; 1             ;
; Rx_state.WAIT_DATA_BIT_END ; 0                       ; 0                 ; 1                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.STOP_BIT          ; 0                       ; 1                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.SAVE_DATA_BITS    ; 1                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                             ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT|Q[1]                          ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH|Q[0]     ;
; RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG|Q[0]                         ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD|Q[0]    ;
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG|Q[0]                         ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD|Q[0]    ;
; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[1]                        ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ;
; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[28..30]                   ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ;
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[1]                        ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[0]  ;
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[28..30]                   ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ;
; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[1]                        ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[0]  ;
; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[28..30]                   ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[10] ; Stuck at VCC due to stuck port data_in                         ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~4           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~5           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~6           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~4              ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~5              ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~6              ; Lost fanout                                                    ;
; Total Number of Removed Registers = 22                                   ;                                                                ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9597  ;
; Number of registers using Synchronous Clear  ; 205   ;
; Number of registers using Synchronous Load   ; 533   ;
; Number of registers using Asynchronous Clear ; 3301  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4663  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[0]                                                                                                                                                                                                                                                         ; 1       ;
; RISC_V_Core:CORE|Reg_PC:PCREG|Q[22]                                                                                                                                                                                                                                                                                             ; 4       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[1]                                                                                                                                                                                                                                                         ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[4]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[20]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[21]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[22]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[23]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[3]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[2]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[16]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[17]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[18]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[19]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[30]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[28]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i|Q[28]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[29]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[24]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[25]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[26]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[27]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[8]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[9]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[10]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[11]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[5]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[6]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[7]                                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[13]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[14]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[15]                                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i|Q[15]                                                                                                                                                                                                                                                           ; 2       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[2]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[3]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[4]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[5]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[6]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[7]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[8]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[9]                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 50                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA|Q[8]                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA|Q[2]                         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1|Q[5]                             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2|Q[9]                             ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL|Q[4]                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[4]                           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[28]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2|Q[5]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[11]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2|Q[4]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2|Q[15]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight0                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight1                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight0                               ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight1                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[6]                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[0]                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2|Q[16]                          ;
; 40:1               ; 5 bits    ; 130 LEs       ; 80 LEs               ; 50 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux23                                     ;
; 41:1               ; 8 bits    ; 216 LEs       ; 128 LEs              ; 88 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux8                                      ;
; 42:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux21                                     ;
; 40:1               ; 3 bits    ; 78 LEs        ; 48 LEs               ; 30 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux19                                     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 54 LEs               ; 30 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux30                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 34 LEs               ; 22 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux6                                      ;
; 44:1               ; 3 bits    ; 87 LEs        ; 54 LEs               ; 33 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux3                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for UART_Full_Duplex:UART|UART_Rx:RX ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0] ;
+------------------------------+-------+------+-----------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCP4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Hazard_Detection_Unit:HDU ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JUMP ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IN_WIDTH_1     ; 12    ; Signed Integer                                         ;
; IN_WIDTH_2     ; 20    ; Signed Integer                                         ;
; OUT_WIDTH      ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 20    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Forwarding_Unit:FU ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCBJ ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_JUMP ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Single_Port:ROM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Single_Port:RAM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 9     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; NUM_BITS       ; 11    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 398                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 398                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 1214                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 398                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; D[10] ; Input ; Info     ; Stuck at VCC                                                     ;
; D[0]  ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Tx_Data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; D    ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO"                                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_Data  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; GPIO_toMem ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; A        ; Input ; Info     ; Stuck at GND                     ;
; B[31..1] ; Input ; Info     ; Stuck at GND                     ;
; C[31..8] ; Input ; Info     ; Stuck at GND                     ;
; D[31..1] ; Input ; Info     ; Stuck at GND                     ;
+----------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM"                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ReadGPIO[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataGPIO[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; en        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_JUMP" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                ;
; D[31..5] ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; C    ; Input ; Info     ; Stuck at GND                    ;
; D    ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BFW" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; D    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AFW" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; D    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; B[0]     ; Input ; Info     ; Stuck at GND                             ;
; C[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; D[11..0] ; Input ; Info     ; Stuck at GND                             ;
+----------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (32 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; Q    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (32 bits) it drives.  The 20 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JUMP" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Adder:PCP4" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND              ;
; b[1..0]  ; Input ; Info     ; Stuck at GND              ;
; b[2]     ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 398                 ; 398              ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3646                        ;
;     CLR               ; 303                         ;
;     CLR SCLR          ; 127                         ;
;     ENA               ; 2056                        ;
;     ENA CLR           ; 1131                        ;
;     ENA CLR SLD       ; 29                          ;
; arriav_lcell_comb     ; 2847                        ;
;     arith             ; 167                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 15                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 76                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 2645                        ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 229                         ;
;         4 data inputs ; 111                         ;
;         5 data inputs ; 242                         ;
;         6 data inputs ; 1946                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 417                         ;
;                       ;                             ;
; Max LUT depth         ; 13.70                       ;
; Average LUT depth     ; 4.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                 ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                  ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; RAM_Single_Port:RAM|RD[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2068                       ; N/A     ;
; RAM_Single_Port:RAM|RD[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2068                       ; N/A     ;
; RAM_Single_Port:RAM|RD[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2089                       ; N/A     ;
; RAM_Single_Port:RAM|RD[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2089                       ; N/A     ;
; RAM_Single_Port:RAM|RD[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2110                       ; N/A     ;
; RAM_Single_Port:RAM|RD[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2110                       ; N/A     ;
; RAM_Single_Port:RAM|RD[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2131                       ; N/A     ;
; RAM_Single_Port:RAM|RD[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2131                       ; N/A     ;
; RAM_Single_Port:RAM|RD[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2152                       ; N/A     ;
; RAM_Single_Port:RAM|RD[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2152                       ; N/A     ;
; RAM_Single_Port:RAM|RD[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2173                       ; N/A     ;
; RAM_Single_Port:RAM|RD[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2173                       ; N/A     ;
; RAM_Single_Port:RAM|RD[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2194                       ; N/A     ;
; RAM_Single_Port:RAM|RD[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2194                       ; N/A     ;
; RAM_Single_Port:RAM|RD[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2215                       ; N/A     ;
; RAM_Single_Port:RAM|RD[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2215                       ; N/A     ;
; RAM_Single_Port:RAM|RD[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2236                       ; N/A     ;
; RAM_Single_Port:RAM|RD[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2236                       ; N/A     ;
; RAM_Single_Port:RAM|RD[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2257                       ; N/A     ;
; RAM_Single_Port:RAM|RD[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2257                       ; N/A     ;
; RAM_Single_Port:RAM|RD[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2278                       ; N/A     ;
; RAM_Single_Port:RAM|RD[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2278                       ; N/A     ;
; RAM_Single_Port:RAM|RD[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2299                       ; N/A     ;
; RAM_Single_Port:RAM|RD[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2299                       ; N/A     ;
; RAM_Single_Port:RAM|RD[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2320                       ; N/A     ;
; RAM_Single_Port:RAM|RD[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2320                       ; N/A     ;
; RAM_Single_Port:RAM|RD[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2341                       ; N/A     ;
; RAM_Single_Port:RAM|RD[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2341                       ; N/A     ;
; RAM_Single_Port:RAM|RD[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2362                       ; N/A     ;
; RAM_Single_Port:RAM|RD[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2362                       ; N/A     ;
; RAM_Single_Port:RAM|RD[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2383                       ; N/A     ;
; RAM_Single_Port:RAM|RD[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2383                       ; N/A     ;
; RAM_Single_Port:RAM|RD[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2404                       ; N/A     ;
; RAM_Single_Port:RAM|RD[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2404                       ; N/A     ;
; RAM_Single_Port:RAM|RD[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2425                       ; N/A     ;
; RAM_Single_Port:RAM|RD[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2425                       ; N/A     ;
; RAM_Single_Port:RAM|RD[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2446                       ; N/A     ;
; RAM_Single_Port:RAM|RD[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2446                       ; N/A     ;
; RAM_Single_Port:RAM|RD[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2467                       ; N/A     ;
; RAM_Single_Port:RAM|RD[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2467                       ; N/A     ;
; RAM_Single_Port:RAM|RD[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2488                       ; N/A     ;
; RAM_Single_Port:RAM|RD[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2488                       ; N/A     ;
; RAM_Single_Port:RAM|RD[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2509                       ; N/A     ;
; RAM_Single_Port:RAM|RD[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2509                       ; N/A     ;
; RAM_Single_Port:RAM|RD[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2530                       ; N/A     ;
; RAM_Single_Port:RAM|RD[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2530                       ; N/A     ;
; RAM_Single_Port:RAM|RD[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2551                       ; N/A     ;
; RAM_Single_Port:RAM|RD[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2551                       ; N/A     ;
; RAM_Single_Port:RAM|RD[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2572                       ; N/A     ;
; RAM_Single_Port:RAM|RD[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2572                       ; N/A     ;
; RAM_Single_Port:RAM|RD[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2593                       ; N/A     ;
; RAM_Single_Port:RAM|RD[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2593                       ; N/A     ;
; RAM_Single_Port:RAM|RD[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2614                       ; N/A     ;
; RAM_Single_Port:RAM|RD[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2614                       ; N/A     ;
; RAM_Single_Port:RAM|RD[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2635                       ; N/A     ;
; RAM_Single_Port:RAM|RD[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2635                       ; N/A     ;
; RAM_Single_Port:RAM|RD[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2656                       ; N/A     ;
; RAM_Single_Port:RAM|RD[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2656                       ; N/A     ;
; RAM_Single_Port:RAM|RD[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2677                       ; N/A     ;
; RAM_Single_Port:RAM|RD[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2677                       ; N/A     ;
; RAM_Single_Port:RAM|RD[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2698                       ; N/A     ;
; RAM_Single_Port:RAM|RD[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2698                       ; N/A     ;
; RAM_Single_Port:RAM|RD[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2719                       ; N/A     ;
; RAM_Single_Port:RAM|RD[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM_Single_Port:RAM|ram~2719                       ; N/A     ;
; RAM_Single_Port:RAM|WD[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[0]        ; N/A     ;
; RAM_Single_Port:RAM|WD[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[0]        ; N/A     ;
; RAM_Single_Port:RAM|WD[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[10]       ; N/A     ;
; RAM_Single_Port:RAM|WD[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[10]       ; N/A     ;
; RAM_Single_Port:RAM|WD[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[11]       ; N/A     ;
; RAM_Single_Port:RAM|WD[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[11]       ; N/A     ;
; RAM_Single_Port:RAM|WD[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[12]       ; N/A     ;
; RAM_Single_Port:RAM|WD[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[12]       ; N/A     ;
; RAM_Single_Port:RAM|WD[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[13]       ; N/A     ;
; RAM_Single_Port:RAM|WD[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[13]       ; N/A     ;
; RAM_Single_Port:RAM|WD[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[14]       ; N/A     ;
; RAM_Single_Port:RAM|WD[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[14]       ; N/A     ;
; RAM_Single_Port:RAM|WD[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[15]       ; N/A     ;
; RAM_Single_Port:RAM|WD[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[15]       ; N/A     ;
; RAM_Single_Port:RAM|WD[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[16]       ; N/A     ;
; RAM_Single_Port:RAM|WD[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[16]       ; N/A     ;
; RAM_Single_Port:RAM|WD[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[17]       ; N/A     ;
; RAM_Single_Port:RAM|WD[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[17]       ; N/A     ;
; RAM_Single_Port:RAM|WD[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[18]       ; N/A     ;
; RAM_Single_Port:RAM|WD[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[18]       ; N/A     ;
; RAM_Single_Port:RAM|WD[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[19]       ; N/A     ;
; RAM_Single_Port:RAM|WD[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[19]       ; N/A     ;
; RAM_Single_Port:RAM|WD[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[1]        ; N/A     ;
; RAM_Single_Port:RAM|WD[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[1]        ; N/A     ;
; RAM_Single_Port:RAM|WD[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[20]       ; N/A     ;
; RAM_Single_Port:RAM|WD[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[20]       ; N/A     ;
; RAM_Single_Port:RAM|WD[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[21]       ; N/A     ;
; RAM_Single_Port:RAM|WD[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[21]       ; N/A     ;
; RAM_Single_Port:RAM|WD[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[22]       ; N/A     ;
; RAM_Single_Port:RAM|WD[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[22]       ; N/A     ;
; RAM_Single_Port:RAM|WD[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[23]       ; N/A     ;
; RAM_Single_Port:RAM|WD[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[23]       ; N/A     ;
; RAM_Single_Port:RAM|WD[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[24]       ; N/A     ;
; RAM_Single_Port:RAM|WD[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[24]       ; N/A     ;
; RAM_Single_Port:RAM|WD[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[25]       ; N/A     ;
; RAM_Single_Port:RAM|WD[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[25]       ; N/A     ;
; RAM_Single_Port:RAM|WD[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[26]       ; N/A     ;
; RAM_Single_Port:RAM|WD[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[26]       ; N/A     ;
; RAM_Single_Port:RAM|WD[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[27]       ; N/A     ;
; RAM_Single_Port:RAM|WD[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[27]       ; N/A     ;
; RAM_Single_Port:RAM|WD[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[28]       ; N/A     ;
; RAM_Single_Port:RAM|WD[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[28]       ; N/A     ;
; RAM_Single_Port:RAM|WD[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[29]       ; N/A     ;
; RAM_Single_Port:RAM|WD[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[29]       ; N/A     ;
; RAM_Single_Port:RAM|WD[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[2]        ; N/A     ;
; RAM_Single_Port:RAM|WD[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[2]        ; N/A     ;
; RAM_Single_Port:RAM|WD[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[30]       ; N/A     ;
; RAM_Single_Port:RAM|WD[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[30]       ; N/A     ;
; RAM_Single_Port:RAM|WD[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[31]       ; N/A     ;
; RAM_Single_Port:RAM|WD[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[31]       ; N/A     ;
; RAM_Single_Port:RAM|WD[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[3]        ; N/A     ;
; RAM_Single_Port:RAM|WD[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[3]        ; N/A     ;
; RAM_Single_Port:RAM|WD[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[4]        ; N/A     ;
; RAM_Single_Port:RAM|WD[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[4]        ; N/A     ;
; RAM_Single_Port:RAM|WD[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[5]        ; N/A     ;
; RAM_Single_Port:RAM|WD[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[5]        ; N/A     ;
; RAM_Single_Port:RAM|WD[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[6]        ; N/A     ;
; RAM_Single_Port:RAM|WD[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[6]        ; N/A     ;
; RAM_Single_Port:RAM|WD[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[7]        ; N/A     ;
; RAM_Single_Port:RAM|WD[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[7]        ; N/A     ;
; RAM_Single_Port:RAM|WD[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[8]        ; N/A     ;
; RAM_Single_Port:RAM|WD[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[8]        ; N/A     ;
; RAM_Single_Port:RAM|WD[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[9]        ; N/A     ;
; RAM_Single_Port:RAM|WD[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2|Q[9]        ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux31~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux31~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux21~22             ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux21~22             ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux20~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux20~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux19~9              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux19~9              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux18~9              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux18~9              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux17~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux17~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux16~4              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux16~4              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux15~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux15~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux14~14             ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux14~14             ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux13~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux13~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux12~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux12~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux30~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux30~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux11~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux11~8              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux10~5              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux10~5              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux9~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux9~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux8~12              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux8~12              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux7~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux7~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux6~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux6~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux5~6               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux5~6               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux4~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux4~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux3~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux3~7               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux2~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux2~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux29~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux29~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux1~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux1~9               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux0~4               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux0~4               ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux28~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux28~7              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux27~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux27~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux26~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux26~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux25~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux25~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux24~5              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux24~5              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux23~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux23~6              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux22~5              ; N/A     ;
; RISC_V_Core:CORE|ALU:ALURISCV|f[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|ALU:ALURISCV|Mux22~5              ; N/A     ;
; RISC_V_Core:CORE|InstrData[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~0                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~0                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~81                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~81                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~78                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~78                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~75                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~75                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~72                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~72                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~5                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~5                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~8                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~8                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~69                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~69                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~66                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~66                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~63                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~63                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~60                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~60                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~0                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~0                          ; N/A     ;
; RISC_V_Core:CORE|InstrData[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~57                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~57                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~54                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~54                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~51                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~51                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~48                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~48                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~45                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~45                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~43                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~43                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~10                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~10                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~40                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~40                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~16                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~16                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~13                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~37                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~37                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~34                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~34                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~31                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~31                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~19                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~19                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~28                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~28                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~25                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~25                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~22                         ; N/A     ;
; RISC_V_Core:CORE|InstrData[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_Single_Port:ROM|rom~22                         ; N/A     ;
; RISC_V_Core:CORE|PC[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[0]                 ; N/A     ;
; RISC_V_Core:CORE|PC[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[0]                 ; N/A     ;
; RISC_V_Core:CORE|PC[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[10]                ; N/A     ;
; RISC_V_Core:CORE|PC[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[10]                ; N/A     ;
; RISC_V_Core:CORE|PC[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[11]                ; N/A     ;
; RISC_V_Core:CORE|PC[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[11]                ; N/A     ;
; RISC_V_Core:CORE|PC[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[12]                ; N/A     ;
; RISC_V_Core:CORE|PC[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[12]                ; N/A     ;
; RISC_V_Core:CORE|PC[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[13]                ; N/A     ;
; RISC_V_Core:CORE|PC[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[13]                ; N/A     ;
; RISC_V_Core:CORE|PC[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[14]                ; N/A     ;
; RISC_V_Core:CORE|PC[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[14]                ; N/A     ;
; RISC_V_Core:CORE|PC[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[15]                ; N/A     ;
; RISC_V_Core:CORE|PC[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[15]                ; N/A     ;
; RISC_V_Core:CORE|PC[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[16]                ; N/A     ;
; RISC_V_Core:CORE|PC[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[16]                ; N/A     ;
; RISC_V_Core:CORE|PC[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[17]                ; N/A     ;
; RISC_V_Core:CORE|PC[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[17]                ; N/A     ;
; RISC_V_Core:CORE|PC[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[18]                ; N/A     ;
; RISC_V_Core:CORE|PC[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[18]                ; N/A     ;
; RISC_V_Core:CORE|PC[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[19]                ; N/A     ;
; RISC_V_Core:CORE|PC[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[19]                ; N/A     ;
; RISC_V_Core:CORE|PC[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[1]                 ; N/A     ;
; RISC_V_Core:CORE|PC[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[1]                 ; N/A     ;
; RISC_V_Core:CORE|PC[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[20]                ; N/A     ;
; RISC_V_Core:CORE|PC[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[20]                ; N/A     ;
; RISC_V_Core:CORE|PC[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[21]                ; N/A     ;
; RISC_V_Core:CORE|PC[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[21]                ; N/A     ;
; RISC_V_Core:CORE|PC[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[22]~_wirecell      ; N/A     ;
; RISC_V_Core:CORE|PC[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[22]~_wirecell      ; N/A     ;
; RISC_V_Core:CORE|PC[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[23]                ; N/A     ;
; RISC_V_Core:CORE|PC[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[23]                ; N/A     ;
; RISC_V_Core:CORE|PC[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[24]                ; N/A     ;
; RISC_V_Core:CORE|PC[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[24]                ; N/A     ;
; RISC_V_Core:CORE|PC[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[25]                ; N/A     ;
; RISC_V_Core:CORE|PC[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[25]                ; N/A     ;
; RISC_V_Core:CORE|PC[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[26]                ; N/A     ;
; RISC_V_Core:CORE|PC[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[26]                ; N/A     ;
; RISC_V_Core:CORE|PC[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[27]                ; N/A     ;
; RISC_V_Core:CORE|PC[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[27]                ; N/A     ;
; RISC_V_Core:CORE|PC[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[28]                ; N/A     ;
; RISC_V_Core:CORE|PC[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[28]                ; N/A     ;
; RISC_V_Core:CORE|PC[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[29]                ; N/A     ;
; RISC_V_Core:CORE|PC[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[29]                ; N/A     ;
; RISC_V_Core:CORE|PC[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[2]                 ; N/A     ;
; RISC_V_Core:CORE|PC[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[2]                 ; N/A     ;
; RISC_V_Core:CORE|PC[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[30]                ; N/A     ;
; RISC_V_Core:CORE|PC[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[30]                ; N/A     ;
; RISC_V_Core:CORE|PC[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[31]                ; N/A     ;
; RISC_V_Core:CORE|PC[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[31]                ; N/A     ;
; RISC_V_Core:CORE|PC[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[3]                 ; N/A     ;
; RISC_V_Core:CORE|PC[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[3]                 ; N/A     ;
; RISC_V_Core:CORE|PC[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[4]                 ; N/A     ;
; RISC_V_Core:CORE|PC[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[4]                 ; N/A     ;
; RISC_V_Core:CORE|PC[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[5]                 ; N/A     ;
; RISC_V_Core:CORE|PC[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[5]                 ; N/A     ;
; RISC_V_Core:CORE|PC[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[6]                 ; N/A     ;
; RISC_V_Core:CORE|PC[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[6]                 ; N/A     ;
; RISC_V_Core:CORE|PC[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[7]                 ; N/A     ;
; RISC_V_Core:CORE|PC[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[7]                 ; N/A     ;
; RISC_V_Core:CORE|PC[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[8]                 ; N/A     ;
; RISC_V_Core:CORE|PC[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[8]                 ; N/A     ;
; RISC_V_Core:CORE|PC[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[9]                 ; N/A     ;
; RISC_V_Core:CORE|PC[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_PC:PCREG|Q[9]                 ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|a3[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[0]~5             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[0]~5             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[10]~21           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[10]~21           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[11]~30           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[11]~30           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[12]~25           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[12]~25           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[13]~26           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[13]~26           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[14]~27           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[14]~27           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[15]~28           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[15]~28           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[16]~9            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[16]~9            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[17]~10           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[17]~10           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[18]~11           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[18]~11           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[19]~12           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[19]~12           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[1]~6             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[1]~6             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[20]~1            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[20]~1            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[21]~2            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[21]~2            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[22]~3            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[22]~3            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[23]~4            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[23]~4            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[24]~16           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[24]~16           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[25]~17           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[25]~17           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[26]~18           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[26]~18           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[27]~19           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[27]~19           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[28]~14           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[28]~14           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[29]~15           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[29]~15           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[2]~8             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[2]~8             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[30]~13           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[30]~13           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[31]~31           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[31]~31           ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[3]~7             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[3]~7             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[4]~0             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[4]~0             ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[5]~22            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[5]~22            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[6]~23            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[6]~23            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[7]~24            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[7]~24            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[8]~20            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[8]~20            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[9]~29            ; N/A     ;
; RISC_V_Core:CORE|Reg_File:REGFILE|wd3[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Mux_2_1:WD3MUX|Q[9]~29            ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[0]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[0]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[10]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[10]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[11]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[11]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[12]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[12]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[13]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[13]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[14]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[14]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[15]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[15]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[16]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[16]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[17]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[17]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[18]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[18]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[19]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[19]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[1]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[1]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[20]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[20]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[21]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[21]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[22]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[22]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[23]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[23]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[24]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[24]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[25]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[25]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[26]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[26]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[27]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[27]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[28]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[28]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[29]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[29]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[2]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[2]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[30]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[30]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[31]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[31]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[3]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[3]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[4]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[4]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[5]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[5]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[6]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[6]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[7]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[7]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[8]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[8]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[9]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:D_E_PC|Q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC|Q[9]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:E_M_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[0]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[0]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[10]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[10]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[11]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[11]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[12]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[12]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[13]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[13]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[14]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[14]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[15]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[15]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[16]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[16]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[17]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[17]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[18]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[18]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[19]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[19]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[1]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[1]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[20]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[20]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[21]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[21]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[22]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[22]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[23]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[23]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[24]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[24]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[25]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[25]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[26]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[26]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[27]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[27]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[28]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[28]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[29]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[29]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[2]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[2]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[30]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[30]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[31]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[31]        ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[3]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[3]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[4]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[4]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[5]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[5]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[6]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[6]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[7]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[7]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[8]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[8]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[9]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:F_D_PC|Q[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC|Q[9]         ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[0]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[10] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[11] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[12] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[13] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[14] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[15] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[16] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[17] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[18] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[19] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[1]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[1]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[20] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[21] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[22] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[23] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[24] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[25] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[26] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[27] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[28] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[28] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[29] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[29] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[2]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[30] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[30] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[31] ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[3]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[4]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[5]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[6]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[7]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[8]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[9]  ; N/A     ;
; RISC_V_Core:CORE|Reg_Param:M_W_INSTRDATA|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA|Q[9]  ; N/A     ;
; clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                ; N/A     ;
; rx                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                 ; N/A     ;
; rx                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                 ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[0]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[0]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[1]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[1]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[2]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[2]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[3]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[3]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[3]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[3]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[4]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[4]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[4]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[4]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[5]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[5]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[5]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[5]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[6]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[6]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[6]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[6]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[7]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[7]         ; N/A     ;
; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[7]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|Reg_Param:RXREG|Q[7]         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue May  2 18:58:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_pipeline.sv
    Info (12023): Found entity 1: RISC_V_Pipeline File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv
    Info (12023): Found entity 1: RISC_V_Core File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit.sv
    Info (12023): Found entity 1: Forwarding_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_src.sv
    Info (12023): Found entity 1: PC_Src File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Src.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_sp_param.sv
    Info (12023): Found entity 1: Reg_SP_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_SP_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_gp_param.sv
    Info (12023): Found entity 1: Reg_GP_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_GP_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/hazard_detection_unit.sv
    Info (12023): Found entity 1: Hazard_Detection_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Hazard_Detection_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv
    Info (12023): Found entity 1: Mem_Map_Controler_Mul File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/adder.sv
    Info (12023): Found entity 1: Adder File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv
    Info (12023): Found entity 1: UART_Word_FSM File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Word_FSM.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv
    Info (12023): Found entity 1: UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv
    Info (12023): Found entity 1: UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv
    Info (12022): Found design unit 1: UART_pkg (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv
    Info (12023): Found entity 1: UART_Full_Duplex File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_neg_param.sv
    Info (12023): Found entity 1: Reg_Neg_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Neg_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv
    Info (12023): Found entity 1: Shift_Register_R_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv
    Info (12023): Found entity 1: Shift_Register_PISO_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv
    Info (12023): Found entity 1: FSM_UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv
    Info (12023): Found entity 1: FSM_UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv
    Info (12023): Found entity 1: Bit_Rate_Pulse File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv
    Info (12023): Found entity 1: Sign_Ext_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv
    Info (12023): Found entity 1: Sign_Ext File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shifts.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv
    Info (12023): Found entity 1: Shift_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv
    Info (12023): Found entity 1: ROM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/regs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv
    Info (12023): Found entity 1: Reg_PC File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv
    Info (12023): Found entity 1: Reg_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv
    Info (12023): Found entity 1: Reg_File_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv
    Info (12023): Found entity 1: Reg_File File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv
    Info (12023): Found entity 1: RAM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv
    Info (12023): Found entity 1: PC_Enable File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv
    Info (12023): Found entity 1: Mux_4_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv
    Info (12023): Found entity 1: Mux_2_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv
    Info (12023): Found entity 1: Mem_Map_Controler File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/gpio.sv
    Info (12023): Found entity 1: GPIO File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv
    Info (12023): Found entity 1: Counter_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv
    Info (12022): Found design unit 1: Control_Unit_enum (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv
    Info (12023): Found entity 1: Clk_Div File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Clk_Div.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu.sv
    Info (12023): Found entity 1: ALU File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at UART_Tx.sv(44): created implicit net for "bit_count_enable_w" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 44
Warning (10037): Verilog HDL or VHDL warning at GPIO.sv(24): conditional expression evaluates to a constant File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 24
Info (12127): Elaborating entity "RISC_V_Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "RISC_V_Core" for hierarchy "RISC_V_Core:CORE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 61
Info (12128): Elaborating entity "Reg_PC" for hierarchy "RISC_V_Core:CORE|Reg_PC:PCREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 132
Info (12128): Elaborating entity "PC_Enable" for hierarchy "RISC_V_Core:CORE|PC_Enable:PCEN" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 139
Info (12128): Elaborating entity "Adder" for hierarchy "RISC_V_Core:CORE|Adder:PCP4" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 146
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:PCOUTMUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 154
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 167
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISC_V_Core:CORE|Control_Unit:CU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 203
Info (12128): Elaborating entity "Reg_File" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 216
Info (12128): Elaborating entity "Reg_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 54
Info (12128): Elaborating entity "Reg_SP_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 36
Info (12128): Elaborating entity "Reg_GP_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 45
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "RISC_V_Core:CORE|Hazard_Detection_Unit:HDU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 227
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 235
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 253
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 259
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 307
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 356
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 377
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 384
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 440
Info (12128): Elaborating entity "Sign_Ext_Unit" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 455
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 31
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 27
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 38
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 48
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 53
Info (12128): Elaborating entity "Shift_Unit" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 462
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 36
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "RISC_V_Core:CORE|Forwarding_Unit:FU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 474
Info (12128): Elaborating entity "ALU" for hierarchy "RISC_V_Core:CORE|ALU:ALURISCV" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 538
Info (12128): Elaborating entity "PC_Src" for hierarchy "RISC_V_Core:CORE|PC_Src:PCSRC" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 695
Info (12128): Elaborating entity "Mem_Map_Controler" for hierarchy "Mem_Map_Controler:MM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 87
Info (12128): Elaborating entity "ROM_Single_Port" for hierarchy "ROM_Single_Port:ROM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 93
Warning (10850): Verilog HDL warning at ROM_Single_Port.sv(20): number of words (86) in memory file does not match the number of elements in the address range [0:127] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 20
Warning (10030): Net "rom.data_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.waddr_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.we_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Info (12128): Elaborating entity "RAM_Single_Port" for hierarchy "RAM_Single_Port:RAM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 102
Warning (10850): Verilog HDL warning at RAM_Single_Port.sv(22): number of words (36) in memory file does not match the number of elements in the address range [0:63] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 22
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:IO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 112
Info (12128): Elaborating entity "UART_Full_Duplex" for hierarchy "UART_Full_Duplex:UART" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 131
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 43
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXRREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 61
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 81
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 51
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 60
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 88
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 96
Info (12128): Elaborating entity "UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 92
Info (12128): Elaborating entity "FSM_UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 52
Info (12128): Elaborating entity "Shift_Register_PISO_Param" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 71
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[19]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[18]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[17]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[16]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[15]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[14]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[13]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[12]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bc84.tdf
    Info (12023): Found entity 1: altsyncram_bc84 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_bc84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3bi.tdf
    Info (12023): Found entity 1: cntr_3bi File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_3bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_iti.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.02.19:58:28 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM_Single_Port:RAM|ram" is uninferred due to asynchronous read logic File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 18
    Info (276004): RAM logic "ROM_Single_Port:ROM|rom" is uninferred due to inappropriate RAM size File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a98f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[3]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[2]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[1]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[8]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[0]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[7]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[6]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[5]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[4]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
Info (144001): Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 829 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12832 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 12399 logic cells
    Info (21064): Implemented 398 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Tue May  2 18:59:00 2023
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg.


