****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:05:12 2025
****************************************

  Startpoint: cpu_state_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: latched_store_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Fast
  Scenario: FUNC_Fast
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  cpu_state_reg[2]/CK (SAEDRVT14_FSDP_V2_1)        0.00      0.08 r
  cpu_state_reg[2]/Q (SAEDRVT14_FSDP_V2_1)         0.02      0.10 f
  ctmi_12335/X (SAEDRVT14_OA31_U_0P5)              0.01      0.11 f
  placecopt_h_inst_21887/X (SAEDRVT14_BUF_S_0P5)   0.01      0.12 f
  latched_store_reg/D (SAEDRVT14_FSDP_V2_1)        0.00      0.12 f
  data arrival time                                          0.12

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  latched_store_reg/CK (SAEDRVT14_FSDP_V2_1)       0.00      0.07 r
  clock uncertainty                                0.05      0.12
  library hold time                                0.00      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.12
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
