// Seed: 2044497335
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd59
);
  wire _id_1;
  wire id_2;
  wire [id_1  ==  {  1  {  1 'b0 }  } : 'b0] _id_3;
  logic id_4;
  ;
  logic [id_3 : -1] id_5[id_3 : id_3];
  ;
  parameter id_6 = -1'b0 & 1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_14 = 32'd25,
    parameter id_5  = 32'd44,
    parameter id_6  = 32'd90
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input uwire _id_5,
    input wand _id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri0 id_11
);
  wire id_13;
  parameter id_14 = 1;
  logic [1 : -1] id_15;
  module_0 modCall_1 ();
  assign id_7 = id_10;
  assign id_3 = 1 - -1'b0 ? -1'b0 == id_15 : 1;
  logic id_16;
  defparam id_14.id_14 =
  id_7++
  ;
  assign id_16 = 1;
  assign id_13 = id_1;
  tri0 id_17 = 1 == -1'b0;
  assign id_7 = id_16;
  wire id_18;
  logic id_19;
  wire [-1  ==  id_5 : id_6] id_20;
  wire id_21;
  assign id_19 = -1;
endmodule
