 1
行政院國家科學委員會專題研究計畫成果報告 
計畫名稱：軟體無線電系統晶片—總計畫 
(NSC 97-2221-E-002-245)  
執行期限： 97 年 8 月 1 日 至  98 年  12 月  31 日 
主持人：呂學士 博士 台灣大學電子所 
共同主持人：陳筱青 博士 台灣科技大學電機系(所) 
共同主持人：邱弘緯 博士 台北科技大學電子系 
計畫參與人員：廖芳仁、林冠廷、洪煒翔、王裕翔、蔡秉修 台灣大學電子所研究生 
  張書維，郭家豪，黃麟翔，涂柏榕，金彥呈 台灣科技大學電子所研究生 
  王闕旭 江政諭 巫信賢 應尚霖    台北科技大學電子所研究生 
 
一、中文摘要 
 本計畫主要目的為整合各子計畫中的電
路方塊，包括收發機的射頻前端電路，如低
雜音放大器、混波器、驅動放大器以及發射
機的低通濾波器；基頻電路與頻率合成器；
以及資料轉換器三大項，以實現軟體無線電
系統單晶片之目的。我們所研製的軟體無線
電射頻前端電路俱備幾項優點 : 低功率消
耗、晶片面積小、雜音指數的頻率響應又相
當平坦。 
 在低雜音放大器的設計上，我們提出了
一個結合電阻式並聯回授與串聯電感共振的
輸 入 匹 配 技 術 ， 使 放 大 器 可 達 成
800MHz~6GHz 的寬頻輸入阻抗匹配。在
1.5-V 的操作下就可達成寬頻增益與極低的
雜音指數。利用類似的方法，驅動放大器也
能達成 800 MHz ~6GHz 的寬頻匹配，並在
1.5-V 的操作下就可達成優良的線性度與輸
出功率。 
    發射機的低通濾波器能提供可變增益與
可變頻寬的功能。可變增益使得低通濾波器
能適度調整衰減量，以適應從數位類比轉換
器送過來的不同輸入信號強度，並能支援各
種不同無線通訊系統的規格。 
基頻電路架構是取樣式電路，因為在信
號送入類比數位轉換器之前是已經被取樣過
的信號，自然就可以降低對於類比數位轉換
器規格上的要求。其次，濾波器的頻寬會是
取樣頻率的函數，因此只要調整取樣頻率就
可以任意地調整濾波器的頻寬。對於會在許
多不同的頻道範圍之間切換的 SDR 系統，這
樣的架構大大地提昇接收機的靈活度。此外
要利用時脈產生電路來產生這些控制信號/
取樣時脈。這個時脈產生器除了必須產生多
種頻率的時脈，還要產生多種相位的時脈。 
應用於軟體定義無線電的調變器架
構，為五階堆疊式三角積分調變器，是一種
可變式的架構，此外我們利用改變階數與可
變頻率提供 GSM、WCDMA、WLAN 等三
種標準的頻寬，並分別於此三種頻寬中提供
89.45dB、87.62dB、74.21dB 的動態範圍與
8.4mW、11.2mW、14mW 的功率消耗。 
 
關鍵詞: 軟體無線電、射頻前端、低通濾波
器、縮減取樣濾波器、頻率合成器、資料轉
換器電路 
 
Abstract 
As a descendent of the project “the 
software defined radio system chip”, this 
project will be focused on the research and 
development of RF front-end circuits for SDR 
transceivers, including a low noise amplifier, 
mixers, a driver amplifier and the transmitter 
low-pass filter; baseband circuit and frequency 
synthesizer; and data converter. The developed 
SDR front-end circuits offer the advantages of 
low power, small chip size, and flat NF.  
An input matching technique which 
combines of resistive shunt feedback and gate 
 3
調整式射頻電路搭配可調整式基頻電路所達
成的軟體定義無線電收發機。然而在這篇論
文中，確有一些實際上的問題。首先是在射
頻前端電路之前所置放的一個微機電式開
關，以針對不同頻帶切換相對應的匹配電
路。從應用的角度看起來，前端的開關與匹
配電路會因為要支援的系統種類變多而變得
很複雜，且耗費更多生產成本。此外在類比
基頻電路的方面，他們是利用切換電容電阻
與OTA的數目來達成基頻電路的可變增益與
低通濾波的轉角頻率，整個電路特性會因此
嚴重地受到製程偏移的影響。 
    美國 UCLA 的 Abidi 教授所指導的研究
團隊，在 2006 年 ISSCC 會議上發表了一個
在 90nm CMOS 製程下實現的軟體定義無線
電接收機[4-6]。與 Craninckx 不同的是他是利
用數位信號處理的觀念去設計濾波器，因此
還可以一併處理反混疊失真的問題。然而，
所有關於軟體定義無線電的研究在頻率合成
器這邊，都是採用兩個以上的鎖相迴路來達
成寬頻內的載波合成，對於要以精簡的型式
來完成一個軟體無線電收發系統，的確還有
很大的努力空間。 
有鑑於此，本計劃目的為設計一軟體無
線電系統晶片，其中包括射頻前端電路，如
低雜音放大器、混波器、驅動放大器以及發
射機的低通濾波器(子計畫一)；基頻電路與頻
率合成器(子計畫二)；以及資料轉換器(子計
畫三)等三大方向，以符合軟體無線電系統之
應用。 
三、研究方法 
  本計畫為三年期之計畫，全程執行期限
為民國 97 年 8 月 1 日至民國 99 年 7 月 31 日。
本年度為計畫執行之第一年度，預計完成之
工作項目有：低雜訊放大器、接收機前端電
路、濾波器、基頻電路的子電路(主要包含高
階的縮減取樣濾波器以及多頻率多相位的時
脈產生器)及三角積分調變器之電路設計、模
擬、佈局和下線製作等工作。 
 
A. Receiver Front-end 
Fig. 2 shows the architecture of the 
proposed SDR transceiver. It incorporates the 
wideband LNA, single to differential transition, 
double balance mixer, and wideband 
pre-amplifier. 
 
Fig. 2 Architecture of wideband transceiver 
front-end for SDR 
As a receiver front-end of SDR system, the 
wideband characteristics of input matching, 
noise figure and gain are equivalently important 
and need to be interpreted satisfactorily. 
Concerning this, we propose a new receiver 
front-end circuit with design equations. This 
receiver frond-end has the merits of the 
broadband input impedance matching, wide 
bandwidth, flat NF, and small chip-area. In this 
proposal, an 800MHz to 6GHz SDR receiver 
front-end is examined by simulation in CMOS 
90nm technology. Comparing to the power 
consumed by the existing SDR (1.5V/28.5mW) 
[Abidi], the proposed topology shows its 
superiority in power saving (1.5V/17.3mW).  
Except for the receiver front-end, a 
transmitter front-end is proposed and simulated. 
Concerning how to realize power amplifier on 
silicon for SDR application is still a puzzle, a 
wideband and variable gain amplifier is adapted 
in the transmitter front-end instead. To achieve 
the different bandwidths required by different 
standards, a bandwidth-tunable low pass filter 
is invented and used. The low pass filter is 
equipped with the functions of DC offset 
cancellation (DCOC) and auto tuning loop 
(ATL), making the transmitter more compact 
and practical. 
In the first year of this program, effort will 
be devoted to the implementation of receiver 
front-end and low pass filter with DCOC 
function. In the second year, we will start to 
realize the transmitter front-end and ATL 
designs. The last year we shall finish the whole 
transceiver and integrate them with other 
sub-projects and complete the goal of SOC. 
   Up to now, there have been many 
wideband techniques proposed for the 
 5
of Active-Gm-RC and Rauch biquadratic 
sections. The combination of these two 
biquadratic cells is based on power/linearity 
considerations. Active-Gm-RC cells guarantee 
a very good dynamic range with a limited cost 
in power. However, linearity in this cell is 
limited by the “weak” virtual ground of its 
op-amp. Therefore, the Rauch cell allows 
reaching the required linearity for the overall 
filter. This solution provides this baseband 
block with all the required SDR 
programmability. When an Active-Gm-RC 
biquad uses Flexible op-amps and passive 
arrays instead of fixed components, we obtain a 
fully flexible biquadratic cell. Assuming unitary 
gain for the biquad, the design parameters for 
the first fully differential Active-Gm-RC 
biquad shown in Fig. 3 can be written as: 
 
Where R1 and C1 are the values set respectively 
by R1array(hr) and C1array(hc) while ωO1(hr) 
is the unity-gain bandwidth of the FLOA1. 
When ωO1 (hr) changes by a factor β, R1 
changes by the inverse of this factor. Therefore, 
ideally, the quality factor Q b1 is not dependent 
on the input digital words hr and it is constant 
even when the cut-off frequency changes. On 
the other hand, as ωO1 scales proportionally to 
ωb1, power scalability is automatically achieved 
in this biquadratic cell. The input referred PSD 
for the first Active-Gm-RC biquad is 
approximately given by: 
 
This equation shows that the PSD 
decreases as the cut-off frequency increases by 
reducing the resistor values. With a similar 
reasoning, the design parameters for a unitary 
gain Rauch biquadratic section in its fully 
differential configuration can be written as: 
 
where R21, R22 and C21, C22 are the values set 
by the correspondent arrays shown in Fig. 3 and 
driven by the digital words hr and hc, 
respectively. In the Rauch biquad the power 
would not scale automatically when the cut-off 
frequency changes. However, power scaling is 
obtained by driving the flexible op-amp FLOA2 
with the same bits hr of the resistors arrays R21, 
R22. ωo2 is chosen so that: 
 
Where the α factor is selected considering the 
effects of a finite op-amp bandwidth on ωb2 and 
Qb2. The input referred Power Spectral Density 
for the Rauch biquad can be approximated as: 
 
The LPF provides the following features: 
coarse frequency tuning with adaptive power 
consumption by programming the digital word 
hr. Fine frequency tuning for RC process 
deviation compensation is achieved by 
programming the digital word hc. One of the 
power/performance trade-off we implemented 
is to reduce the stop-band attenuation 
performance in case where no large interferers 
or blockers signals are detected. This is 
accomplished by turning-off and bypassing 
biquadratic sections. Furthermore, power 
consumption can be traded for increased kT/C 
noise by decreasing the capacitor sizes and the 
transconductance and increasing the resistor 
values at the same time. 
 
C. 類比基頻電路 
類比基頻電路的部份主要為縮減取樣濾
波器如圖 4 所示，在申請計畫時已完成
Gm-cell 與切換開關電容陣列的設計與模
擬，本年度主要進度為完成控制開關的時脈
產生電路設計。時脈產生電路的部份是利用
verilog code 去把所需要的時脈控制產生出
來，再去合成實體電路。 
 
圖 4 縮減取樣濾波器架構圖 
 7
數。由下式中我們可得知在不同階數可獲得
之訊雜比值[17]： 
( )21 2 123 2 1 22 N LLLSNR Rπ − ++⎛ ⎞= ⎜ ⎟⎝ ⎠  
- 1
- 1
Z
1- Z
- 1 2(1- Z )
-1 Z
- 1 3(1- Z )
- 1 4(1- Z )
-1 Z
-1 Z
- 1
- 1
Z
1- Z
- 1
- 1
Z
1- Z
- 1
- 1
Z
1- Z
- 1
- 1
Z
1- Z
 
圖 8 多標準三角積分調變器系統圖 
 
表 1 各標準之頻寬與所需的規格表 
 BW (MHz) OSR 
Fs 
(MHz) 
DR 
(dB)
GSM 0.1 128 25.6 80-90
WCDMA 1.92 32 122.88 60-70
WLAN 10 16 320 40-50
由於各標準所需的動態範圍不同，因此
利用表 1[4]我們可以獲得各標準所需的取樣
頻率(Fs)與超取樣率(OSR)，並將這些規格輸
入退火演算法中，如此一來便可取得各標準
所需的參數比，但是利用這種方式所得到的
系統參數會有三種，因此我們採用如圖 9 的
流程，在本系統當中共有 11 個系統參數，我
們依照 GSM、WCDMA、WLAN 的順序求
解，依序可求得(a1、a2、b1、b2、b3)、(c1、
c2、c3)、(d1、d2、d3)，利用這種方式可以
讓這三個標準共用部分參數，且可降低繞線
與佈局所需的面積和寄生電容的產生，以增
加此電路對半導體製程變異的抵抗力，增加
實際電路上的正確性。相較於連續時間型的
三角積分調變器，連續型的每改變一次頻率
就必須更改電阻、電容值而言，離散型的在
面對必須更動架構的狀況具有更好的抵抗
力。 
Conformed the 
GSM standard
Using SA to  solve a 
GSM standard 
solution,
SNR(a1,a2,b1,b2,b3)
Conformed the 
GSM standard
Conformed the 
GSM standard
Using SA to  solve a 
WCDMA standard 
solution,
SNR(c1,c2,c3)
Using SA to  solve a 
WLAN standard 
solution,
SNR(d1,d2,d3)
Saved GSM 
Solution, 
a1,a2,b1,b2,b3
Saved WCDMA 
Solution,
c1,c2,c3
initial Multi-
Standard SDM & SA 
process
Saved WLAN 
Solution,
d1,d2,d3
Physical circuit 
simulation
YES
YES
YES
NO
NO
NO
 
圖 9 多標準三角積分調變器參數設計流程 
 
 
圖 10 WLAN 退火收斂狀況 
 
四、結果與討論 
A. Receiver front-end 
The topology of the proposed CMOS SDR 
receiver is shown in Fig. 11. The resistive 
shunt-shunt feedback with post-cascode 
inductor LNA [18] was applied to achieve input 
50ohm matching. A balun-type (micromixer) is 
also implemented in this receiver. The mixer is 
not only providing 50 ohms for inter-stage 
maximum power transfer, but also an useful 
single to differential transformation. The 
combination of these two circuits results in a 
very good receiver topology which is suitable 
for Software Defined Radio system. 
 
 9
The Gilbert cell based switching quad is 
used for compensate the LO-IF and RF-IF 
feedthrough. The load resistor RL provides a 
I-V conversion, thus summing the differential 
output signal, the down-converted signal (IF) 
can be acquired. 
  
Fig. 18 Simulated Input Return Loss 
Fig. 19 Simulated Conversion Voltage Gain 
 
Fig. 18 shows the simulation result of the 
input return loss of the micromixer. The result 
shows that the input return loss is below -10dB 
over the band of interest. The conversion gain 
of each frequency is shown in Fig. 19. It seems 
the mixer can achieve sufficient gain in order to 
suppress the noise which generated from the 
following circuit. The 3-dB frequency is from 
DC to 7GHz which is sufficient form SDR 
system. Not to mention, we can use the peaking 
technique in LNA to compensate the loss due to 
the insufficient GBW in micromixer. Fig. 20. is 
the noise simulation result. The figure shows 
the noise at each frequency is around 12dB. In 
Fig. 21, the result indicates the flicker noise 
corner is located at around 1MHz. Two-tone 
test indicates that the mixer has the linearity 
about +2.2dBm. 
 
   
Fig. 20 Noise Figure of the Micromixer 
Fig. 21 Flicker noise corner simulation 
 
Here, the combination of wideband LNA 
and mixer is simulated and measured. As we 
mentioned before, the input and the output of 
the LNA achieve great matching. Furthermore, 
the mixer is also features 50ohm matching. 
Thus, the signal is ensured to be maximum 
power transfer. The circuit is implemented in 
UMC 90nm CMOS technologies. The layout 
and the die photograph are shown in Fig. 22. 
The die area including testing pads is about 
0.75 x 0.5mm2. The circuit was tested on board 
for RF characterization. The receiver draws 
12.5 mA and the supply voltage is 1.2 V. 
 
  
Fig. 22 SDR Receiver Layout and die photograph 
 
    Fig. 23 shows the input matching of the 
SDR receiver. The simulation indicates that the 
input return loss is below -10dB from 0.55GHz 
to 9GHz. Because of the intrinsic parasitic 
effect and slightly PCB vibration, the 
measurement result shows a slight different 
from the simulation results. The matching BW 
is 1.2GHz to 7GHz. 
 
  
Fig. 23 Input Return Loss 
Fig. 24 Conversion Voltage Gain 
 
    The conversion gain is depicted in Fig. 24. 
The RF frequency is down-converted to 10MHz 
for comparison. The difference between 
simulation and measurement is about 3dB. The 
measured peak gain is 21dB. Fig. 25 shows the 
transient response in oscilloscope. 
 
  
Fig. 25 Transient Response 
Fig. 26 Simulated Noise Figure of the SDR RX 
     
    Noise performance is also considered as 
shown in Fig. 26. The simulation result shows 
that the receiver has the noise response below 
4dB. Table2 indicates the simulation and 
measurement results of the receiver front-end. 
 
 11
    量測結果如下，首先是鎖定時間的量測
結果，我們將此頻率合成器在各種無線通訊
規格下的鎖定時間整理在表3裡。 
表3 頻率合成器鎖定時間量測結果 
Standard Frequency  Band [MHz] 
Locked Time 
@+/- 50KHz 
GSM 
900/1800 
880-960 
1710-1880 
10 uS 
10.5 uS 
UMTS 
FDD/TDD 
1920-2170 
1900-2025 
9~10 uS 
7~10 uS 
Bluetooth 2402-2480 8~10 uS 
Mobile WiMAX 
IEEE 802.16e 
2300-2400 
2305-2320 
8~9 uS 
8~9 uS 
IEEE 802.11b/g 2412-2472 8~9 uS 
 
壓控振盪器的輸出頻率範圍量測結果如
圖33所示，在控制電壓範圍0.4 V到1.3 V下，
振盪器的振盪頻率範圍約是從6.8 GHz到5.0 
GHz。 
 
圖33 頻率合成器VCO頻率量測結果 
 
頻率合成器在振盪器輸出頻率為9.88 
GHz時對除二輸出端進行的相位雜音(phase 
noise)量測結果如圖34(a)所示。藍色曲線為整
數除數模式下所量到的相位雜音，紅色曲線
則為分數除數模式下所量到的相位雜音。從
圖上可看出在分數除數模式下，量化雜音嚴
重影響偏移頻率1MHz以上的相位雜音。而
in-band相位雜音在整數除數模式下約為-90 
dBc/Hz ，在分數除數模式下則約為 -80 
dBc/Hz。 
 
 
(a)    (b) 
圖34 頻率合成器相位雜音量測結果振盪器輸出頻率
為(a) 9.88 GHz 與 (b) 8.16GHz時 
    頻率合成器在振盪器輸出頻率為8.16 
GHz時對除二輸出端進行的相位雜音(phase 
noise)量測結果如圖34(b)所示。藍色曲線為在
整數除數模式下所量到的相位雜音，紅色曲
線則為在分數除數模式下所量到的相位雜
音，黑色曲線則為在分數除數模式下降低
charge pump電流所量到的相位雜音。In-band
相 位 雜 音 在 整 數 除 數 模 式 下 約 為 -94 
dBc/Hz ，在分數除數模式下則約為 -80 
dBc/Hz。降低charge pump電流所量到的相位
雜音結果會變差至-70 dBc/Hz。 
 
E. 三角積分調變器 
表 4 退火演算法最佳化的參數值 
a1 a2 b1 b2 b2 c1 
0.49 0.53 0.98 0.54 0.51 0.8 
c2 c3 d1 d2 d3  
0.42 0.83 0.47 0.41 0.85  
 
在得到表 4 之後，將此參數代回實體電
路中，在本電路中我們所採用的製程為 UMC 
90um 製程，此製程的最大電壓為 1V，為了
有較佳的放大器線性度，我們採用 0.5V 的參
考電壓，此電路的輸出數位部份以 Matlab 處
理獲得表 5 之結果與圖 35 之動態範圍輸出。
量測結果如圖 36 所示；晶片微相圖如圖 37。 
 
表 5 多標準三角積分調變器模擬結果 
標準 GSM WCDMA WLAN
頻寬(MHz) 0.1 1.96 10 
超取樣率 128 32 16 
取樣頻率(MHz) 25.6 122.88 320 
動態範圍(dB) 89.45 87.62 74.20 
訊號對雜訊比(dB) 92.21 88.46 74.64 
訊號對雜訊 
與失真比(dB) 86.61 85.58 74.08 
有效位元(bit) 15 14 12 
功率消耗(mW) 8.4 11.2 14 
晶片面積( 2mm ) 0.9173 *0.9052 
使用製程 UMC 90um 2P9M 
 
圖 35 多標準三角積分調變器動態範圍 
