Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jhuynh\Desktop\Capstone\MotorPwmAccel\soc_system.qsys --block-symbol-file --output-directory=C:\Users\jhuynh\Desktop\Capstone\MotorPwmAccel\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading MotorPwmAccel/soc_system.qsys
Progress: Reading input file
Progress: Adding L298N_Pwm_0 [L298N_Pwm 1.0]
Progress: Parameterizing module L298N_Pwm_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jhuynh\Desktop\Capstone\MotorPwmAccel\soc_system.qsys --synthesis=VHDL --output-directory=C:\Users\jhuynh\Desktop\Capstone\MotorPwmAccel\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading MotorPwmAccel/soc_system.qsys
Progress: Reading input file
Progress: Adding L298N_Pwm_0 [L298N_Pwm 1.0]
Progress: Parameterizing module L298N_Pwm_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: L298N_Pwm_0: "soc_system" instantiated L298N_Pwm "L298N_Pwm_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: sysid_qsys_0: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sysid_qsys_0_control_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sysid_qsys_0_control_slave_burst_adapter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: L298N_Pwm_0_dir_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "L298N_Pwm_0_dir_rsp_width_adapter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/MotorPwmAccel/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 30 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
