<h1 style="text-align: center">Verilog, System Verilog, TCL 语法笔记</h1>

--------------------------------
# 工具
- VS Code + 插件: Markdown Preview Enhanced

--------------------------------
# TODO:

## Verilog
- [x] 整理完成
- [ ] 持续优化


## TCL
- [ ] 进程间通信
- [ ] 错误与异常
- [ ] TCL 脚本库
- [ ] TCL 内部管理

## System Verilog
- [ ] 接口: interface ... endinterface, modport, import, export, clocking ... endclocking, global, forkjoin
- [ ] class
- [ ] ...

