$date
	Thu Aug  7 18:38:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1"
#10000
0"
#12000
1#
#15000
1!
1"
#20000
0"
#22000
0#
#25000
0!
1"
#30000
0"
#32000
1#
#35000
1!
1"
#40000
0"
#45000
1"
#50000
0"
#52000
0#
#55000
0!
1"
#60000
0"
#62000
