--LB91_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_U3
--operation mode is normal

LB91_sload_path[14]_lut_out = LB91L92 $ !LB91_sload_path[14];
LB91_sload_path[14]_reg_input = !QB32_aeb_out & LB91_sload_path[14]_lut_out;
LB91_sload_path[14] = DFFE(LB91_sload_path[14]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );


--LB91_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_U3
--operation mode is counter

LB91_sload_path[13]_lut_out = LB91_sload_path[13] $ LB91L72;
LB91_sload_path[13]_reg_input = !QB32_aeb_out & LB91_sload_path[13]_lut_out;
LB91_sload_path[13] = DFFE(LB91_sload_path[13]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_U3
--operation mode is counter

LB91L92 = CARRY(!LB91L72 # !LB91_sload_path[13]);


--LB91_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_U3
--operation mode is counter

LB91_sload_path[12]_lut_out = LB91_sload_path[12] $ !LB91L52;
LB91_sload_path[12]_reg_input = !QB32_aeb_out & LB91_sload_path[12]_lut_out;
LB91_sload_path[12] = DFFE(LB91_sload_path[12]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_U3
--operation mode is counter

LB91L72 = CARRY(LB91_sload_path[12] & !LB91L52);


--LB91_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_U3
--operation mode is counter

LB91_sload_path[11]_lut_out = LB91_sload_path[11] $ LB91L32;
LB91_sload_path[11]_reg_input = !QB32_aeb_out & LB91_sload_path[11]_lut_out;
LB91_sload_path[11] = DFFE(LB91_sload_path[11]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_U3
--operation mode is counter

LB91L52 = CARRY(!LB91L32 # !LB91_sload_path[11]);


--LB91_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_U3
--operation mode is counter

LB91_sload_path[10]_lut_out = LB91_sload_path[10] $ !LB91L12;
LB91_sload_path[10]_reg_input = !QB32_aeb_out & LB91_sload_path[10]_lut_out;
LB91_sload_path[10] = DFFE(LB91_sload_path[10]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_U3
--operation mode is counter

LB91L32 = CARRY(LB91_sload_path[10] & !LB91L12);


--LB91_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_U3
--operation mode is counter

LB91_sload_path[9]_lut_out = LB91_sload_path[9] $ LB91L91;
LB91_sload_path[9]_reg_input = !QB32_aeb_out & LB91_sload_path[9]_lut_out;
LB91_sload_path[9] = DFFE(LB91_sload_path[9]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_U3
--operation mode is counter

LB91L12 = CARRY(!LB91L91 # !LB91_sload_path[9]);


--LB91_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_U3
--operation mode is counter

LB91_sload_path[8]_lut_out = LB91_sload_path[8] $ !LB91L71;
LB91_sload_path[8]_reg_input = !QB32_aeb_out & LB91_sload_path[8]_lut_out;
LB91_sload_path[8] = DFFE(LB91_sload_path[8]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_U3
--operation mode is counter

LB91L91 = CARRY(LB91_sload_path[8] & !LB91L71);


--LB91_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_U3
--operation mode is counter

LB91_sload_path[7]_lut_out = LB91_sload_path[7] $ LB91L51;
LB91_sload_path[7]_reg_input = !QB32_aeb_out & LB91_sload_path[7]_lut_out;
LB91_sload_path[7] = DFFE(LB91_sload_path[7]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_U3
--operation mode is counter

LB91L71 = CARRY(!LB91L51 # !LB91_sload_path[7]);


--LB91_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_U3
--operation mode is counter

LB91_sload_path[6]_lut_out = LB91_sload_path[6] $ !LB91L31;
LB91_sload_path[6]_reg_input = !QB32_aeb_out & LB91_sload_path[6]_lut_out;
LB91_sload_path[6] = DFFE(LB91_sload_path[6]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_U3
--operation mode is counter

LB91L51 = CARRY(LB91_sload_path[6] & !LB91L31);


--LB91_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_U3
--operation mode is counter

LB91_sload_path[5]_lut_out = LB91_sload_path[5] $ LB91L11;
LB91_sload_path[5]_reg_input = !QB32_aeb_out & LB91_sload_path[5]_lut_out;
LB91_sload_path[5] = DFFE(LB91_sload_path[5]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_U3
--operation mode is counter

LB91L31 = CARRY(!LB91L11 # !LB91_sload_path[5]);


--LB91_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_U3
--operation mode is counter

LB91_sload_path[4]_lut_out = LB91_sload_path[4] $ !LB91L9;
LB91_sload_path[4]_reg_input = !QB32_aeb_out & LB91_sload_path[4]_lut_out;
LB91_sload_path[4] = DFFE(LB91_sload_path[4]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_U3
--operation mode is counter

LB91L11 = CARRY(LB91_sload_path[4] & !LB91L9);


--LB91_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_U3
--operation mode is counter

LB91_sload_path[3]_lut_out = LB91_sload_path[3] $ LB91L7;
LB91_sload_path[3]_reg_input = !QB32_aeb_out & LB91_sload_path[3]_lut_out;
LB91_sload_path[3] = DFFE(LB91_sload_path[3]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_U3
--operation mode is counter

LB91L9 = CARRY(!LB91L7 # !LB91_sload_path[3]);


--LB91_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_U3
--operation mode is counter

LB91_sload_path[2]_lut_out = LB91_sload_path[2] $ !LB91L5;
LB91_sload_path[2]_reg_input = !QB32_aeb_out & LB91_sload_path[2]_lut_out;
LB91_sload_path[2] = DFFE(LB91_sload_path[2]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_U3
--operation mode is counter

LB91L7 = CARRY(LB91_sload_path[2] & !LB91L5);


--LB91_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_U3
--operation mode is counter

LB91_sload_path[1]_lut_out = LB91_sload_path[1] $ LB91L3;
LB91_sload_path[1]_reg_input = !QB32_aeb_out & LB91_sload_path[1]_lut_out;
LB91_sload_path[1] = DFFE(LB91_sload_path[1]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_U3
--operation mode is counter

LB91L5 = CARRY(!LB91L3 # !LB91_sload_path[1]);


--LB91_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_U3
--operation mode is qfbk_counter

LB91_sload_path[0]_lut_out = !LB91_sload_path[0];
LB91_sload_path[0]_reg_input = !QB32_aeb_out & LB91_sload_path[0]_lut_out;
LB91_sload_path[0] = DFFE(LB91_sload_path[0]_reg_input, GLOBAL(MD1_outclock0), J1L901Q, , );

--LB91L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_U3
--operation mode is qfbk_counter

LB91L3 = CARRY(LB91_sload_path[0]);


--LB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_R4
--operation mode is qfbk_counter

LB6_sload_path[0]_lut_out = !LB6_sload_path[0];
LB6_sload_path[0] = DFFE(LB6_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_10_R4
--operation mode is qfbk_counter

LB6_the_carries[1] = CARRY(K1L3 $ !LB6_sload_path[0]);


--LB6_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_10_R4
--operation mode is arithmetic

LB6_pre_out[1]_lut_out = LB6_pre_out[1] $ LB6_the_carries[1];
LB6_pre_out[1] = DFFE(LB6_pre_out[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_10_R4
--operation mode is arithmetic

LB6_the_carries[2] = CARRY(LB6_pre_out[1] $ K1L3 # !LB6_the_carries[1]);


--LB6_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_10_R4
--operation mode is arithmetic

LB6_pre_out[2]_lut_out = LB6_pre_out[2] $ !LB6_the_carries[2];
LB6_pre_out[2] = DFFE(LB6_pre_out[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_10_R4
--operation mode is arithmetic

LB6_the_carries[3] = CARRY(!LB6_the_carries[2] & (LB6_pre_out[2] $ !K1L3));


--LB6_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_10_R4
--operation mode is arithmetic

LB6_pre_out[3]_lut_out = LB6_pre_out[3] $ LB6_the_carries[3];
LB6_pre_out[3] = DFFE(LB6_pre_out[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_10_R4
--operation mode is arithmetic

LB6_the_carries[4] = CARRY(LB6_pre_out[3] $ K1L3 # !LB6_the_carries[3]);


--LB6_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_10_R4
--operation mode is arithmetic

LB6_pre_out[4]_lut_out = LB6_pre_out[4] $ !LB6_the_carries[4];
LB6_pre_out[4] = DFFE(LB6_pre_out[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_10_R4
--operation mode is arithmetic

LB6_the_carries[5] = CARRY(!LB6_the_carries[4] & (LB6_pre_out[4] $ !K1L3));


--LB6_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_10_R4
--operation mode is arithmetic

LB6_pre_out[5]_lut_out = LB6_pre_out[5] $ LB6_the_carries[5];
LB6_pre_out[5] = DFFE(LB6_pre_out[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_10_R4
--operation mode is arithmetic

LB6_the_carries[6] = CARRY(LB6_pre_out[5] $ K1L3 # !LB6_the_carries[5]);


--LB6_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_10_R4
--operation mode is arithmetic

LB6_pre_out[6]_lut_out = LB6_pre_out[6] $ !LB6_the_carries[6];
LB6_pre_out[6] = DFFE(LB6_pre_out[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_10_R4
--operation mode is arithmetic

LB6_the_carries[7] = CARRY(!LB6_the_carries[6] & (LB6_pre_out[6] $ !K1L3));


--LB6_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_10_R4
--operation mode is arithmetic

LB6_pre_out[7]_lut_out = LB6_pre_out[7] $ LB6_the_carries[7];
LB6_pre_out[7] = DFFE(LB6_pre_out[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_10_R4
--operation mode is arithmetic

LB6_the_carries[8] = CARRY(LB6_pre_out[7] $ K1L3 # !LB6_the_carries[7]);


--LB6_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_10_R4
--operation mode is arithmetic

LB6_pre_out[8]_lut_out = LB6_pre_out[8] $ !LB6_the_carries[8];
LB6_pre_out[8] = DFFE(LB6_pre_out[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_10_R4
--operation mode is arithmetic

LB6_the_carries[9] = CARRY(!LB6_the_carries[8] & (LB6_pre_out[8] $ !K1L3));


--LB6_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_10_R4
--operation mode is arithmetic

LB6_pre_out[9]_lut_out = LB6_pre_out[9] $ LB6_the_carries[9];
LB6_pre_out[9] = DFFE(LB6_pre_out[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_10_R4
--operation mode is arithmetic

LB6_the_carries[10] = CARRY(K1L3 $ LB6_pre_out[9] # !LB6_the_carries[9]);


--LB6_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_12_R4
--operation mode is arithmetic

LB6_pre_out[10]_lut_out = LB6_pre_out[10] $ !LB6_the_carries[10];
LB6_pre_out[10] = DFFE(LB6_pre_out[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_12_R4
--operation mode is arithmetic

LB6_the_carries[11] = CARRY(!LB6_the_carries[10] & (K1L3 $ !LB6_pre_out[10]));


--LB6_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_12_R4
--operation mode is arithmetic

LB6_pre_out[11]_lut_out = LB6_pre_out[11] $ LB6_the_carries[11];
LB6_pre_out[11] = DFFE(LB6_pre_out[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_12_R4
--operation mode is arithmetic

LB6_the_carries[12] = CARRY(LB6_pre_out[11] $ K1L3 # !LB6_the_carries[11]);


--LB6_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_12_R4
--operation mode is arithmetic

LB6_pre_out[12]_lut_out = LB6_pre_out[12] $ !LB6_the_carries[12];
LB6_pre_out[12] = DFFE(LB6_pre_out[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_12_R4
--operation mode is arithmetic

LB6_the_carries[13] = CARRY(!LB6_the_carries[12] & (K1L3 $ !LB6_pre_out[12]));


--LB6_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_12_R4
--operation mode is arithmetic

LB6_pre_out[13]_lut_out = LB6_pre_out[13] $ LB6_the_carries[13];
LB6_pre_out[13] = DFFE(LB6_pre_out[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_12_R4
--operation mode is arithmetic

LB6_the_carries[14] = CARRY(LB6_pre_out[13] $ K1L3 # !LB6_the_carries[13]);


--LB6_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_12_R4
--operation mode is arithmetic

LB6_pre_out[14]_lut_out = LB6_pre_out[14] $ !LB6_the_carries[14];
LB6_pre_out[14] = DFFE(LB6_pre_out[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);

--LB6_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_12_R4
--operation mode is arithmetic

LB6_the_carries[15] = CARRY(!LB6_the_carries[14] & (K1L3 $ !LB6_pre_out[14]));


--LB6_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_12_R4
--operation mode is normal

LB6_pre_out[15]_lut_out = LB6_pre_out[15] $ LB6_the_carries[15];
LB6_pre_out[15] = DFFE(LB6_pre_out[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst22);


--LB7_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_3_A4
--operation mode is normal

LB7_q[15]_lut_out = LB7L13 $ LB7_q[15];
LB7_q[15]_sload_eqn = (U1L4Q & K1_inst40[15]) # (!U1L4Q & LB7_q[15]_lut_out);
LB7_q[15] = DFFE(LB7_q[15]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);


--LB7_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_3_A4
--operation mode is counter

LB7_q[14]_lut_out = LB7_q[14] $ !LB7L92;
LB7_q[14]_sload_eqn = (U1L4Q & K1_inst40[14]) # (!U1L4Q & LB7_q[14]_lut_out);
LB7_q[14] = DFFE(LB7_q[14]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_A4
--operation mode is counter

LB7L13 = CARRY(LB7_q[14] & !LB7L92);


--LB7_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_3_A4
--operation mode is counter

LB7_q[13]_lut_out = LB7_q[13] $ LB7L72;
LB7_q[13]_sload_eqn = (U1L4Q & K1_inst40[13]) # (!U1L4Q & LB7_q[13]_lut_out);
LB7_q[13] = DFFE(LB7_q[13]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_A4
--operation mode is counter

LB7L92 = CARRY(!LB7L72 # !LB7_q[13]);


--LB7_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_3_A4
--operation mode is counter

LB7_q[12]_lut_out = LB7_q[12] $ !LB7L52;
LB7_q[12]_sload_eqn = (U1L4Q & K1_inst40[12]) # (!U1L4Q & LB7_q[12]_lut_out);
LB7_q[12] = DFFE(LB7_q[12]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_A4
--operation mode is counter

LB7L72 = CARRY(LB7_q[12] & !LB7L52);


--LB7_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_3_A4
--operation mode is counter

LB7_q[11]_lut_out = LB7_q[11] $ LB7L32;
LB7_q[11]_sload_eqn = (U1L4Q & K1_inst40[11]) # (!U1L4Q & LB7_q[11]_lut_out);
LB7_q[11] = DFFE(LB7_q[11]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_A4
--operation mode is counter

LB7L52 = CARRY(!LB7L32 # !LB7_q[11]);


--LB7_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_3_A4
--operation mode is counter

LB7_q[10]_lut_out = LB7_q[10] $ !LB7L12;
LB7_q[10]_sload_eqn = (U1L4Q & K1_inst40[10]) # (!U1L4Q & LB7_q[10]_lut_out);
LB7_q[10] = DFFE(LB7_q[10]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_A4
--operation mode is counter

LB7L32 = CARRY(LB7_q[10] & !LB7L12);


--LB7_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_1_A4
--operation mode is counter

LB7_q[9]_lut_out = LB7_q[9] $ LB7L91;
LB7_q[9]_sload_eqn = (U1L4Q & K1_inst40[9]) # (!U1L4Q & LB7_q[9]_lut_out);
LB7_q[9] = DFFE(LB7_q[9]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_A4
--operation mode is counter

LB7L12 = CARRY(!LB7L91 # !LB7_q[9]);


--LB7_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_1_A4
--operation mode is counter

LB7_q[8]_lut_out = LB7_q[8] $ !LB7L71;
LB7_q[8]_sload_eqn = (U1L4Q & K1_inst40[8]) # (!U1L4Q & LB7_q[8]_lut_out);
LB7_q[8] = DFFE(LB7_q[8]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_A4
--operation mode is counter

LB7L91 = CARRY(LB7_q[8] & !LB7L71);


--LB7_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_1_A4
--operation mode is counter

LB7_q[7]_lut_out = LB7_q[7] $ LB7L51;
LB7_q[7]_sload_eqn = (U1L4Q & K1_inst40[7]) # (!U1L4Q & LB7_q[7]_lut_out);
LB7_q[7] = DFFE(LB7_q[7]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_A4
--operation mode is counter

LB7L71 = CARRY(!LB7L51 # !LB7_q[7]);


--LB7_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_1_A4
--operation mode is counter

LB7_q[6]_lut_out = LB7_q[6] $ !LB7L31;
LB7_q[6]_sload_eqn = (U1L4Q & K1_inst40[6]) # (!U1L4Q & LB7_q[6]_lut_out);
LB7_q[6] = DFFE(LB7_q[6]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_A4
--operation mode is counter

LB7L51 = CARRY(LB7_q[6] & !LB7L31);


--LB7_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_1_A4
--operation mode is counter

LB7_q[5]_lut_out = LB7_q[5] $ LB7L11;
LB7_q[5]_sload_eqn = (U1L4Q & K1_inst40[5]) # (!U1L4Q & LB7_q[5]_lut_out);
LB7_q[5] = DFFE(LB7_q[5]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_A4
--operation mode is counter

LB7L31 = CARRY(!LB7L11 # !LB7_q[5]);


--LB7_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_1_A4
--operation mode is counter

LB7_q[4]_lut_out = LB7_q[4] $ !LB7L9;
LB7_q[4]_sload_eqn = (U1L4Q & K1_inst40[4]) # (!U1L4Q & LB7_q[4]_lut_out);
LB7_q[4] = DFFE(LB7_q[4]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_A4
--operation mode is counter

LB7L11 = CARRY(LB7_q[4] & !LB7L9);


--LB7_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_1_A4
--operation mode is counter

LB7_q[3]_lut_out = LB7_q[3] $ LB7L7;
LB7_q[3]_sload_eqn = (U1L4Q & K1_inst40[3]) # (!U1L4Q & LB7_q[3]_lut_out);
LB7_q[3] = DFFE(LB7_q[3]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_A4
--operation mode is counter

LB7L9 = CARRY(!LB7L7 # !LB7_q[3]);


--LB7_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_1_A4
--operation mode is counter

LB7_q[2]_lut_out = LB7_q[2] $ !LB7L5;
LB7_q[2]_sload_eqn = (U1L4Q & K1_inst40[2]) # (!U1L4Q & LB7_q[2]_lut_out);
LB7_q[2] = DFFE(LB7_q[2]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_A4
--operation mode is counter

LB7L7 = CARRY(LB7_q[2] & !LB7L5);


--LB7_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_1_A4
--operation mode is counter

LB7_q[1]_lut_out = LB7_q[1] $ LB7L3;
LB7_q[1]_sload_eqn = (U1L4Q & K1_inst40[1]) # (!U1L4Q & LB7_q[1]_lut_out);
LB7_q[1] = DFFE(LB7_q[1]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_A4
--operation mode is counter

LB7L5 = CARRY(!LB7L3 # !LB7_q[1]);


--LB7_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_1_A4
--operation mode is qfbk_counter

LB7_q[0]_lut_out = !LB7_q[0];
LB7_q[0]_sload_eqn = (U1L4Q & K1_inst40[0]) # (!U1L4Q & LB7_q[0]_lut_out);
LB7_q[0] = DFFE(LB7_q[0]_sload_eqn, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , K1_inst5);

--LB7L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_A4
--operation mode is qfbk_counter

LB7L3 = CARRY(LB7_q[0]);


--LB11_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_T2
--operation mode is normal

LB11_sload_path[5]_lut_out = LB11_sload_path[5] $ (LB11L11 & SC1_valid_wreq);
LB11_sload_path[5] = DFFE(LB11_sload_path[5]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );


--LB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_T2
--operation mode is arithmetic

LB11_sload_path[4]_lut_out = LB11_sload_path[4] $ (SC1_valid_wreq & !LB11L9);
LB11_sload_path[4] = DFFE(LB11_sload_path[4]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB11L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_T2
--operation mode is arithmetic

LB11L11 = CARRY(LB11_sload_path[4] & !LB11L9);


--LB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_T2
--operation mode is arithmetic

LB11_sload_path[3]_lut_out = LB11_sload_path[3] $ (SC1_valid_wreq & LB11L7);
LB11_sload_path[3] = DFFE(LB11_sload_path[3]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_T2
--operation mode is arithmetic

LB11L9 = CARRY(!LB11L7 # !LB11_sload_path[3]);


--LB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_T2
--operation mode is arithmetic

LB11_sload_path[2]_lut_out = LB11_sload_path[2] $ (SC1_valid_wreq & !LB11L5);
LB11_sload_path[2] = DFFE(LB11_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_T2
--operation mode is arithmetic

LB11L7 = CARRY(LB11_sload_path[2] & !LB11L5);


--LB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_T2
--operation mode is arithmetic

LB11_sload_path[1]_lut_out = LB11_sload_path[1] $ (SC1_valid_wreq & LB11L3);
LB11_sload_path[1] = DFFE(LB11_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_T2
--operation mode is arithmetic

LB11L5 = CARRY(!LB11L3 # !LB11_sload_path[1]);


--LB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_T2
--operation mode is qfbk_counter

LB11_sload_path[0]_lut_out = SC1_valid_wreq $ LB11_sload_path[0];
LB11_sload_path[0] = DFFE(LB11_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_T2
--operation mode is qfbk_counter

LB11L3 = CARRY(LB11_sload_path[0]);


--LB01_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_15_T2
--operation mode is normal

LB01_sload_path[4]_lut_out = LB01_sload_path[4] $ (RC1L1 & !LB01L9);
LB01_sload_path[4] = DFFE(LB01_sload_path[4]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );


--LB01_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_15_T2
--operation mode is arithmetic

LB01_sload_path[3]_lut_out = LB01_sload_path[3] $ (RC1L1 & LB01L7);
LB01_sload_path[3] = DFFE(LB01_sload_path[3]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_T2
--operation mode is arithmetic

LB01L9 = CARRY(!LB01L7 # !LB01_sload_path[3]);


--LB01_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_15_T2
--operation mode is arithmetic

LB01_sload_path[2]_lut_out = LB01_sload_path[2] $ (RC1L1 & !LB01L5);
LB01_sload_path[2] = DFFE(LB01_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_T2
--operation mode is arithmetic

LB01L7 = CARRY(LB01_sload_path[2] & !LB01L5);


--LB01_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_T2
--operation mode is arithmetic

LB01_sload_path[1]_lut_out = LB01_sload_path[1] $ (RC1L1 & LB01L3);
LB01_sload_path[1] = DFFE(LB01_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_T2
--operation mode is arithmetic

LB01L5 = CARRY(!LB01L3 # !LB01_sload_path[1]);


--LB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_T2
--operation mode is qfbk_counter

LB01_sload_path[0]_lut_out = RC1L1 $ LB01_sload_path[0];
LB01_sload_path[0] = DFFE(LB01_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB01L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_T2
--operation mode is qfbk_counter

LB01L3 = CARRY(LB01_sload_path[0]);


--LB9_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_W2
--operation mode is qfbk_counter

LB9_sload_path[0]_lut_out = !LB9_sload_path[0];
LB9_sload_path[0]_sload_eqn = (SC1L1 & LB9_sload_path[0]) # (!SC1L1 & LB9_sload_path[0]_lut_out);
LB9_sload_path[0] = DFFE(LB9_sload_path[0]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB9_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_8_W2
--operation mode is qfbk_counter

LB9_the_carries[1] = CARRY(SC1_valid_wreq $ !LB9_sload_path[0]);


--LB9_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_8_W2
--operation mode is counter

LB9_pre_out[1]_lut_out = LB9_pre_out[1] $ LB9_the_carries[1];
LB9_pre_out[1]_sload_eqn = (SC1L1 & LB9_pre_out[1]) # (!SC1L1 & LB9_pre_out[1]_lut_out);
LB9_pre_out[1] = DFFE(LB9_pre_out[1]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB9_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_8_W2
--operation mode is counter

LB9_the_carries[2] = CARRY(LB9_pre_out[1] $ SC1_valid_wreq # !LB9_the_carries[1]);


--LB9_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_8_W2
--operation mode is counter

LB9_pre_out[2]_lut_out = LB9_pre_out[2] $ !LB9_the_carries[2];
LB9_pre_out[2]_sload_eqn = (SC1L1 & LB9_pre_out[2]) # (!SC1L1 & LB9_pre_out[2]_lut_out);
LB9_pre_out[2] = DFFE(LB9_pre_out[2]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB9_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_8_W2
--operation mode is counter

LB9_the_carries[3] = CARRY(!LB9_the_carries[2] & (LB9_pre_out[2] $ !SC1_valid_wreq));


--LB9_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_8_W2
--operation mode is counter

LB9_pre_out[3]_lut_out = LB9_pre_out[3] $ LB9_the_carries[3];
LB9_pre_out[3]_sload_eqn = (SC1L1 & LB9_pre_out[3]) # (!SC1L1 & LB9_pre_out[3]_lut_out);
LB9_pre_out[3] = DFFE(LB9_pre_out[3]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB9_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_8_W2
--operation mode is counter

LB9_the_carries[4] = CARRY(LB9_pre_out[3] $ SC1_valid_wreq # !LB9_the_carries[3]);


--LB9_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_8_W2
--operation mode is counter

LB9_pre_out[4]_lut_out = LB9_pre_out[4] $ !LB9_the_carries[4];
LB9_pre_out[4]_sload_eqn = (SC1L1 & LB9_pre_out[4]) # (!SC1L1 & LB9_pre_out[4]_lut_out);
LB9_pre_out[4] = DFFE(LB9_pre_out[4]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );

--LB9_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_8_W2
--operation mode is counter

LB9_the_carries[5] = CARRY(!LB9_the_carries[4] & (LB9_pre_out[4] $ !SC1_valid_wreq));


--LB9_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_8_W2
--operation mode is normal

LB9_pre_out[5]_lut_out = LB9_pre_out[5] $ LB9_the_carries[5];
LB9_pre_out[5]_sload_eqn = (SC1L1 & LB9_pre_out[5]) # (!SC1L1 & LB9_pre_out[5]_lut_out);
LB9_pre_out[5] = DFFE(LB9_pre_out[5]_sload_eqn, GLOBAL(MD1_outclock0), JC1L21Q, , );


--LB8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_10_W3
--operation mode is counter

LB8_q[5]_lut_out = LB8_q[5] $ LB8L11;
LB8_q[5]_sload_eqn = (JC1L9Q & VCC) # (!JC1L9Q & LB8_q[5]_lut_out);
LB8_q[5] = DFFE(LB8_q[5]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_W3
--operation mode is counter

LB8_cout = CARRY(LB8_q[5] # !LB8L11);


--LB8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_10_W3
--operation mode is counter

LB8_q[4]_lut_out = LB8_q[4] $ !LB8L9;
LB8_q[4]_sload_eqn = (JC1L9Q & ~GND) # (!JC1L9Q & LB8_q[4]_lut_out);
LB8_q[4] = DFFE(LB8_q[4]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_W3
--operation mode is counter

LB8L11 = CARRY(!LB8_q[4] & !LB8L9);


--LB8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_10_W3
--operation mode is counter

LB8_q[3]_lut_out = LB8_q[3] $ LB8L7;
LB8_q[3]_sload_eqn = (JC1L9Q & VCC) # (!JC1L9Q & LB8_q[3]_lut_out);
LB8_q[3] = DFFE(LB8_q[3]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_W3
--operation mode is counter

LB8L9 = CARRY(LB8_q[3] # !LB8L7);


--LB8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_10_W3
--operation mode is counter

LB8_q[2]_lut_out = LB8_q[2] $ !LB8L5;
LB8_q[2]_sload_eqn = (JC1L9Q & VCC) # (!JC1L9Q & LB8_q[2]_lut_out);
LB8_q[2] = DFFE(LB8_q[2]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_W3
--operation mode is counter

LB8L7 = CARRY(!LB8_q[2] & !LB8L5);


--LB8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_10_W3
--operation mode is counter

LB8_q[1]_lut_out = LB8_q[1] $ LB8L3;
LB8_q[1]_sload_eqn = (JC1L9Q & VCC) # (!JC1L9Q & LB8_q[1]_lut_out);
LB8_q[1] = DFFE(LB8_q[1]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_W3
--operation mode is counter

LB8L5 = CARRY(LB8_q[1] # !LB8L3);


--LB8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_10_W3
--operation mode is qfbk_counter

LB8_q[0]_lut_out = !LB8_q[0];
LB8_q[0]_sload_eqn = (JC1L9Q & VCC) # (!JC1L9Q & LB8_q[0]_lut_out);
LB8_q[0] = DFFE(LB8_q[0]_sload_eqn, GLOBAL(MD1_outclock0), JC1L61Q, , );

--LB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_W3
--operation mode is qfbk_counter

LB8L3 = CARRY(!LB8_q[0]);


--LB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_N2
--operation mode is arithmetic

LB5_sload_path[1]_lut_out = LB5_sload_path[1] $ LB5L3;
LB5_sload_path[1] = DFFE(LB5_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );

--LB5_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_7_N2
--operation mode is arithmetic

LB5_cout = CARRY(!LB5L3 # !LB5_sload_path[1]);


--LB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_N2
--operation mode is qfbk_counter

LB5_sload_path[0]_lut_out = !LB5_sload_path[0];
LB5_sload_path[0] = DFFE(LB5_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );

--LB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_N2
--operation mode is qfbk_counter

LB5L3 = CARRY(LB5_sload_path[0]);


--LB4_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_M2
--operation mode is normal

LB4_sload_path[4]_lut_out = LB4L9 $ !LB4_sload_path[4];
LB4_sload_path[4] = DFFE(LB4_sload_path[4]_lut_out, GLOBAL(MD1_outclock0), UB1L5Q, , );


--LB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_M2
--operation mode is arithmetic

LB4_sload_path[3]_lut_out = LB4_sload_path[3] $ LB4L7;
LB4_sload_path[3] = DFFE(LB4_sload_path[3]_lut_out, GLOBAL(MD1_outclock0), UB1L5Q, , );

--LB4L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_M2
--operation mode is arithmetic

LB4L9 = CARRY(!LB4L7 # !LB4_sload_path[3]);


--LB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_M2
--operation mode is arithmetic

LB4_sload_path[2]_lut_out = LB4_sload_path[2] $ !LB4L5;
LB4_sload_path[2] = DFFE(LB4_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), UB1L5Q, , );

--LB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_M2
--operation mode is arithmetic

LB4L7 = CARRY(LB4_sload_path[2] & !LB4L5);


--LB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_M2
--operation mode is arithmetic

LB4_sload_path[1]_lut_out = LB4_sload_path[1] $ LB4L3;
LB4_sload_path[1] = DFFE(LB4_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), UB1L5Q, , );

--LB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_M2
--operation mode is arithmetic

LB4L5 = CARRY(!LB4L3 # !LB4_sload_path[1]);


--LB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_M2
--operation mode is qfbk_counter

LB4_sload_path[0]_lut_out = !LB4_sload_path[0];
LB4_sload_path[0] = DFFE(LB4_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), UB1L5Q, , );

--LB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_M2
--operation mode is qfbk_counter

LB4L3 = CARRY(LB4_sload_path[0]);


--LB1_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_D4
--operation mode is counter

LB1_sload_path[4]_lut_out = LB1_sload_path[4] $ !LB1L9;
LB1_sload_path[4]_reg_input = !QB5_aeb_out & LB1_sload_path[4]_lut_out;
LB1_sload_path[4] = DFFE(LB1_sload_path[4]_reg_input, GLOBAL(MD1_outclock0), EB1L8Q, , );

--LB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_D4
--operation mode is counter

LB1L11 = CARRY(LB1_sload_path[4] & !LB1L9);


--LB1_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_D4
--operation mode is counter

LB1_sload_path[3]_lut_out = LB1_sload_path[3] $ LB1L7;
LB1_sload_path[3]_reg_input = !QB5_aeb_out & LB1_sload_path[3]_lut_out;
LB1_sload_path[3] = DFFE(LB1_sload_path[3]_reg_input, GLOBAL(MD1_outclock0), EB1L8Q, , );

--LB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_D4
--operation mode is counter

LB1L9 = CARRY(!LB1L7 # !LB1_sload_path[3]);


--LB1_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_D4
--operation mode is counter

LB1_sload_path[2]_lut_out = LB1_sload_path[2] $ !LB1L5;
LB1_sload_path[2]_reg_input = !QB5_aeb_out & LB1_sload_path[2]_lut_out;
LB1_sload_path[2] = DFFE(LB1_sload_path[2]_reg_input, GLOBAL(MD1_outclock0), EB1L8Q, , );

--LB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_D4
--operation mode is counter

LB1L7 = CARRY(LB1_sload_path[2] & !LB1L5);


--LB1_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_D4
--operation mode is counter

LB1_sload_path[1]_lut_out = LB1_sload_path[1] $ LB1L3;
LB1_sload_path[1]_reg_input = !QB5_aeb_out & LB1_sload_path[1]_lut_out;
LB1_sload_path[1] = DFFE(LB1_sload_path[1]_reg_input, GLOBAL(MD1_outclock0), EB1L8Q, , );

--LB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_D4
--operation mode is counter

LB1L5 = CARRY(!LB1L3 # !LB1_sload_path[1]);


--LB1_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_D4
--operation mode is qfbk_counter

LB1_sload_path[0]_lut_out = !LB1_sload_path[0];
LB1_sload_path[0]_reg_input = !QB5_aeb_out & LB1_sload_path[0]_lut_out;
LB1_sload_path[0] = DFFE(LB1_sload_path[0]_reg_input, GLOBAL(MD1_outclock0), EB1L8Q, , );

--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_D4
--operation mode is qfbk_counter

LB1L3 = CARRY(LB1_sload_path[0]);


--LB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_3_D4
--operation mode is arithmetic

LB1L12 = QB5_aeb_out # LB1L11;

--LB1_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_3_D4
--operation mode is arithmetic

LB1_cout = CARRY(!QB5_aeb_out & !LB1L11);


--LB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_D4
--operation mode is normal

LB2_sload_path[3]_lut_out = LB2L7 $ LB2_sload_path[3];
LB2_sload_path[3] = DFFE(LB2_sload_path[3]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , LB1L31);


--LB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_D4
--operation mode is arithmetic

LB2_sload_path[2]_lut_out = LB2_sload_path[2] $ !LB2L5;
LB2_sload_path[2] = DFFE(LB2_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , LB1L31);

--LB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_D4
--operation mode is arithmetic

LB2L7 = CARRY(LB2_sload_path[2] & !LB2L5);


--LB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_D4
--operation mode is arithmetic

LB2_sload_path[1]_lut_out = LB2_sload_path[1] $ LB2L3;
LB2_sload_path[1] = DFFE(LB2_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , LB1L31);

--LB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_D4
--operation mode is arithmetic

LB2L5 = CARRY(!LB2L3 # !LB2_sload_path[1]);


--LB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_D4
--operation mode is qfbk_counter

LB2_sload_path[0]_lut_out = !LB2_sload_path[0];
LB2_sload_path[0] = DFFE(LB2_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , LB1L31);

--LB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_D4
--operation mode is qfbk_counter

LB2L3 = CARRY(LB2_sload_path[0]);


--LB21_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_13_A3
--operation mode is normal

LB21_q[15]_lut_out = LB21L13 $ LB21_q[15];
LB21_q[15] = DFFE(LB21_q[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);


--LB21_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_13_A3
--operation mode is arithmetic

LB21_q[14]_lut_out = LB21_q[14] $ !LB21L92;
LB21_q[14] = DFFE(LB21_q[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_A3
--operation mode is arithmetic

LB21L13 = CARRY(LB21_q[14] & !LB21L92);


--LB21_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_13_A3
--operation mode is arithmetic

LB21_q[13]_lut_out = LB21_q[13] $ LB21L72;
LB21_q[13] = DFFE(LB21_q[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_A3
--operation mode is arithmetic

LB21L92 = CARRY(!LB21L72 # !LB21_q[13]);


--LB21_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_13_A3
--operation mode is arithmetic

LB21_q[12]_lut_out = LB21_q[12] $ !LB21L52;
LB21_q[12] = DFFE(LB21_q[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_A3
--operation mode is arithmetic

LB21L72 = CARRY(LB21_q[12] & !LB21L52);


--LB21_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_13_A3
--operation mode is arithmetic

LB21_q[11]_lut_out = LB21_q[11] $ LB21L32;
LB21_q[11] = DFFE(LB21_q[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_A3
--operation mode is arithmetic

LB21L52 = CARRY(!LB21L32 # !LB21_q[11]);


--LB21_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_13_A3
--operation mode is arithmetic

LB21_q[10]_lut_out = LB21_q[10] $ !LB21L12;
LB21_q[10] = DFFE(LB21_q[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_A3
--operation mode is arithmetic

LB21L32 = CARRY(LB21_q[10] & !LB21L12);


--LB21_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_11_A3
--operation mode is arithmetic

LB21_q[9]_lut_out = LB21_q[9] $ LB21L91;
LB21_q[9] = DFFE(LB21_q[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_A3
--operation mode is arithmetic

LB21L12 = CARRY(!LB21L91 # !LB21_q[9]);


--LB21_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_11_A3
--operation mode is arithmetic

LB21_q[8]_lut_out = LB21_q[8] $ !LB21L71;
LB21_q[8] = DFFE(LB21_q[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_A3
--operation mode is arithmetic

LB21L91 = CARRY(LB21_q[8] & !LB21L71);


--LB21_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_11_A3
--operation mode is arithmetic

LB21_q[7]_lut_out = LB21_q[7] $ LB21L51;
LB21_q[7] = DFFE(LB21_q[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_A3
--operation mode is arithmetic

LB21L71 = CARRY(!LB21L51 # !LB21_q[7]);


--LB21_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_11_A3
--operation mode is arithmetic

LB21_q[6]_lut_out = LB21_q[6] $ !LB21L31;
LB21_q[6] = DFFE(LB21_q[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_A3
--operation mode is arithmetic

LB21L51 = CARRY(LB21_q[6] & !LB21L31);


--LB21_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_11_A3
--operation mode is arithmetic

LB21_q[5]_lut_out = LB21_q[5] $ LB21L11;
LB21_q[5] = DFFE(LB21_q[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_A3
--operation mode is arithmetic

LB21L31 = CARRY(!LB21L11 # !LB21_q[5]);


--LB21_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_11_A3
--operation mode is arithmetic

LB21_q[4]_lut_out = LB21_q[4] $ !LB21L9;
LB21_q[4] = DFFE(LB21_q[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_A3
--operation mode is arithmetic

LB21L11 = CARRY(LB21_q[4] & !LB21L9);


--LB21_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_11_A3
--operation mode is arithmetic

LB21_q[3]_lut_out = LB21_q[3] $ LB21L7;
LB21_q[3] = DFFE(LB21_q[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_A3
--operation mode is arithmetic

LB21L9 = CARRY(!LB21L7 # !LB21_q[3]);


--LB21_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_11_A3
--operation mode is arithmetic

LB21_q[2]_lut_out = LB21_q[2] $ !LB21L5;
LB21_q[2] = DFFE(LB21_q[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_A3
--operation mode is arithmetic

LB21L7 = CARRY(LB21_q[2] & !LB21L5);


--LB21_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_11_A3
--operation mode is arithmetic

LB21_q[1]_lut_out = LB21_q[1] $ LB21L3;
LB21_q[1] = DFFE(LB21_q[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_A3
--operation mode is arithmetic

LB21L5 = CARRY(!LB21L3 # !LB21_q[1]);


--LB21_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_11_A3
--operation mode is qfbk_counter

LB21_q[0]_lut_out = !LB21_q[0];
LB21_q[0] = DFFE(LB21_q[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , BD1L85Q);

--LB21L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_A3
--operation mode is qfbk_counter

LB21L3 = CARRY(LB21_q[0]);


--LB81_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_L3
--operation mode is qfbk_counter

LB81_sload_path[0]_lut_out = !LB81_sload_path[0];
LB81_sload_path[0] = DFFE(LB81_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_L3
--operation mode is qfbk_counter

LB81_the_carries[1] = CARRY(L1_inst46 $ !LB81_sload_path[0]);


--LB81_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_L3
--operation mode is arithmetic

LB81_pre_out[1]_lut_out = LB81_pre_out[1] $ LB81_the_carries[1];
LB81_pre_out[1] = DFFE(LB81_pre_out[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_L3
--operation mode is arithmetic

LB81_the_carries[2] = CARRY(L1_inst46 $ LB81_pre_out[1] # !LB81_the_carries[1]);


--LB81_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_L3
--operation mode is arithmetic

LB81_pre_out[2]_lut_out = LB81_pre_out[2] $ !LB81_the_carries[2];
LB81_pre_out[2] = DFFE(LB81_pre_out[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_L3
--operation mode is arithmetic

LB81_the_carries[3] = CARRY(!LB81_the_carries[2] & (L1_inst46 $ !LB81_pre_out[2]));


--LB81_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_L3
--operation mode is arithmetic

LB81_pre_out[3]_lut_out = LB81_pre_out[3] $ LB81_the_carries[3];
LB81_pre_out[3] = DFFE(LB81_pre_out[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_L3
--operation mode is arithmetic

LB81_the_carries[4] = CARRY(L1_inst46 $ LB81_pre_out[3] # !LB81_the_carries[3]);


--LB81_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_L3
--operation mode is arithmetic

LB81_pre_out[4]_lut_out = LB81_pre_out[4] $ !LB81_the_carries[4];
LB81_pre_out[4] = DFFE(LB81_pre_out[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_L3
--operation mode is arithmetic

LB81_the_carries[5] = CARRY(!LB81_the_carries[4] & (L1_inst46 $ !LB81_pre_out[4]));


--LB81_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_L3
--operation mode is arithmetic

LB81_pre_out[5]_lut_out = LB81_pre_out[5] $ LB81_the_carries[5];
LB81_pre_out[5] = DFFE(LB81_pre_out[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_L3
--operation mode is arithmetic

LB81_the_carries[6] = CARRY(L1_inst46 $ LB81_pre_out[5] # !LB81_the_carries[5]);


--LB81_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_L3
--operation mode is arithmetic

LB81_pre_out[6]_lut_out = LB81_pre_out[6] $ !LB81_the_carries[6];
LB81_pre_out[6] = DFFE(LB81_pre_out[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_L3
--operation mode is arithmetic

LB81_the_carries[7] = CARRY(!LB81_the_carries[6] & (L1_inst46 $ !LB81_pre_out[6]));


--LB81_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_L3
--operation mode is arithmetic

LB81_pre_out[7]_lut_out = LB81_pre_out[7] $ LB81_the_carries[7];
LB81_pre_out[7] = DFFE(LB81_pre_out[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_7_L3
--operation mode is arithmetic

LB81_the_carries[8] = CARRY(L1_inst46 $ LB81_pre_out[7] # !LB81_the_carries[7]);


--LB81_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_7_L3
--operation mode is arithmetic

LB81_pre_out[8]_lut_out = LB81_pre_out[8] $ !LB81_the_carries[8];
LB81_pre_out[8] = DFFE(LB81_pre_out[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_7_L3
--operation mode is arithmetic

LB81_the_carries[9] = CARRY(!LB81_the_carries[8] & (L1_inst46 $ !LB81_pre_out[8]));


--LB81_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_7_L3
--operation mode is arithmetic

LB81_pre_out[9]_lut_out = LB81_pre_out[9] $ LB81_the_carries[9];
LB81_pre_out[9] = DFFE(LB81_pre_out[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_7_L3
--operation mode is arithmetic

LB81_the_carries[10] = CARRY(L1_inst46 $ LB81_pre_out[9] # !LB81_the_carries[9]);


--LB81_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_9_L3
--operation mode is arithmetic

LB81_pre_out[10]_lut_out = LB81_pre_out[10] $ !LB81_the_carries[10];
LB81_pre_out[10] = DFFE(LB81_pre_out[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_9_L3
--operation mode is arithmetic

LB81_the_carries[11] = CARRY(!LB81_the_carries[10] & (LB81_pre_out[10] $ !L1_inst46));


--LB81_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_9_L3
--operation mode is arithmetic

LB81_pre_out[11]_lut_out = LB81_pre_out[11] $ LB81_the_carries[11];
LB81_pre_out[11] = DFFE(LB81_pre_out[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_9_L3
--operation mode is arithmetic

LB81_the_carries[12] = CARRY(LB81_pre_out[11] $ L1_inst46 # !LB81_the_carries[11]);


--LB81_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_9_L3
--operation mode is arithmetic

LB81_pre_out[12]_lut_out = LB81_pre_out[12] $ !LB81_the_carries[12];
LB81_pre_out[12] = DFFE(LB81_pre_out[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_9_L3
--operation mode is arithmetic

LB81_the_carries[13] = CARRY(!LB81_the_carries[12] & (LB81_pre_out[12] $ !L1_inst46));


--LB81_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_9_L3
--operation mode is arithmetic

LB81_pre_out[13]_lut_out = LB81_pre_out[13] $ LB81_the_carries[13];
LB81_pre_out[13] = DFFE(LB81_pre_out[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_9_L3
--operation mode is arithmetic

LB81_the_carries[14] = CARRY(LB81_pre_out[13] $ L1_inst46 # !LB81_the_carries[13]);


--LB81_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_9_L3
--operation mode is arithmetic

LB81_pre_out[14]_lut_out = LB81_pre_out[14] $ !LB81_the_carries[14];
LB81_pre_out[14] = DFFE(LB81_pre_out[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);

--LB81_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_9_L3
--operation mode is arithmetic

LB81_the_carries[15] = CARRY(!LB81_the_carries[14] & (L1_inst46 $ !LB81_pre_out[14]));


--LB81_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_9_L3
--operation mode is normal

LB81_pre_out[15]_lut_out = LB81_the_carries[15] $ LB81_pre_out[15];
LB81_pre_out[15] = DFFE(LB81_pre_out[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst48);


--LB61_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_V3
--operation mode is arithmetic

LB61_sload_path[2]_lut_out = LB61_sload_path[2] $ !LB61L5;
LB61_sload_path[2] = DFFE(LB61_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB61_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC3_6_V3
--operation mode is arithmetic

LB61_cout = CARRY(LB61_sload_path[2] & !LB61L5);


--LB61_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_V3
--operation mode is arithmetic

LB61_sload_path[1]_lut_out = LB61_sload_path[1] $ LB61L3;
LB61_sload_path[1] = DFFE(LB61_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB61L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_V3
--operation mode is arithmetic

LB61L5 = CARRY(!LB61L3 # !LB61_sload_path[1]);


--LB61_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_V3
--operation mode is arithmetic

LB61_sload_path[0]_lut_out = !LB61_sload_path[0];
LB61_sload_path[0] = DFFE(LB61_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB61L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_V3
--operation mode is arithmetic

LB61L3 = CARRY(LB61_sload_path[0]);


--LB71_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC8_6_V3
--operation mode is arithmetic

LB71_sload_path[2]_lut_out = LB71_sload_path[2] $ LB71L6;
LB71_sload_path[2] = DFFE(LB71_sload_path[2]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB71_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_6_V3
--operation mode is arithmetic

LB71_cout = CARRY(!LB71L6 # !LB71_sload_path[2]);


--LB71_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC7_6_V3
--operation mode is arithmetic

LB71_sload_path[1]_lut_out = LB71_sload_path[1] $ !LB71L4;
LB71_sload_path[1] = DFFE(LB71_sload_path[1]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB71L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC7_6_V3
--operation mode is arithmetic

LB71L6 = CARRY(LB71_sload_path[1] & !LB71L4);


--LB71_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC6_6_V3
--operation mode is arithmetic

LB71_sload_path[0]_lut_out = LB71_sload_path[0] $ LB71L3;
LB71_sload_path[0] = DFFE(LB71_sload_path[0]_lut_out, GLOBAL(MD1_outclock0), !BD1L521Q, , BD1L301Q);

--LB71L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC6_6_V3
--operation mode is arithmetic

LB71L4 = CARRY(!LB71L3 # !LB71_sload_path[0]);


--LB51_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_5_N3
--operation mode is qfbk_counter

LB51_q[0]_lut_out = !LB51_q[0];
LB51_q[0]_sload_eqn = (BD1L521Q & QD1_portadataout[2]) # (!BD1L521Q & LB51_q[0]_lut_out);
LB51_q[0] = DFFE(LB51_q[0]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_5_N3
--operation mode is qfbk_counter

LB51_the_carries[1] = CARRY(BD1L221Q $ !LB51_q[0]);


--LB51_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_5_N3
--operation mode is counter

LB51_pre_out[1]_lut_out = LB51_pre_out[1] $ LB51_the_carries[1];
LB51_pre_out[1]_sload_eqn = (BD1L521Q & QD1_portadataout[3]) # (!BD1L521Q & LB51_pre_out[1]_lut_out);
LB51_pre_out[1] = DFFE(LB51_pre_out[1]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_5_N3
--operation mode is counter

LB51_the_carries[2] = CARRY(LB51_pre_out[1] $ BD1L221Q # !LB51_the_carries[1]);


--LB51_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_5_N3
--operation mode is counter

LB51_pre_out[2]_lut_out = LB51_pre_out[2] $ !LB51_the_carries[2];
LB51_pre_out[2]_sload_eqn = (BD1L521Q & QD1_portadataout[4]) # (!BD1L521Q & LB51_pre_out[2]_lut_out);
LB51_pre_out[2] = DFFE(LB51_pre_out[2]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_5_N3
--operation mode is counter

LB51_the_carries[3] = CARRY(!LB51_the_carries[2] & (LB51_pre_out[2] $ !BD1L221Q));


--LB51_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_5_N3
--operation mode is counter

LB51_pre_out[3]_lut_out = LB51_pre_out[3] $ LB51_the_carries[3];
LB51_pre_out[3]_sload_eqn = (BD1L521Q & QD1_portadataout[5]) # (!BD1L521Q & LB51_pre_out[3]_lut_out);
LB51_pre_out[3] = DFFE(LB51_pre_out[3]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_5_N3
--operation mode is counter

LB51_the_carries[4] = CARRY(LB51_pre_out[3] $ BD1L221Q # !LB51_the_carries[3]);


--LB51_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_5_N3
--operation mode is counter

LB51_pre_out[4]_lut_out = LB51_pre_out[4] $ !LB51_the_carries[4];
LB51_pre_out[4]_sload_eqn = (BD1L521Q & QD1_portadataout[6]) # (!BD1L521Q & LB51_pre_out[4]_lut_out);
LB51_pre_out[4] = DFFE(LB51_pre_out[4]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_5_N3
--operation mode is counter

LB51_the_carries[5] = CARRY(!LB51_the_carries[4] & (LB51_pre_out[4] $ !BD1L221Q));


--LB51_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_5_N3
--operation mode is counter

LB51_pre_out[5]_lut_out = LB51_pre_out[5] $ LB51_the_carries[5];
LB51_pre_out[5]_sload_eqn = (BD1L521Q & QD1_portadataout[7]) # (!BD1L521Q & LB51_pre_out[5]_lut_out);
LB51_pre_out[5] = DFFE(LB51_pre_out[5]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_5_N3
--operation mode is counter

LB51_the_carries[6] = CARRY(LB51_pre_out[5] $ BD1L221Q # !LB51_the_carries[5]);


--LB51_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_5_N3
--operation mode is counter

LB51_pre_out[6]_lut_out = LB51_pre_out[6] $ !LB51_the_carries[6];
LB51_pre_out[6]_sload_eqn = (BD1L521Q & QD1_portadataout[8]) # (!BD1L521Q & LB51_pre_out[6]_lut_out);
LB51_pre_out[6] = DFFE(LB51_pre_out[6]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_5_N3
--operation mode is counter

LB51_the_carries[7] = CARRY(!LB51_the_carries[6] & (LB51_pre_out[6] $ !BD1L221Q));


--LB51_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_5_N3
--operation mode is counter

LB51_pre_out[7]_lut_out = LB51_pre_out[7] $ LB51_the_carries[7];
LB51_pre_out[7]_sload_eqn = (BD1L521Q & QD1_portadataout[9]) # (!BD1L521Q & LB51_pre_out[7]_lut_out);
LB51_pre_out[7] = DFFE(LB51_pre_out[7]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_5_N3
--operation mode is counter

LB51_the_carries[8] = CARRY(LB51_pre_out[7] $ BD1L221Q # !LB51_the_carries[7]);


--LB51_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_5_N3
--operation mode is counter

LB51_pre_out[8]_lut_out = LB51_pre_out[8] $ !LB51_the_carries[8];
LB51_pre_out[8]_sload_eqn = (BD1L521Q & QD1_portadataout[10]) # (!BD1L521Q & LB51_pre_out[8]_lut_out);
LB51_pre_out[8] = DFFE(LB51_pre_out[8]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_5_N3
--operation mode is counter

LB51_the_carries[9] = CARRY(!LB51_the_carries[8] & (LB51_pre_out[8] $ !BD1L221Q));


--LB51_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_5_N3
--operation mode is counter

LB51_pre_out[9]_lut_out = LB51_pre_out[9] $ LB51_the_carries[9];
LB51_pre_out[9]_sload_eqn = (BD1L521Q & QD1_portadataout[11]) # (!BD1L521Q & LB51_pre_out[9]_lut_out);
LB51_pre_out[9] = DFFE(LB51_pre_out[9]_sload_eqn, GLOBAL(MD1_outclock0), , , BD1L89Q);

--LB51_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_5_N3
--operation mode is counter

LB51_the_carries[10] = CARRY(LB51_pre_out[9] $ BD1L221Q # !LB51_the_carries[9]);


--LB31_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_U3
--operation mode is counter

LB31_sload_path[4]_lut_out = LB31_sload_path[4] $ !LB31L9;
LB31_sload_path[4]_reg_input = !QB51_aeb_out & LB31_sload_path[4]_lut_out;
LB31_sload_path[4] = DFFE(LB31_sload_path[4]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , );

--LB31L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_U3
--operation mode is counter

LB31L11 = CARRY(LB31_sload_path[4] & !LB31L9);


--LB31_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_U3
--operation mode is counter

LB31_sload_path[3]_lut_out = LB31_sload_path[3] $ LB31L7;
LB31_sload_path[3]_reg_input = !QB51_aeb_out & LB31_sload_path[3]_lut_out;
LB31_sload_path[3] = DFFE(LB31_sload_path[3]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , );

--LB31L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_U3
--operation mode is counter

LB31L9 = CARRY(!LB31L7 # !LB31_sload_path[3]);


--LB31_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_U3
--operation mode is counter

LB31_sload_path[2]_lut_out = LB31_sload_path[2] $ !LB31L5;
LB31_sload_path[2]_reg_input = !QB51_aeb_out & LB31_sload_path[2]_lut_out;
LB31_sload_path[2] = DFFE(LB31_sload_path[2]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , );

--LB31L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_U3
--operation mode is counter

LB31L7 = CARRY(LB31_sload_path[2] & !LB31L5);


--LB31_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_U3
--operation mode is counter

LB31_sload_path[1]_lut_out = LB31_sload_path[1] $ LB31L3;
LB31_sload_path[1]_reg_input = !QB51_aeb_out & LB31_sload_path[1]_lut_out;
LB31_sload_path[1] = DFFE(LB31_sload_path[1]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , );

--LB31L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_U3
--operation mode is counter

LB31L5 = CARRY(!LB31L3 # !LB31_sload_path[1]);


--LB31_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_U3
--operation mode is qfbk_counter

LB31_sload_path[0]_lut_out = !LB31_sload_path[0];
LB31_sload_path[0]_reg_input = !QB51_aeb_out & LB31_sload_path[0]_lut_out;
LB31_sload_path[0] = DFFE(LB31_sload_path[0]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , );

--LB31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_U3
--operation mode is qfbk_counter

LB31L3 = CARRY(LB31_sload_path[0]);


--LB31L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_9_U3
--operation mode is arithmetic

LB31L12 = QB51_aeb_out # LB31L11;

--LB31_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_9_U3
--operation mode is arithmetic

LB31_cout = CARRY(!QB51_aeb_out & !LB31L11);


--LB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_U3
--operation mode is counter

LB41_sload_path[3]_lut_out = LB41_sload_path[3] $ LB41L7;
LB41_sload_path[3]_reg_input = !QB61_aeb_out & LB41_sload_path[3]_lut_out;
LB41_sload_path[3] = DFFE(LB41_sload_path[3]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , LB31L31);

--LB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_U3
--operation mode is counter

LB41L9 = CARRY(!LB41L7 # !LB41_sload_path[3]);


--LB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_U3
--operation mode is counter

LB41_sload_path[2]_lut_out = LB41_sload_path[2] $ !LB41L5;
LB41_sload_path[2]_reg_input = !QB61_aeb_out & LB41_sload_path[2]_lut_out;
LB41_sload_path[2] = DFFE(LB41_sload_path[2]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , LB31L31);

--LB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_U3
--operation mode is counter

LB41L7 = CARRY(LB41_sload_path[2] & !LB41L5);


--LB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_U3
--operation mode is counter

LB41_sload_path[1]_lut_out = LB41_sload_path[1] $ LB41L3;
LB41_sload_path[1]_reg_input = !QB61_aeb_out & LB41_sload_path[1]_lut_out;
LB41_sload_path[1] = DFFE(LB41_sload_path[1]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , LB31L31);

--LB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_U3
--operation mode is counter

LB41L5 = CARRY(!LB41L3 # !LB41_sload_path[1]);


--LB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_U3
--operation mode is qfbk_counter

LB41_sload_path[0]_lut_out = !LB41_sload_path[0];
LB41_sload_path[0]_reg_input = !QB61_aeb_out & LB41_sload_path[0]_lut_out;
LB41_sload_path[0] = DFFE(LB41_sload_path[0]_reg_input, GLOBAL(MD1_outclock0), HD1L01Q, , LB31L31);

--LB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_U3
--operation mode is qfbk_counter

LB41L3 = CARRY(LB41_sload_path[0]);


--LB41L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_6_U3
--operation mode is arithmetic

LB41L81 = QB61_aeb_out # !LB41L9;

--LB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_6_U3
--operation mode is arithmetic

LB41_cout = CARRY(QB61_aeb_out # !LB41L9);


--ND1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC1_7_A1
--operation mode is normal

ND1_lcell_hgrant = GND;


--ND1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC5_5_A1
--operation mode is normal

ND1_lcell_hresp0 = !B1L43Q;


--ND1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC6_7_A1
--operation mode is normal

ND1_lcell_hresp1 = VCC;


--MD1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_1
MD1_outclock0 = PLL(CLK2p, , );

--MD1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_1
MD1_outclock1 = PLL(CLK2p, , );


--W1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~0COMBOUT at LC1_6_M2
--operation mode is arithmetic

W1L82 = !W1_ina[0] & W1_ind[0];

--W1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~0 at LC1_6_M2
--operation mode is arithmetic

W1L72 = CARRY(!W1_ina[0] & W1_ind[0]);


--W1L03 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~1COMBOUT at LC2_6_M2
--operation mode is arithmetic

W1L03 = W1_ind[1] & (W1L72 # !W1_ina[1]) # !W1_ind[1] & !W1_ina[1] & W1L72;

--W1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~1 at LC2_6_M2
--operation mode is arithmetic

W1L92 = CARRY(W1_ind[1] & W1_ina[1] & !W1L72 # !W1_ind[1] & (W1_ina[1] # !W1L72));


--W1L23 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~2COMBOUT at LC3_6_M2
--operation mode is arithmetic

W1L23 = W1_ind[2] & (!W1L92 # !W1_ina[2]) # !W1_ind[2] & !W1_ina[2] & !W1L92;

--W1L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~2 at LC3_6_M2
--operation mode is arithmetic

W1L13 = CARRY(W1_ind[2] & (!W1L92 # !W1_ina[2]) # !W1_ind[2] & !W1_ina[2] & !W1L92);


--W1L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~3COMBOUT at LC4_6_M2
--operation mode is arithmetic

W1L43 = W1_ina[3] & W1_ind[3] & W1L13 # !W1_ina[3] & (W1_ind[3] # W1L13);

--W1L33 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~3 at LC4_6_M2
--operation mode is arithmetic

W1L33 = CARRY(W1_ina[3] & (!W1L13 # !W1_ind[3]) # !W1_ina[3] & !W1_ind[3] & !W1L13);


--W1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~4COMBOUT at LC5_6_M2
--operation mode is arithmetic

W1L63 = W1_ind[4] & (!W1L33 # !W1_ina[4]) # !W1_ind[4] & !W1_ina[4] & !W1L33;

--W1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~4 at LC5_6_M2
--operation mode is arithmetic

W1L53 = CARRY(W1_ind[4] & (!W1L33 # !W1_ina[4]) # !W1_ind[4] & !W1_ina[4] & !W1L33);


--W1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~5COMBOUT at LC6_6_M2
--operation mode is arithmetic

W1L83 = W1_ina[5] & W1_ind[5] & W1L53 # !W1_ina[5] & (W1_ind[5] # W1L53);

--W1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~5 at LC6_6_M2
--operation mode is arithmetic

W1L73 = CARRY(W1_ina[5] & (!W1L53 # !W1_ind[5]) # !W1_ina[5] & !W1_ind[5] & !W1L53);


--W1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~6COMBOUT at LC7_6_M2
--operation mode is arithmetic

W1L04 = W1_ina[6] & W1_ind[6] & !W1L73 # !W1_ina[6] & (W1_ind[6] # !W1L73);

--W1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~6 at LC7_6_M2
--operation mode is arithmetic

W1L93 = CARRY(W1_ina[6] & W1_ind[6] & !W1L73 # !W1_ina[6] & (W1_ind[6] # !W1L73));


--W1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~7COMBOUT at LC8_6_M2
--operation mode is arithmetic

W1L24 = W1_ind[7] & (W1L93 # !W1_ina[7]) # !W1_ind[7] & !W1_ina[7] & W1L93;

--W1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~7 at LC8_6_M2
--operation mode is arithmetic

W1L14 = CARRY(W1_ind[7] & W1_ina[7] & !W1L93 # !W1_ind[7] & (W1_ina[7] # !W1L93));


--W1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~8COMBOUT at LC9_6_M2
--operation mode is arithmetic

W1L44 = W1_ina[8] & W1_ind[8] & !W1L14 # !W1_ina[8] & (W1_ind[8] # !W1L14);

--W1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~8 at LC9_6_M2
--operation mode is arithmetic

W1L34 = CARRY(W1_ina[8] & W1_ind[8] & !W1L14 # !W1_ina[8] & (W1_ind[8] # !W1L14));


--W1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~9 at LC10_6_M2
--operation mode is normal

W1L54 = W1_ina[9] & W1_ind[9] & W1L34 # !W1_ina[9] & (W1_ind[9] # W1L34);


--W1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~0COMBOUT at LC1_7_M2
--operation mode is arithmetic

W1L9 = !W1_ind[0] & W1_ina[0];

--W1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~0 at LC1_7_M2
--operation mode is arithmetic

W1L8 = CARRY(!W1_ind[0] & W1_ina[0]);


--W1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~1COMBOUT at LC2_7_M2
--operation mode is arithmetic

W1L11 = W1_ina[1] & (W1L8 # !W1_ind[1]) # !W1_ina[1] & !W1_ind[1] & W1L8;

--W1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~1 at LC2_7_M2
--operation mode is arithmetic

W1L01 = CARRY(W1_ina[1] & W1_ind[1] & !W1L8 # !W1_ina[1] & (W1_ind[1] # !W1L8));


--W1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~2COMBOUT at LC3_7_M2
--operation mode is arithmetic

W1L31 = W1_ina[2] & (!W1L01 # !W1_ind[2]) # !W1_ina[2] & !W1_ind[2] & !W1L01;

--W1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~2 at LC3_7_M2
--operation mode is arithmetic

W1L21 = CARRY(W1_ina[2] & (!W1L01 # !W1_ind[2]) # !W1_ina[2] & !W1_ind[2] & !W1L01);


--W1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~3COMBOUT at LC4_7_M2
--operation mode is arithmetic

W1L51 = W1_ind[3] & W1_ina[3] & W1L21 # !W1_ind[3] & (W1_ina[3] # W1L21);

--W1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~3 at LC4_7_M2
--operation mode is arithmetic

W1L41 = CARRY(W1_ind[3] & (!W1L21 # !W1_ina[3]) # !W1_ind[3] & !W1_ina[3] & !W1L21);


--W1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~4COMBOUT at LC5_7_M2
--operation mode is arithmetic

W1L71 = W1_ina[4] & (!W1L41 # !W1_ind[4]) # !W1_ina[4] & !W1_ind[4] & !W1L41;

--W1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~4 at LC5_7_M2
--operation mode is arithmetic

W1L61 = CARRY(W1_ina[4] & (!W1L41 # !W1_ind[4]) # !W1_ina[4] & !W1_ind[4] & !W1L41);


--W1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~5COMBOUT at LC6_7_M2
--operation mode is arithmetic

W1L91 = W1_ind[5] & W1_ina[5] & W1L61 # !W1_ind[5] & (W1_ina[5] # W1L61);

--W1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~5 at LC6_7_M2
--operation mode is arithmetic

W1L81 = CARRY(W1_ind[5] & (!W1L61 # !W1_ina[5]) # !W1_ind[5] & !W1_ina[5] & !W1L61);


--W1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~6COMBOUT at LC7_7_M2
--operation mode is arithmetic

W1L12 = W1_ind[6] & W1_ina[6] & !W1L81 # !W1_ind[6] & (W1_ina[6] # !W1L81);

--W1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~6 at LC7_7_M2
--operation mode is arithmetic

W1L02 = CARRY(W1_ind[6] & W1_ina[6] & !W1L81 # !W1_ind[6] & (W1_ina[6] # !W1L81));


--W1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~7COMBOUT at LC8_7_M2
--operation mode is arithmetic

W1L32 = W1_ina[7] & (W1L02 # !W1_ind[7]) # !W1_ina[7] & !W1_ind[7] & W1L02;

--W1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~7 at LC8_7_M2
--operation mode is arithmetic

W1L22 = CARRY(W1_ina[7] & W1_ind[7] & !W1L02 # !W1_ina[7] & (W1_ind[7] # !W1L02));


--W1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~8COMBOUT at LC9_7_M2
--operation mode is arithmetic

W1L52 = W1_ind[8] & W1_ina[8] & !W1L22 # !W1_ind[8] & (W1_ina[8] # !W1L22);

--W1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~8 at LC9_7_M2
--operation mode is arithmetic

W1L42 = CARRY(W1_ind[8] & W1_ina[8] & !W1L22 # !W1_ind[8] & (W1_ina[8] # !W1L22));


--W1L62 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~9 at LC10_7_M2
--operation mode is normal

W1L62 = W1_ind[9] & W1L42 & W1_ina[9] # !W1_ind[9] & (W1L42 # W1_ina[9]);


--AB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~1 at LC4_10_A4
--operation mode is arithmetic

AB1L93 = AB1_dpr_radr[0] $ AB1_dpr_wadr[0];

--AB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~1COUT at LC4_10_A4
--operation mode is arithmetic

AB1L04 = CARRY(AB1_dpr_wadr[0] # !AB1_dpr_radr[0]);


--AB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~2 at LC5_10_A4
--operation mode is arithmetic

AB1L14 = AB1_dpr_wadr[1] $ AB1_dpr_radr[1] $ !AB1L04;

--AB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~2COUT at LC5_10_A4
--operation mode is arithmetic

AB1L24 = CARRY(AB1_dpr_wadr[1] & AB1_dpr_radr[1] & !AB1L04 # !AB1_dpr_wadr[1] & (AB1_dpr_radr[1] # !AB1L04));


--AB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~3 at LC6_10_A4
--operation mode is arithmetic

AB1L34 = AB1_dpr_radr[2] $ AB1_dpr_wadr[2] $ AB1L24;

--AB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~3COUT at LC6_10_A4
--operation mode is arithmetic

AB1L44 = CARRY(AB1_dpr_radr[2] & AB1_dpr_wadr[2] & !AB1L24 # !AB1_dpr_radr[2] & (AB1_dpr_wadr[2] # !AB1L24));


--AB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~4 at LC7_10_A4
--operation mode is arithmetic

AB1L54 = AB1_dpr_radr[3] $ AB1_dpr_wadr[3] $ !AB1L44;

--AB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~4COUT at LC7_10_A4
--operation mode is arithmetic

AB1L64 = CARRY(AB1_dpr_radr[3] & (!AB1L44 # !AB1_dpr_wadr[3]) # !AB1_dpr_radr[3] & !AB1_dpr_wadr[3] & !AB1L44);


--AB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~5 at LC8_10_A4
--operation mode is arithmetic

AB1L74 = AB1_dpr_radr[4] $ AB1_dpr_wadr[4] $ AB1L64;

--AB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~5COUT at LC8_10_A4
--operation mode is arithmetic

AB1L84 = CARRY(AB1_dpr_radr[4] & AB1_dpr_wadr[4] & !AB1L64 # !AB1_dpr_radr[4] & (AB1_dpr_wadr[4] # !AB1L64));


--AB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~6 at LC9_10_A4
--operation mode is arithmetic

AB1L94 = AB1_dpr_wadr[5] $ AB1_dpr_radr[5] $ !AB1L84;

--AB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~6COUT at LC9_10_A4
--operation mode is arithmetic

AB1L05 = CARRY(AB1_dpr_wadr[5] & AB1_dpr_radr[5] & !AB1L84 # !AB1_dpr_wadr[5] & (AB1_dpr_radr[5] # !AB1L84));


--AB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~7 at LC10_10_A4
--operation mode is arithmetic

AB1L15 = AB1_dpr_wadr[6] $ AB1_dpr_radr[6] $ AB1L05;

--AB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~7COUT at LC10_10_A4
--operation mode is arithmetic

AB1L25 = CARRY(AB1_dpr_wadr[6] & (!AB1L05 # !AB1_dpr_radr[6]) # !AB1_dpr_wadr[6] & !AB1_dpr_radr[6] & !AB1L05);


--AB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~8 at LC1_12_A4
--operation mode is arithmetic

AB1L35 = AB1_dpr_wadr[7] $ AB1_dpr_radr[7] $ !AB1L25;

--AB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~8COUT at LC1_12_A4
--operation mode is arithmetic

AB1L45 = CARRY(AB1_dpr_wadr[7] & AB1_dpr_radr[7] & !AB1L25 # !AB1_dpr_wadr[7] & (AB1_dpr_radr[7] # !AB1L25));


--AB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~9 at LC2_12_A4
--operation mode is arithmetic

AB1L55 = AB1_dpr_wadr[8] $ AB1_dpr_radr[8] $ AB1L45;

--AB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~9COUT at LC2_12_A4
--operation mode is arithmetic

AB1L65 = CARRY(AB1_dpr_wadr[8] & (!AB1L45 # !AB1_dpr_radr[8]) # !AB1_dpr_wadr[8] & !AB1_dpr_radr[8] & !AB1L45);


--AB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~10 at LC3_12_A4
--operation mode is arithmetic

AB1L75 = AB1_dpr_wadr[9] $ AB1_dpr_radr[9] $ !AB1L65;

--AB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~10COUT at LC3_12_A4
--operation mode is arithmetic

AB1L85 = CARRY(AB1_dpr_wadr[9] & AB1_dpr_radr[9] & !AB1L65 # !AB1_dpr_wadr[9] & (AB1_dpr_radr[9] # !AB1L65));


--AB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~11 at LC4_12_A4
--operation mode is arithmetic

AB1L95 = AB1_dpr_radr[10] $ AB1_dpr_wadr[10] $ AB1L85;

--AB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~11COUT at LC4_12_A4
--operation mode is arithmetic

AB1L06 = CARRY(AB1_dpr_radr[10] & AB1_dpr_wadr[10] & !AB1L85 # !AB1_dpr_radr[10] & (AB1_dpr_wadr[10] # !AB1L85));


--AB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~12 at LC5_12_A4
--operation mode is arithmetic

AB1L16 = AB1_dpr_wadr[11] $ AB1_dpr_radr[11] $ !AB1L06;

--AB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~12COUT at LC5_12_A4
--operation mode is arithmetic

AB1L26 = CARRY(AB1_dpr_wadr[11] & AB1_dpr_radr[11] & !AB1L06 # !AB1_dpr_wadr[11] & (AB1_dpr_radr[11] # !AB1L06));


--AB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~13 at LC6_12_A4
--operation mode is arithmetic

AB1L36 = AB1_dpr_radr[12] $ AB1_dpr_wadr[12] $ AB1L26;

--AB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~13COUT at LC6_12_A4
--operation mode is arithmetic

AB1L46 = CARRY(AB1_dpr_radr[12] & AB1_dpr_wadr[12] & !AB1L26 # !AB1_dpr_radr[12] & (AB1_dpr_wadr[12] # !AB1L26));


--AB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~14 at LC7_12_A4
--operation mode is normal

AB1L56 = AB1_dpr_radr[13] $ AB1_dpr_wadr[13] $ !AB1L46;


--AB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~1COMBOUT at LC5_14_A4
--operation mode is arithmetic

AB1L49 = VCC;

--AB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~1 at LC5_14_A4
--operation mode is arithmetic

AB1L39 = CARRY(AB1_dpr_radr[0] # !AB1_dpr_wadr[0]);


--AB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~2 at LC6_14_A4
--operation mode is arithmetic

AB1L59 = AB1_dpr_wadr[1] $ AB1_dpr_radr[1] $ !AB1L39;

--AB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~2COUT at LC6_14_A4
--operation mode is arithmetic

AB1L69 = CARRY(AB1_dpr_wadr[1] & (!AB1L39 # !AB1_dpr_radr[1]) # !AB1_dpr_wadr[1] & !AB1_dpr_radr[1] & !AB1L39);


--AB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~3 at LC7_14_A4
--operation mode is arithmetic

AB1L79 = AB1_dpr_wadr[2] $ AB1_dpr_radr[2] $ AB1L69;

--AB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~3COUT at LC7_14_A4
--operation mode is arithmetic

AB1L89 = CARRY(AB1_dpr_wadr[2] & AB1_dpr_radr[2] & !AB1L69 # !AB1_dpr_wadr[2] & (AB1_dpr_radr[2] # !AB1L69));


--AB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~4 at LC8_14_A4
--operation mode is arithmetic

AB1L99 = AB1_dpr_radr[3] $ AB1_dpr_wadr[3] $ !AB1L89;

--AB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~4COUT at LC8_14_A4
--operation mode is arithmetic

AB1L001 = CARRY(AB1_dpr_radr[3] & AB1_dpr_wadr[3] & !AB1L89 # !AB1_dpr_radr[3] & (AB1_dpr_wadr[3] # !AB1L89));


--AB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~5 at LC9_14_A4
--operation mode is arithmetic

AB1L101 = AB1_dpr_wadr[4] $ AB1_dpr_radr[4] $ AB1L001;

--AB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~5COUT at LC9_14_A4
--operation mode is arithmetic

AB1L201 = CARRY(AB1_dpr_wadr[4] & AB1_dpr_radr[4] & !AB1L001 # !AB1_dpr_wadr[4] & (AB1_dpr_radr[4] # !AB1L001));


--AB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~6 at LC10_14_A4
--operation mode is arithmetic

AB1L301 = AB1_dpr_radr[5] $ AB1_dpr_wadr[5] $ !AB1L201;

--AB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~6COUT at LC10_14_A4
--operation mode is arithmetic

AB1L401 = CARRY(AB1_dpr_radr[5] & AB1_dpr_wadr[5] & !AB1L201 # !AB1_dpr_radr[5] & (AB1_dpr_wadr[5] # !AB1L201));


--AB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~7 at LC1_16_A4
--operation mode is arithmetic

AB1L501 = AB1_dpr_wadr[6] $ AB1_dpr_radr[6] $ AB1L401;

--AB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~7COUT at LC1_16_A4
--operation mode is arithmetic

AB1L601 = CARRY(AB1_dpr_wadr[6] & AB1_dpr_radr[6] & !AB1L401 # !AB1_dpr_wadr[6] & (AB1_dpr_radr[6] # !AB1L401));


--AB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~8 at LC2_16_A4
--operation mode is arithmetic

AB1L701 = AB1_dpr_wadr[7] $ AB1_dpr_radr[7] $ !AB1L601;

--AB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~8COUT at LC2_16_A4
--operation mode is arithmetic

AB1L801 = CARRY(AB1_dpr_wadr[7] & (!AB1L601 # !AB1_dpr_radr[7]) # !AB1_dpr_wadr[7] & !AB1_dpr_radr[7] & !AB1L601);


--AB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~9 at LC3_16_A4
--operation mode is arithmetic

AB1L901 = AB1_dpr_radr[8] $ AB1_dpr_wadr[8] $ AB1L801;

--AB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~9COUT at LC3_16_A4
--operation mode is arithmetic

AB1L011 = CARRY(AB1_dpr_radr[8] & (!AB1L801 # !AB1_dpr_wadr[8]) # !AB1_dpr_radr[8] & !AB1_dpr_wadr[8] & !AB1L801);


--AB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~10 at LC4_16_A4
--operation mode is arithmetic

AB1L111 = AB1_dpr_radr[9] $ AB1_dpr_wadr[9] $ !AB1L011;

--AB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~10COUT at LC4_16_A4
--operation mode is arithmetic

AB1L211 = CARRY(AB1_dpr_radr[9] & AB1_dpr_wadr[9] & !AB1L011 # !AB1_dpr_radr[9] & (AB1_dpr_wadr[9] # !AB1L011));


--AB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~11 at LC5_16_A4
--operation mode is arithmetic

AB1L311 = AB1_dpr_wadr[10] $ AB1_dpr_radr[10] $ AB1L211;

--AB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~11COUT at LC5_16_A4
--operation mode is arithmetic

AB1L411 = CARRY(AB1_dpr_wadr[10] & AB1_dpr_radr[10] & !AB1L211 # !AB1_dpr_wadr[10] & (AB1_dpr_radr[10] # !AB1L211));


--AB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~12 at LC6_16_A4
--operation mode is arithmetic

AB1L511 = AB1_dpr_wadr[11] $ AB1_dpr_radr[11] $ !AB1L411;

--AB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~12COUT at LC6_16_A4
--operation mode is arithmetic

AB1L611 = CARRY(AB1_dpr_wadr[11] & (!AB1L411 # !AB1_dpr_radr[11]) # !AB1_dpr_wadr[11] & !AB1_dpr_radr[11] & !AB1L411);


--AB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~13 at LC7_16_A4
--operation mode is normal

AB1L711 = AB1_dpr_wadr[12] $ AB1L611 $ AB1_dpr_radr[12];


--W1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~1 at LC1_14_M2
--operation mode is arithmetic

W1L69 = W1_ind[0] $ W1_ina[0];

--W1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~1COUT at LC1_14_M2
--operation mode is arithmetic

W1L79 = CARRY(W1_ina[0] # !W1_ind[0]);


--W1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~2 at LC2_14_M2
--operation mode is arithmetic

W1L89 = W1_ina[1] $ W1_ind[1] $ !W1L79;

--W1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~2COUT at LC2_14_M2
--operation mode is arithmetic

W1L99 = CARRY(W1_ina[1] & W1_ind[1] & !W1L79 # !W1_ina[1] & (W1_ind[1] # !W1L79));


--W1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~3 at LC3_14_M2
--operation mode is arithmetic

W1L001 = W1_ind[2] $ W1_ina[2] $ W1L99;

--W1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~3COUT at LC3_14_M2
--operation mode is arithmetic

W1L101 = CARRY(W1_ind[2] & W1_ina[2] & !W1L99 # !W1_ind[2] & (W1_ina[2] # !W1L99));


--W1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~4 at LC4_14_M2
--operation mode is arithmetic

W1L201 = W1_ind[3] $ W1_ina[3] $ !W1L101;

--W1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~4COUT at LC4_14_M2
--operation mode is arithmetic

W1L301 = CARRY(W1_ind[3] & (!W1L101 # !W1_ina[3]) # !W1_ind[3] & !W1_ina[3] & !W1L101);


--W1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~5 at LC5_14_M2
--operation mode is arithmetic

W1L401 = W1_ind[4] $ W1_ina[4] $ W1L301;

--W1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~5COUT at LC5_14_M2
--operation mode is arithmetic

W1L501 = CARRY(W1_ind[4] & W1_ina[4] & !W1L301 # !W1_ind[4] & (W1_ina[4] # !W1L301));


--W1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~6 at LC6_14_M2
--operation mode is arithmetic

W1L601 = W1_ind[5] $ W1_ina[5] $ !W1L501;

--W1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~6COUT at LC6_14_M2
--operation mode is arithmetic

W1L701 = CARRY(W1_ind[5] & (!W1L501 # !W1_ina[5]) # !W1_ind[5] & !W1_ina[5] & !W1L501);


--W1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~7 at LC7_14_M2
--operation mode is arithmetic

W1L801 = W1_ind[6] $ W1_ina[6] $ W1L701;

--W1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~7COUT at LC7_14_M2
--operation mode is arithmetic

W1L901 = CARRY(W1_ind[6] & W1_ina[6] & !W1L701 # !W1_ind[6] & (W1_ina[6] # !W1L701));


--W1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~8 at LC8_14_M2
--operation mode is arithmetic

W1L011 = W1_ind[7] $ W1_ina[7] $ !W1L901;

--W1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~8COUT at LC8_14_M2
--operation mode is arithmetic

W1L111 = CARRY(W1_ind[7] & (!W1L901 # !W1_ina[7]) # !W1_ind[7] & !W1_ina[7] & !W1L901);


--W1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~9 at LC9_14_M2
--operation mode is arithmetic

W1L211 = W1_ind[8] $ W1_ina[8] $ W1L111;

--W1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~9COUT at LC9_14_M2
--operation mode is arithmetic

W1L311 = CARRY(W1_ind[8] & W1_ina[8] & !W1L111 # !W1_ind[8] & (W1_ina[8] # !W1L111));


--W1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~10 at LC10_14_M2
--operation mode is normal

W1L411 = W1_ind[9] $ W1L311 $ !W1_ina[9];


--W1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~1 at LC1_8_M2
--operation mode is arithmetic

W1L811 = W1_ina[0] $ W1_ind[0];

--W1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~1COUT at LC1_8_M2
--operation mode is arithmetic

W1L911 = CARRY(W1_ind[0] # !W1_ina[0]);


--W1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~2 at LC2_8_M2
--operation mode is arithmetic

W1L021 = W1_ind[1] $ W1_ina[1] $ !W1L911;

--W1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~2COUT at LC2_8_M2
--operation mode is arithmetic

W1L121 = CARRY(W1_ind[1] & W1_ina[1] & !W1L911 # !W1_ind[1] & (W1_ina[1] # !W1L911));


--W1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~3 at LC3_8_M2
--operation mode is arithmetic

W1L221 = W1_ind[2] $ W1_ina[2] $ W1L121;

--W1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~3COUT at LC3_8_M2
--operation mode is arithmetic

W1L321 = CARRY(W1_ind[2] & (!W1L121 # !W1_ina[2]) # !W1_ind[2] & !W1_ina[2] & !W1L121);


--W1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~4 at LC4_8_M2
--operation mode is arithmetic

W1L421 = W1_ina[3] $ W1_ind[3] $ !W1L321;

--W1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~4COUT at LC4_8_M2
--operation mode is arithmetic

W1L521 = CARRY(W1_ina[3] & (!W1L321 # !W1_ind[3]) # !W1_ina[3] & !W1_ind[3] & !W1L321);


--W1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~5 at LC5_8_M2
--operation mode is arithmetic

W1L621 = W1_ind[4] $ W1_ina[4] $ W1L521;

--W1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~5COUT at LC5_8_M2
--operation mode is arithmetic

W1L721 = CARRY(W1_ind[4] & (!W1L521 # !W1_ina[4]) # !W1_ind[4] & !W1_ina[4] & !W1L521);


--W1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~6 at LC6_8_M2
--operation mode is arithmetic

W1L821 = W1_ina[5] $ W1_ind[5] $ !W1L721;

--W1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~6COUT at LC6_8_M2
--operation mode is arithmetic

W1L921 = CARRY(W1_ina[5] & (!W1L721 # !W1_ind[5]) # !W1_ina[5] & !W1_ind[5] & !W1L721);


--W1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~7 at LC7_8_M2
--operation mode is arithmetic

W1L031 = W1_ina[6] $ W1_ind[6] $ W1L921;

--W1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~7COUT at LC7_8_M2
--operation mode is arithmetic

W1L131 = CARRY(W1_ina[6] & W1_ind[6] & !W1L921 # !W1_ina[6] & (W1_ind[6] # !W1L921));


--W1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~8 at LC8_8_M2
--operation mode is arithmetic

W1L231 = W1_ind[7] $ W1_ina[7] $ !W1L131;

--W1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~8COUT at LC8_8_M2
--operation mode is arithmetic

W1L331 = CARRY(W1_ind[7] & W1_ina[7] & !W1L131 # !W1_ind[7] & (W1_ina[7] # !W1L131));


--W1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~9 at LC9_8_M2
--operation mode is arithmetic

W1L431 = W1_ina[8] $ W1_ind[8] $ W1L331;

--W1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~9COUT at LC9_8_M2
--operation mode is arithmetic

W1L531 = CARRY(W1_ina[8] & W1_ind[8] & !W1L331 # !W1_ina[8] & (W1_ind[8] # !W1L331));


--W1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~10 at LC10_8_M2
--operation mode is normal

W1L631 = W1_ina[9] $ W1L531 $ !W1_ind[9];


--YC1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~1 at LC4_6_A3
--operation mode is arithmetic

YC1L5 = YC1_tx_dpr_waddr[0] $ LB21_q[0];

--YC1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~1COUT at LC4_6_A3
--operation mode is arithmetic

YC1L6 = CARRY(YC1_tx_dpr_waddr[0] # !LB21_q[0]);


--YC1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~2 at LC5_6_A3
--operation mode is arithmetic

YC1L7 = YC1_tx_dpr_waddr[1] $ LB21_q[1] $ !YC1L6;

--YC1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~2COUT at LC5_6_A3
--operation mode is arithmetic

YC1L8 = CARRY(YC1_tx_dpr_waddr[1] & LB21_q[1] & !YC1L6 # !YC1_tx_dpr_waddr[1] & (LB21_q[1] # !YC1L6));


--YC1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~3 at LC6_6_A3
--operation mode is arithmetic

YC1L9 = LB21_q[2] $ YC1_tx_dpr_waddr[2] $ YC1L8;

--YC1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~3COUT at LC6_6_A3
--operation mode is arithmetic

YC1L01 = CARRY(LB21_q[2] & YC1_tx_dpr_waddr[2] & !YC1L8 # !LB21_q[2] & (YC1_tx_dpr_waddr[2] # !YC1L8));


--YC1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~4 at LC7_6_A3
--operation mode is arithmetic

YC1L11 = LB21_q[3] $ YC1_tx_dpr_waddr[3] $ !YC1L01;

--YC1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~4COUT at LC7_6_A3
--operation mode is arithmetic

YC1L21 = CARRY(LB21_q[3] & (!YC1L01 # !YC1_tx_dpr_waddr[3]) # !LB21_q[3] & !YC1_tx_dpr_waddr[3] & !YC1L01);


--YC1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~5 at LC8_6_A3
--operation mode is arithmetic

YC1L31 = YC1_tx_dpr_waddr[4] $ LB21_q[4] $ YC1L21;

--YC1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~5COUT at LC8_6_A3
--operation mode is arithmetic

YC1L41 = CARRY(YC1_tx_dpr_waddr[4] & (!YC1L21 # !LB21_q[4]) # !YC1_tx_dpr_waddr[4] & !LB21_q[4] & !YC1L21);


--YC1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~6 at LC9_6_A3
--operation mode is arithmetic

YC1L51 = YC1_tx_dpr_waddr[5] $ LB21_q[5] $ !YC1L41;

--YC1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~6COUT at LC9_6_A3
--operation mode is arithmetic

YC1L61 = CARRY(YC1_tx_dpr_waddr[5] & LB21_q[5] & !YC1L41 # !YC1_tx_dpr_waddr[5] & (LB21_q[5] # !YC1L41));


--YC1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~7 at LC10_6_A3
--operation mode is arithmetic

YC1L71 = LB21_q[6] $ YC1_tx_dpr_waddr[6] $ YC1L61;

--YC1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~7COUT at LC10_6_A3
--operation mode is arithmetic

YC1L81 = CARRY(LB21_q[6] & YC1_tx_dpr_waddr[6] & !YC1L61 # !LB21_q[6] & (YC1_tx_dpr_waddr[6] # !YC1L61));


--YC1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~8 at LC1_8_A3
--operation mode is arithmetic

YC1L91 = YC1_tx_dpr_waddr[7] $ LB21_q[7] $ !YC1L81;

--YC1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~8COUT at LC1_8_A3
--operation mode is arithmetic

YC1L02 = CARRY(YC1_tx_dpr_waddr[7] & LB21_q[7] & !YC1L81 # !YC1_tx_dpr_waddr[7] & (LB21_q[7] # !YC1L81));


--YC1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~9 at LC2_8_A3
--operation mode is arithmetic

YC1L12 = YC1_tx_dpr_waddr[8] $ LB21_q[8] $ YC1L02;

--YC1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~9COUT at LC2_8_A3
--operation mode is arithmetic

YC1L22 = CARRY(YC1_tx_dpr_waddr[8] & (!YC1L02 # !LB21_q[8]) # !YC1_tx_dpr_waddr[8] & !LB21_q[8] & !YC1L02);


--YC1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~10 at LC3_8_A3
--operation mode is arithmetic

YC1L32 = YC1_tx_dpr_waddr[9] $ LB21_q[9] $ !YC1L22;

--YC1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~10COUT at LC3_8_A3
--operation mode is arithmetic

YC1L42 = CARRY(YC1_tx_dpr_waddr[9] & LB21_q[9] & !YC1L22 # !YC1_tx_dpr_waddr[9] & (LB21_q[9] # !YC1L22));


--YC1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~11 at LC4_8_A3
--operation mode is arithmetic

YC1L52 = YC1_tx_dpr_waddr[10] $ LB21_q[10] $ YC1L42;

--YC1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~11COUT at LC4_8_A3
--operation mode is arithmetic

YC1L62 = CARRY(YC1_tx_dpr_waddr[10] & (!YC1L42 # !LB21_q[10]) # !YC1_tx_dpr_waddr[10] & !LB21_q[10] & !YC1L42);


--YC1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~12 at LC5_8_A3
--operation mode is arithmetic

YC1L72 = YC1_tx_dpr_waddr[11] $ LB21_q[11] $ !YC1L62;

--YC1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~12COUT at LC5_8_A3
--operation mode is arithmetic

YC1L82 = CARRY(YC1_tx_dpr_waddr[11] & LB21_q[11] & !YC1L62 # !YC1_tx_dpr_waddr[11] & (LB21_q[11] # !YC1L62));


--YC1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~13 at LC6_8_A3
--operation mode is arithmetic

YC1L92 = YC1_tx_dpr_waddr[12] $ LB21_q[12] $ YC1L82;

--YC1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~13COUT at LC6_8_A3
--operation mode is arithmetic

YC1L03 = CARRY(YC1_tx_dpr_waddr[12] & (!YC1L82 # !LB21_q[12]) # !YC1_tx_dpr_waddr[12] & !LB21_q[12] & !YC1L82);


--YC1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~14 at LC7_8_A3
--operation mode is normal

YC1L13 = YC1_tx_dpr_waddr[13] $ YC1L03 $ !LB21_q[13];


--YC1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~1 at LC5_2_A3
--operation mode is arithmetic

YC1L95 = LB21_q[0] $ YC1_tx_dpr_waddr[0];

--YC1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~1COUT at LC5_2_A3
--operation mode is arithmetic

YC1L06 = CARRY(LB21_q[0] # !YC1_tx_dpr_waddr[0]);


--YC1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~2 at LC6_2_A3
--operation mode is arithmetic

YC1L16 = YC1_tx_dpr_waddr[1] $ LB21_q[1] $ !YC1L06;

--YC1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~2COUT at LC6_2_A3
--operation mode is arithmetic

YC1L26 = CARRY(YC1_tx_dpr_waddr[1] & (!YC1L06 # !LB21_q[1]) # !YC1_tx_dpr_waddr[1] & !LB21_q[1] & !YC1L06);


--YC1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~3 at LC7_2_A3
--operation mode is arithmetic

YC1L36 = LB21_q[2] $ YC1_tx_dpr_waddr[2] $ YC1L26;

--YC1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~3COUT at LC7_2_A3
--operation mode is arithmetic

YC1L46 = CARRY(LB21_q[2] & (!YC1L26 # !YC1_tx_dpr_waddr[2]) # !LB21_q[2] & !YC1_tx_dpr_waddr[2] & !YC1L26);


--YC1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~4 at LC8_2_A3
--operation mode is arithmetic

YC1L56 = LB21_q[3] $ YC1_tx_dpr_waddr[3] $ !YC1L46;

--YC1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~4COUT at LC8_2_A3
--operation mode is arithmetic

YC1L66 = CARRY(LB21_q[3] & YC1_tx_dpr_waddr[3] & !YC1L46 # !LB21_q[3] & (YC1_tx_dpr_waddr[3] # !YC1L46));


--YC1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~5 at LC9_2_A3
--operation mode is arithmetic

YC1L76 = YC1_tx_dpr_waddr[4] $ LB21_q[4] $ YC1L66;

--YC1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~5COUT at LC9_2_A3
--operation mode is arithmetic

YC1L86 = CARRY(YC1_tx_dpr_waddr[4] & LB21_q[4] & !YC1L66 # !YC1_tx_dpr_waddr[4] & (LB21_q[4] # !YC1L66));


--YC1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~6 at LC10_2_A3
--operation mode is arithmetic

YC1L96 = YC1_tx_dpr_waddr[5] $ LB21_q[5] $ !YC1L86;

--YC1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~6COUT at LC10_2_A3
--operation mode is arithmetic

YC1L07 = CARRY(YC1_tx_dpr_waddr[5] & (!YC1L86 # !LB21_q[5]) # !YC1_tx_dpr_waddr[5] & !LB21_q[5] & !YC1L86);


--YC1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~7 at LC1_4_A3
--operation mode is arithmetic

YC1L17 = LB21_q[6] $ YC1_tx_dpr_waddr[6] $ YC1L07;

--YC1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~7COUT at LC1_4_A3
--operation mode is arithmetic

YC1L27 = CARRY(LB21_q[6] & (!YC1L07 # !YC1_tx_dpr_waddr[6]) # !LB21_q[6] & !YC1_tx_dpr_waddr[6] & !YC1L07);


--YC1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~8 at LC2_4_A3
--operation mode is arithmetic

YC1L37 = LB21_q[7] $ YC1_tx_dpr_waddr[7] $ !YC1L27;

--YC1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~8COUT at LC2_4_A3
--operation mode is arithmetic

YC1L47 = CARRY(LB21_q[7] & YC1_tx_dpr_waddr[7] & !YC1L27 # !LB21_q[7] & (YC1_tx_dpr_waddr[7] # !YC1L27));


--YC1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~9 at LC3_4_A3
--operation mode is arithmetic

YC1L57 = YC1_tx_dpr_waddr[8] $ LB21_q[8] $ YC1L47;

--YC1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~9COUT at LC3_4_A3
--operation mode is arithmetic

YC1L67 = CARRY(YC1_tx_dpr_waddr[8] & LB21_q[8] & !YC1L47 # !YC1_tx_dpr_waddr[8] & (LB21_q[8] # !YC1L47));


--YC1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~10 at LC4_4_A3
--operation mode is arithmetic

YC1L77 = LB21_q[9] $ YC1_tx_dpr_waddr[9] $ !YC1L67;

--YC1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~10COUT at LC4_4_A3
--operation mode is arithmetic

YC1L87 = CARRY(LB21_q[9] & YC1_tx_dpr_waddr[9] & !YC1L67 # !LB21_q[9] & (YC1_tx_dpr_waddr[9] # !YC1L67));


--YC1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~11 at LC5_4_A3
--operation mode is arithmetic

YC1L97 = YC1_tx_dpr_waddr[10] $ LB21_q[10] $ YC1L87;

--YC1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~11COUT at LC5_4_A3
--operation mode is arithmetic

YC1L08 = CARRY(YC1_tx_dpr_waddr[10] & LB21_q[10] & !YC1L87 # !YC1_tx_dpr_waddr[10] & (LB21_q[10] # !YC1L87));


--YC1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~12 at LC6_4_A3
--operation mode is arithmetic

YC1L18 = YC1_tx_dpr_waddr[11] $ LB21_q[11] $ !YC1L08;

--YC1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~12COUT at LC6_4_A3
--operation mode is arithmetic

YC1L28 = CARRY(YC1_tx_dpr_waddr[11] & (!YC1L08 # !LB21_q[11]) # !YC1_tx_dpr_waddr[11] & !LB21_q[11] & !YC1L08);


--YC1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~13 at LC7_4_A3
--operation mode is normal

YC1L38 = LB21_q[12] $ YC1L28 $ YC1_tx_dpr_waddr[12];


--HC63_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_14_N2
--operation mode is arithmetic

HC63_sout_node[0]_lut_out = HC33L1 $ COM_AD_D[7];
HC63_sout_node[0] = DFFE(HC63_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC63L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_14_N2
--operation mode is arithmetic

HC63L3 = CARRY(HC33L1 & COM_AD_D[7]);


--HC63_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_14_N2
--operation mode is arithmetic

HC63_sout_node[1]_lut_out = HC33L3 $ COM_AD_D[8] $ HC63L3;
HC63_sout_node[1] = DFFE(HC63_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC63L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_14_N2
--operation mode is arithmetic

HC63L5 = CARRY(HC33L3 & !COM_AD_D[8] & !HC63L3 # !HC33L3 & (!HC63L3 # !COM_AD_D[8]));


--HC63_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_14_N2
--operation mode is arithmetic

HC63_sout_node[2]_lut_out = HC33L4 $ COM_AD_D[9] $ !HC63L5;
HC63_sout_node[2] = DFFE(HC63_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC63L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_14_N2
--operation mode is arithmetic

HC63L7 = CARRY(HC33L4 & (COM_AD_D[9] # !HC63L5) # !HC33L4 & COM_AD_D[9] & !HC63L5);


--HC63_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_14_N2
--operation mode is arithmetic

HC63_sout_node[3]_lut_out = HC33L5 $ HC63_sout_node[3] $ HC63L7;
HC63_sout_node[3] = DFFE(HC63_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC63L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_14_N2
--operation mode is arithmetic

HC63L9 = CARRY(HC33L5 $ !HC63_sout_node[3] # !HC63L7);


--HC63_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_14_N2
--operation mode is normal

HC63_sout_node[4]_lut_out = HC63_sout_node[4] $ HC63L9 $ !HC33L6;
HC63_sout_node[4] = DFFE(HC63_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );


--HC03_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_15_N2
--operation mode is arithmetic

HC03_sout_node[0]_lut_out = HC03_sout_node[0] $ COM_AD_D[2];
HC03_sout_node[0] = DFFE(HC03_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC03L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_15_N2
--operation mode is arithmetic

HC03L3 = CARRY(HC03_sout_node[0] & COM_AD_D[2]);


--HC03_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_15_N2
--operation mode is arithmetic

HC03_sout_node[1]_lut_out = HC03_sout_node[1] $ COM_AD_D[3] $ HC03L3;
HC03_sout_node[1] = DFFE(HC03_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC03L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_15_N2
--operation mode is arithmetic

HC03L5 = CARRY(HC03_sout_node[1] & !COM_AD_D[3] & !HC03L3 # !HC03_sout_node[1] & (!HC03L3 # !COM_AD_D[3]));


--HC03_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_15_N2
--operation mode is arithmetic

HC03_sout_node[2]_lut_out = HC03_sout_node[2] $ COM_AD_D[4] $ !HC03L5;
HC03_sout_node[2] = DFFE(HC03_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC03L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_15_N2
--operation mode is arithmetic

HC03L7 = CARRY(HC03_sout_node[2] & (COM_AD_D[4] # !HC03L5) # !HC03_sout_node[2] & COM_AD_D[4] & !HC03L5);


--HC03_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_15_N2
--operation mode is arithmetic

HC03_sout_node[3]_lut_out = HC03_sout_node[3] $ COM_AD_D[5] $ HC03L7;
HC03_sout_node[3] = DFFE(HC03_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC03L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_15_N2
--operation mode is arithmetic

HC03L9 = CARRY(HC03_sout_node[3] & !COM_AD_D[5] & !HC03L7 # !HC03_sout_node[3] & (!HC03L7 # !COM_AD_D[5]));


--HC03_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_15_N2
--operation mode is arithmetic

HC03_sout_node[4]_lut_out = HC03_sout_node[4] $ COM_AD_D[6] $ !HC03L9;
HC03_sout_node[4] = DFFE(HC03_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );

--HC03L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_15_N2
--operation mode is arithmetic

HC03L11 = CARRY(HC03_sout_node[4] & (COM_AD_D[6] # !HC03L9) # !HC03_sout_node[4] & COM_AD_D[6] & !HC03L9);


--HC03_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_15_N2
--operation mode is normal

HC03_sout_node[5]_lut_out = HC03L11;
HC03_sout_node[5] = DFFE(HC03_sout_node[5]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst9, , );


--HC72_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_9_N2
--operation mode is arithmetic

HC72_sout_node[0]_lut_out = HC42L1 $ COM_AD_D[7];
HC72_sout_node[0] = DFFE(HC72_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC72L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_9_N2
--operation mode is arithmetic

HC72L3 = CARRY(HC42L1 & COM_AD_D[7]);


--HC72_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_9_N2
--operation mode is arithmetic

HC72_sout_node[1]_lut_out = HC42L3 $ COM_AD_D[8] $ HC72L3;
HC72_sout_node[1] = DFFE(HC72_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC72L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_9_N2
--operation mode is arithmetic

HC72L5 = CARRY(HC42L3 & !COM_AD_D[8] & !HC72L3 # !HC42L3 & (!HC72L3 # !COM_AD_D[8]));


--HC72_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_9_N2
--operation mode is arithmetic

HC72_sout_node[2]_lut_out = HC42L4 $ COM_AD_D[9] $ !HC72L5;
HC72_sout_node[2] = DFFE(HC72_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC72L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_9_N2
--operation mode is arithmetic

HC72L7 = CARRY(HC42L4 & (COM_AD_D[9] # !HC72L5) # !HC42L4 & COM_AD_D[9] & !HC72L5);


--HC72_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_9_N2
--operation mode is arithmetic

HC72_sout_node[3]_lut_out = HC72_sout_node[3] $ HC42L5 $ HC72L7;
HC72_sout_node[3] = DFFE(HC72_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC72L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_9_N2
--operation mode is arithmetic

HC72L9 = CARRY(HC72_sout_node[3] $ !HC42L5 # !HC72L7);


--HC72_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_9_N2
--operation mode is normal

HC72_sout_node[4]_lut_out = HC72_sout_node[4] $ HC72L9 $ !HC42L6;
HC72_sout_node[4] = DFFE(HC72_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );


--HC12_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_8_N2
--operation mode is arithmetic

HC12_sout_node[0]_lut_out = HC12_sout_node[0] $ COM_AD_D[2];
HC12_sout_node[0] = DFFE(HC12_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC12L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_8_N2
--operation mode is arithmetic

HC12L3 = CARRY(HC12_sout_node[0] & COM_AD_D[2]);


--HC12_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_8_N2
--operation mode is arithmetic

HC12_sout_node[1]_lut_out = HC12_sout_node[1] $ COM_AD_D[3] $ HC12L3;
HC12_sout_node[1] = DFFE(HC12_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC12L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_8_N2
--operation mode is arithmetic

HC12L5 = CARRY(HC12_sout_node[1] & !COM_AD_D[3] & !HC12L3 # !HC12_sout_node[1] & (!HC12L3 # !COM_AD_D[3]));


--HC12_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_8_N2
--operation mode is arithmetic

HC12_sout_node[2]_lut_out = HC12_sout_node[2] $ COM_AD_D[4] $ !HC12L5;
HC12_sout_node[2] = DFFE(HC12_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC12L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_8_N2
--operation mode is arithmetic

HC12L7 = CARRY(HC12_sout_node[2] & (COM_AD_D[4] # !HC12L5) # !HC12_sout_node[2] & COM_AD_D[4] & !HC12L5);


--HC12_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_8_N2
--operation mode is arithmetic

HC12_sout_node[3]_lut_out = HC12_sout_node[3] $ COM_AD_D[5] $ HC12L7;
HC12_sout_node[3] = DFFE(HC12_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC12L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_8_N2
--operation mode is arithmetic

HC12L9 = CARRY(HC12_sout_node[3] & !COM_AD_D[5] & !HC12L7 # !HC12_sout_node[3] & (!HC12L7 # !COM_AD_D[5]));


--HC12_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_8_N2
--operation mode is arithmetic

HC12_sout_node[4]_lut_out = HC12_sout_node[4] $ COM_AD_D[6] $ !HC12L9;
HC12_sout_node[4] = DFFE(HC12_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );

--HC12L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_8_N2
--operation mode is arithmetic

HC12L11 = CARRY(HC12_sout_node[4] & (COM_AD_D[6] # !HC12L9) # !HC12_sout_node[4] & COM_AD_D[6] & !HC12L9);


--HC12_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_8_N2
--operation mode is normal

HC12_sout_node[5]_lut_out = HC12L11;
HC12_sout_node[5] = DFFE(HC12_sout_node[5]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst6, , );


--HC81_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_10_N2
--operation mode is arithmetic

HC81_sout_node[0]_lut_out = HC51L1 $ COM_AD_D[7];
HC81_sout_node[0] = DFFE(HC81_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC81L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_10_N2
--operation mode is arithmetic

HC81L3 = CARRY(HC51L1 & COM_AD_D[7]);


--HC81_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_10_N2
--operation mode is arithmetic

HC81_sout_node[1]_lut_out = HC51L3 $ COM_AD_D[8] $ HC81L3;
HC81_sout_node[1] = DFFE(HC81_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC81L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_10_N2
--operation mode is arithmetic

HC81L5 = CARRY(HC51L3 & !COM_AD_D[8] & !HC81L3 # !HC51L3 & (!HC81L3 # !COM_AD_D[8]));


--HC81_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_10_N2
--operation mode is arithmetic

HC81_sout_node[2]_lut_out = HC51L4 $ COM_AD_D[9] $ !HC81L5;
HC81_sout_node[2] = DFFE(HC81_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC81L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_10_N2
--operation mode is arithmetic

HC81L7 = CARRY(HC51L4 & (COM_AD_D[9] # !HC81L5) # !HC51L4 & COM_AD_D[9] & !HC81L5);


--HC81_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_10_N2
--operation mode is arithmetic

HC81_sout_node[3]_lut_out = HC51L5 $ HC81_sout_node[3] $ HC81L7;
HC81_sout_node[3] = DFFE(HC81_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC81L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_10_N2
--operation mode is arithmetic

HC81L9 = CARRY(HC51L5 $ !HC81_sout_node[3] # !HC81L7);


--HC81_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_10_N2
--operation mode is normal

HC81_sout_node[4]_lut_out = HC81_sout_node[4] $ HC81L9 $ !HC51L6;
HC81_sout_node[4] = DFFE(HC81_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );


--HC21_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_11_N2
--operation mode is arithmetic

HC21_sout_node[0]_lut_out = HC21_sout_node[0] $ COM_AD_D[2];
HC21_sout_node[0] = DFFE(HC21_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_11_N2
--operation mode is arithmetic

HC21L3 = CARRY(HC21_sout_node[0] & COM_AD_D[2]);


--HC21_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_11_N2
--operation mode is arithmetic

HC21_sout_node[1]_lut_out = HC21_sout_node[1] $ COM_AD_D[3] $ HC21L3;
HC21_sout_node[1] = DFFE(HC21_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_11_N2
--operation mode is arithmetic

HC21L5 = CARRY(HC21_sout_node[1] & !COM_AD_D[3] & !HC21L3 # !HC21_sout_node[1] & (!HC21L3 # !COM_AD_D[3]));


--HC21_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_11_N2
--operation mode is arithmetic

HC21_sout_node[2]_lut_out = COM_AD_D[4] $ HC21_sout_node[2] $ !HC21L5;
HC21_sout_node[2] = DFFE(HC21_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_11_N2
--operation mode is arithmetic

HC21L7 = CARRY(COM_AD_D[4] & (HC21_sout_node[2] # !HC21L5) # !COM_AD_D[4] & HC21_sout_node[2] & !HC21L5);


--HC21_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_11_N2
--operation mode is arithmetic

HC21_sout_node[3]_lut_out = COM_AD_D[5] $ HC21_sout_node[3] $ HC21L7;
HC21_sout_node[3] = DFFE(HC21_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_11_N2
--operation mode is arithmetic

HC21L9 = CARRY(COM_AD_D[5] & !HC21_sout_node[3] & !HC21L7 # !COM_AD_D[5] & (!HC21L7 # !HC21_sout_node[3]));


--HC21_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_11_N2
--operation mode is arithmetic

HC21_sout_node[4]_lut_out = HC21_sout_node[4] $ COM_AD_D[6] $ !HC21L9;
HC21_sout_node[4] = DFFE(HC21_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );

--HC21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_11_N2
--operation mode is arithmetic

HC21L11 = CARRY(HC21_sout_node[4] & (COM_AD_D[6] # !HC21L9) # !HC21_sout_node[4] & COM_AD_D[6] & !HC21L9);


--HC21_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_11_N2
--operation mode is normal

HC21_sout_node[5]_lut_out = HC21L11;
HC21_sout_node[5] = DFFE(HC21_sout_node[5]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst8, , );


--HC9_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_4_N2
--operation mode is arithmetic

HC9_sout_node[0]_lut_out = HC6L1 $ COM_AD_D[7];
HC9_sout_node[0] = DFFE(HC9_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_4_N2
--operation mode is arithmetic

HC9L3 = CARRY(HC6L1 & COM_AD_D[7]);


--HC9_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_4_N2
--operation mode is arithmetic

HC9_sout_node[1]_lut_out = HC6L3 $ COM_AD_D[8] $ HC9L3;
HC9_sout_node[1] = DFFE(HC9_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_4_N2
--operation mode is arithmetic

HC9L5 = CARRY(HC6L3 & !COM_AD_D[8] & !HC9L3 # !HC6L3 & (!HC9L3 # !COM_AD_D[8]));


--HC9_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_4_N2
--operation mode is arithmetic

HC9_sout_node[2]_lut_out = HC6L4 $ COM_AD_D[9] $ !HC9L5;
HC9_sout_node[2] = DFFE(HC9_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_4_N2
--operation mode is arithmetic

HC9L7 = CARRY(HC6L4 & (COM_AD_D[9] # !HC9L5) # !HC6L4 & COM_AD_D[9] & !HC9L5);


--HC9_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_4_N2
--operation mode is arithmetic

HC9_sout_node[3]_lut_out = HC9_sout_node[3] $ HC6L5 $ HC9L7;
HC9_sout_node[3] = DFFE(HC9_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_4_N2
--operation mode is arithmetic

HC9L9 = CARRY(HC9_sout_node[3] $ !HC6L5 # !HC9L7);


--HC9_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_4_N2
--operation mode is normal

HC9_sout_node[4]_lut_out = HC9_sout_node[4] $ HC9L9 $ !HC6L6;
HC9_sout_node[4] = DFFE(HC9_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );


--HC3_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_5_N2
--operation mode is arithmetic

HC3_sout_node[0]_lut_out = HC3_sout_node[0] $ COM_AD_D[2];
HC3_sout_node[0] = DFFE(HC3_sout_node[0]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_5_N2
--operation mode is arithmetic

HC3L3 = CARRY(HC3_sout_node[0] & COM_AD_D[2]);


--HC3_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_5_N2
--operation mode is arithmetic

HC3_sout_node[1]_lut_out = COM_AD_D[3] $ HC3_sout_node[1] $ HC3L3;
HC3_sout_node[1] = DFFE(HC3_sout_node[1]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_5_N2
--operation mode is arithmetic

HC3L5 = CARRY(COM_AD_D[3] & !HC3_sout_node[1] & !HC3L3 # !COM_AD_D[3] & (!HC3L3 # !HC3_sout_node[1]));


--HC3_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_5_N2
--operation mode is arithmetic

HC3_sout_node[2]_lut_out = HC3_sout_node[2] $ COM_AD_D[4] $ !HC3L5;
HC3_sout_node[2] = DFFE(HC3_sout_node[2]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_5_N2
--operation mode is arithmetic

HC3L7 = CARRY(HC3_sout_node[2] & (COM_AD_D[4] # !HC3L5) # !HC3_sout_node[2] & COM_AD_D[4] & !HC3L5);


--HC3_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_5_N2
--operation mode is arithmetic

HC3_sout_node[3]_lut_out = COM_AD_D[5] $ HC3_sout_node[3] $ HC3L7;
HC3_sout_node[3] = DFFE(HC3_sout_node[3]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC3L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_5_N2
--operation mode is arithmetic

HC3L9 = CARRY(COM_AD_D[5] & !HC3_sout_node[3] & !HC3L7 # !COM_AD_D[5] & (!HC3L7 # !HC3_sout_node[3]));


--HC3_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_5_N2
--operation mode is arithmetic

HC3_sout_node[4]_lut_out = HC3_sout_node[4] $ COM_AD_D[6] $ !HC3L9;
HC3_sout_node[4] = DFFE(HC3_sout_node[4]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );

--HC3L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_5_N2
--operation mode is arithmetic

HC3L11 = CARRY(HC3_sout_node[4] & (COM_AD_D[6] # !HC3L9) # !HC3_sout_node[4] & COM_AD_D[6] & !HC3L9);


--HC3_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_5_N2
--operation mode is normal

HC3_sout_node[5]_lut_out = HC3L11;
HC3_sout_node[5] = DFFE(HC3_sout_node[5]_lut_out, GLOBAL(MD1_outclock0), !Y1_inst7, , );


--AB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~1COMBOUT at LC4_9_A4
--operation mode is arithmetic

AB1L76 = VCC;

--AB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~1 at LC4_9_A4
--operation mode is arithmetic

AB1L66 = CARRY(!AB1L93);


--AB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~2 at LC5_9_A4
--operation mode is arithmetic

AB1L86 = AB1L14 $ !AB1L66;

--AB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~2COUT at LC5_9_A4
--operation mode is arithmetic

AB1L96 = CARRY(AB1L14 # !AB1L66);


--AB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~3 at LC6_9_A4
--operation mode is arithmetic

AB1L07 = AB1L34 $ AB1L96;

--AB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~3COUT at LC6_9_A4
--operation mode is arithmetic

AB1L17 = CARRY(!AB1L34 & !AB1L96);


--AB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~4 at LC7_9_A4
--operation mode is arithmetic

AB1L27 = AB1L54 $ !AB1L17;

--AB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~4COUT at LC7_9_A4
--operation mode is arithmetic

AB1L37 = CARRY(AB1L54 # !AB1L17);


--AB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~5 at LC8_9_A4
--operation mode is arithmetic

AB1L47 = AB1L74 $ AB1L37;

--AB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~5COUT at LC8_9_A4
--operation mode is arithmetic

AB1L57 = CARRY(!AB1L74 & !AB1L37);


--AB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~6 at LC9_9_A4
--operation mode is arithmetic

AB1L67 = AB1L94 $ !AB1L57;

--AB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~6COUT at LC9_9_A4
--operation mode is arithmetic

AB1L77 = CARRY(AB1L94 # !AB1L57);


--AB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~7 at LC10_9_A4
--operation mode is arithmetic

AB1L87 = AB1L15 $ AB1L77;

--AB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~7COUT at LC10_9_A4
--operation mode is arithmetic

AB1L97 = CARRY(!AB1L15 & !AB1L77);


--AB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~8 at LC1_11_A4
--operation mode is arithmetic

AB1L08 = AB1L35 $ !AB1L97;

--AB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~8COUT at LC1_11_A4
--operation mode is arithmetic

AB1L18 = CARRY(AB1L35 # !AB1L97);


--AB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~9 at LC2_11_A4
--operation mode is arithmetic

AB1L28 = AB1L55 $ AB1L18;

--AB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~9COUT at LC2_11_A4
--operation mode is arithmetic

AB1L38 = CARRY(!AB1L55 & !AB1L18);


--AB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~10 at LC3_11_A4
--operation mode is arithmetic

AB1L48 = AB1L75 $ !AB1L38;

--AB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~10COUT at LC3_11_A4
--operation mode is arithmetic

AB1L58 = CARRY(AB1L75 # !AB1L38);


--AB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~11 at LC4_11_A4
--operation mode is arithmetic

AB1L68 = AB1L95 $ AB1L58;

--AB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~11COUT at LC4_11_A4
--operation mode is arithmetic

AB1L78 = CARRY(!AB1L95 & !AB1L58);


--AB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~12 at LC5_11_A4
--operation mode is arithmetic

AB1L88 = AB1L16 $ !AB1L78;

--AB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~12COUT at LC5_11_A4
--operation mode is arithmetic

AB1L98 = CARRY(AB1L16 # !AB1L78);


--AB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~13 at LC6_11_A4
--operation mode is arithmetic

AB1L09 = AB1L36 $ AB1L98;

--AB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~13COUT at LC6_11_A4
--operation mode is arithmetic

AB1L19 = CARRY(!AB1L36 & !AB1L98);


--AB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~14 at LC7_11_A4
--operation mode is normal

AB1L29 = AB1L19 $ AB1L56;


--YC1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~1 at LC4_7_A3
--operation mode is arithmetic

YC1L23 = YC1L5;

--YC1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~1COUT at LC4_7_A3
--operation mode is arithmetic

YC1L33 = CARRY(!YC1L5);


--YC1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~2 at LC5_7_A3
--operation mode is arithmetic

YC1L43 = YC1L7 $ !YC1L33;

--YC1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~2COUT at LC5_7_A3
--operation mode is arithmetic

YC1L53 = CARRY(YC1L7 # !YC1L33);


--YC1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~3 at LC6_7_A3
--operation mode is arithmetic

YC1L63 = YC1L9 $ YC1L53;

--YC1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~3COUT at LC6_7_A3
--operation mode is arithmetic

YC1L73 = CARRY(!YC1L9 & !YC1L53);


--YC1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~4 at LC7_7_A3
--operation mode is arithmetic

YC1L83 = YC1L11 $ !YC1L73;

--YC1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~4COUT at LC7_7_A3
--operation mode is arithmetic

YC1L93 = CARRY(YC1L11 # !YC1L73);


--YC1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~5 at LC8_7_A3
--operation mode is arithmetic

YC1L04 = YC1L31 $ YC1L93;

--YC1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~5COUT at LC8_7_A3
--operation mode is arithmetic

YC1L14 = CARRY(!YC1L31 & !YC1L93);


--YC1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~6 at LC9_7_A3
--operation mode is arithmetic

YC1L24 = YC1L51 $ !YC1L14;

--YC1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~6COUT at LC9_7_A3
--operation mode is arithmetic

YC1L34 = CARRY(YC1L51 # !YC1L14);


--YC1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~7 at LC10_7_A3
--operation mode is arithmetic

YC1L44 = YC1L71 $ YC1L34;

--YC1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~7COUT at LC10_7_A3
--operation mode is arithmetic

YC1L54 = CARRY(!YC1L71 & !YC1L34);


--YC1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~8 at LC1_9_A3
--operation mode is arithmetic

YC1L64 = YC1L91 $ !YC1L54;

--YC1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~8COUT at LC1_9_A3
--operation mode is arithmetic

YC1L74 = CARRY(YC1L91 # !YC1L54);


--YC1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~9 at LC2_9_A3
--operation mode is arithmetic

YC1L84 = YC1L12 $ YC1L74;

--YC1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~9COUT at LC2_9_A3
--operation mode is arithmetic

YC1L94 = CARRY(!YC1L12 & !YC1L74);


--YC1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~10 at LC3_9_A3
--operation mode is arithmetic

YC1L05 = YC1L32 $ !YC1L94;

--YC1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~10COUT at LC3_9_A3
--operation mode is arithmetic

YC1L15 = CARRY(YC1L32 # !YC1L94);


--YC1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~11 at LC4_9_A3
--operation mode is arithmetic

YC1L25 = YC1L52 $ YC1L15;

--YC1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~11COUT at LC4_9_A3
--operation mode is arithmetic

YC1L35 = CARRY(!YC1L52 & !YC1L15);


--YC1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~12 at LC5_9_A3
--operation mode is arithmetic

YC1L45 = YC1L72 $ !YC1L35;

--YC1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~12COUT at LC5_9_A3
--operation mode is arithmetic

YC1L55 = CARRY(YC1L72 # !YC1L35);


--YC1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~13 at LC6_9_A3
--operation mode is arithmetic

YC1L65 = YC1L92 $ YC1L55;

--YC1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~13COUT at LC6_9_A3
--operation mode is arithmetic

YC1L75 = CARRY(!YC1L92 & !YC1L55);


--YC1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~14 at LC7_9_A3
--operation mode is normal

YC1L85 = YC1L13 $ YC1L75;


--WC1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC1_3_T3
--operation mode is counter

WC1_loopcnt[0]_lut_out = !WC1_loopcnt[0];
WC1_loopcnt[0]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[0]_lut_out);
WC1_loopcnt[0]_reg_input = WC1_loopcnt[0]_sload_eqn & !BD1L521Q;
WC1_loopcnt[0] = DFFE(WC1_loopcnt[0]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);

--WC1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC1_3_T3
--operation mode is counter

WC1L33 = CARRY(WC1_loopcnt[0]);


--WC1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC2_3_T3
--operation mode is counter

WC1_loopcnt[1]_lut_out = WC1_loopcnt[1] $ WC1L33;
WC1_loopcnt[1]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[1]_lut_out);
WC1_loopcnt[1]_reg_input = WC1_loopcnt[1]_sload_eqn & !BD1L521Q;
WC1_loopcnt[1] = DFFE(WC1_loopcnt[1]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);

--WC1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC2_3_T3
--operation mode is counter

WC1L53 = CARRY(!WC1L33 # !WC1_loopcnt[1]);


--WC1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC3_3_T3
--operation mode is counter

WC1_loopcnt[2]_lut_out = WC1_loopcnt[2] $ !WC1L53;
WC1_loopcnt[2]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[2]_lut_out);
WC1_loopcnt[2]_reg_input = WC1_loopcnt[2]_sload_eqn & !BD1L521Q;
WC1_loopcnt[2] = DFFE(WC1_loopcnt[2]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);

--WC1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC3_3_T3
--operation mode is counter

WC1L73 = CARRY(WC1_loopcnt[2] & !WC1L53);


--WC1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC4_3_T3
--operation mode is counter

WC1_loopcnt[3]_lut_out = WC1_loopcnt[3] $ WC1L73;
WC1_loopcnt[3]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[3]_lut_out);
WC1_loopcnt[3]_reg_input = WC1_loopcnt[3]_sload_eqn & !BD1L521Q;
WC1_loopcnt[3] = DFFE(WC1_loopcnt[3]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);

--WC1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC4_3_T3
--operation mode is counter

WC1L93 = CARRY(!WC1L73 # !WC1_loopcnt[3]);


--WC1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC5_3_T3
--operation mode is counter

WC1_loopcnt[4]_lut_out = WC1_loopcnt[4] $ !WC1L93;
WC1_loopcnt[4]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[4]_lut_out);
WC1_loopcnt[4]_reg_input = WC1_loopcnt[4]_sload_eqn & !BD1L521Q;
WC1_loopcnt[4] = DFFE(WC1_loopcnt[4]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);

--WC1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC5_3_T3
--operation mode is counter

WC1L14 = CARRY(WC1_loopcnt[4] & !WC1L93);


--WC1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC6_3_T3
--operation mode is normal

WC1_loopcnt[5]_lut_out = WC1_loopcnt[5] $ WC1L14;
WC1_loopcnt[5]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[5]_lut_out);
WC1_loopcnt[5]_reg_input = WC1_loopcnt[5]_sload_eqn & !BD1L521Q;
WC1_loopcnt[5] = DFFE(WC1_loopcnt[5]_reg_input, GLOBAL(MD1_outclock0), , , !E1L4Q);


--LB02_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[47] at LC8_14_O1
--operation mode is normal

LB02_sload_path[47]_lut_out = LB02_sload_path[47] $ LB02L59;
LB02_sload_path[47] = DFFE(LB02_sload_path[47]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );


--LB02_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[46] at LC7_14_O1
--operation mode is arithmetic

LB02_sload_path[46]_lut_out = LB02_sload_path[46] $ !LB02L39;
LB02_sload_path[46] = DFFE(LB02_sload_path[46]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_14_O1
--operation mode is arithmetic

LB02L59 = CARRY(LB02_sload_path[46] & !LB02L39);


--LB02_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[45] at LC6_14_O1
--operation mode is arithmetic

LB02_sload_path[45]_lut_out = LB02_sload_path[45] $ LB02L19;
LB02_sload_path[45] = DFFE(LB02_sload_path[45]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_14_O1
--operation mode is arithmetic

LB02L39 = CARRY(!LB02L19 # !LB02_sload_path[45]);


--LB02_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[44] at LC5_14_O1
--operation mode is arithmetic

LB02_sload_path[44]_lut_out = LB02_sload_path[44] $ !LB02L98;
LB02_sload_path[44] = DFFE(LB02_sload_path[44]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_14_O1
--operation mode is arithmetic

LB02L19 = CARRY(LB02_sload_path[44] & !LB02L98);


--LB02_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[43] at LC4_14_O1
--operation mode is arithmetic

LB02_sload_path[43]_lut_out = LB02_sload_path[43] $ LB02L78;
LB02_sload_path[43] = DFFE(LB02_sload_path[43]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_14_O1
--operation mode is arithmetic

LB02L98 = CARRY(!LB02L78 # !LB02_sload_path[43]);


--LB02_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[42] at LC3_14_O1
--operation mode is arithmetic

LB02_sload_path[42]_lut_out = LB02_sload_path[42] $ !LB02L58;
LB02_sload_path[42] = DFFE(LB02_sload_path[42]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_14_O1
--operation mode is arithmetic

LB02L78 = CARRY(LB02_sload_path[42] & !LB02L58);


--LB02_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[41] at LC2_14_O1
--operation mode is arithmetic

LB02_sload_path[41]_lut_out = LB02_sload_path[41] $ LB02L38;
LB02_sload_path[41] = DFFE(LB02_sload_path[41]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_14_O1
--operation mode is arithmetic

LB02L58 = CARRY(!LB02L38 # !LB02_sload_path[41]);


--LB02_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[40] at LC1_14_O1
--operation mode is arithmetic

LB02_sload_path[40]_lut_out = LB02_sload_path[40] $ !LB02L18;
LB02_sload_path[40] = DFFE(LB02_sload_path[40]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_14_O1
--operation mode is arithmetic

LB02L38 = CARRY(LB02_sload_path[40] & !LB02L18);


--LB02_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[39] at LC10_12_O1
--operation mode is arithmetic

LB02_sload_path[39]_lut_out = LB02_sload_path[39] $ LB02L97;
LB02_sload_path[39] = DFFE(LB02_sload_path[39]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_12_O1
--operation mode is arithmetic

LB02L18 = CARRY(!LB02L97 # !LB02_sload_path[39]);


--LB02_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[38] at LC9_12_O1
--operation mode is arithmetic

LB02_sload_path[38]_lut_out = LB02_sload_path[38] $ !LB02L77;
LB02_sload_path[38] = DFFE(LB02_sload_path[38]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_12_O1
--operation mode is arithmetic

LB02L97 = CARRY(LB02_sload_path[38] & !LB02L77);


--LB02_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[37] at LC8_12_O1
--operation mode is arithmetic

LB02_sload_path[37]_lut_out = LB02_sload_path[37] $ LB02L57;
LB02_sload_path[37] = DFFE(LB02_sload_path[37]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_12_O1
--operation mode is arithmetic

LB02L77 = CARRY(!LB02L57 # !LB02_sload_path[37]);


--LB02_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[36] at LC7_12_O1
--operation mode is arithmetic

LB02_sload_path[36]_lut_out = LB02_sload_path[36] $ !LB02L37;
LB02_sload_path[36] = DFFE(LB02_sload_path[36]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_12_O1
--operation mode is arithmetic

LB02L57 = CARRY(LB02_sload_path[36] & !LB02L37);


--LB02_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[35] at LC6_12_O1
--operation mode is arithmetic

LB02_sload_path[35]_lut_out = LB02_sload_path[35] $ LB02L17;
LB02_sload_path[35] = DFFE(LB02_sload_path[35]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_12_O1
--operation mode is arithmetic

LB02L37 = CARRY(!LB02L17 # !LB02_sload_path[35]);


--LB02_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[34] at LC5_12_O1
--operation mode is arithmetic

LB02_sload_path[34]_lut_out = LB02_sload_path[34] $ !LB02L96;
LB02_sload_path[34] = DFFE(LB02_sload_path[34]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_12_O1
--operation mode is arithmetic

LB02L17 = CARRY(LB02_sload_path[34] & !LB02L96);


--LB02_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[33] at LC4_12_O1
--operation mode is arithmetic

LB02_sload_path[33]_lut_out = LB02_sload_path[33] $ LB02L76;
LB02_sload_path[33] = DFFE(LB02_sload_path[33]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_12_O1
--operation mode is arithmetic

LB02L96 = CARRY(!LB02L76 # !LB02_sload_path[33]);


--LB02_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[32] at LC3_12_O1
--operation mode is arithmetic

LB02_sload_path[32]_lut_out = LB02_sload_path[32] $ !LB02L56;
LB02_sload_path[32] = DFFE(LB02_sload_path[32]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_12_O1
--operation mode is arithmetic

LB02L76 = CARRY(LB02_sload_path[32] & !LB02L56);


--LB02_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[31] at LC2_12_O1
--operation mode is arithmetic

LB02_sload_path[31]_lut_out = LB02_sload_path[31] $ LB02L36;
LB02_sload_path[31] = DFFE(LB02_sload_path[31]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_12_O1
--operation mode is arithmetic

LB02L56 = CARRY(!LB02L36 # !LB02_sload_path[31]);


--LB02_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[30] at LC1_12_O1
--operation mode is arithmetic

LB02_sload_path[30]_lut_out = LB02_sload_path[30] $ !LB02L16;
LB02_sload_path[30] = DFFE(LB02_sload_path[30]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_12_O1
--operation mode is arithmetic

LB02L36 = CARRY(LB02_sload_path[30] & !LB02L16);


--LB02_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[29] at LC10_10_O1
--operation mode is arithmetic

LB02_sload_path[29]_lut_out = LB02_sload_path[29] $ LB02L95;
LB02_sload_path[29] = DFFE(LB02_sload_path[29]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_10_O1
--operation mode is arithmetic

LB02L16 = CARRY(!LB02L95 # !LB02_sload_path[29]);


--LB02_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[28] at LC9_10_O1
--operation mode is arithmetic

LB02_sload_path[28]_lut_out = LB02_sload_path[28] $ !LB02L75;
LB02_sload_path[28] = DFFE(LB02_sload_path[28]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_10_O1
--operation mode is arithmetic

LB02L95 = CARRY(LB02_sload_path[28] & !LB02L75);


--LB02_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[27] at LC8_10_O1
--operation mode is arithmetic

LB02_sload_path[27]_lut_out = LB02_sload_path[27] $ LB02L55;
LB02_sload_path[27] = DFFE(LB02_sload_path[27]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_10_O1
--operation mode is arithmetic

LB02L75 = CARRY(!LB02L55 # !LB02_sload_path[27]);


--LB02_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[26] at LC7_10_O1
--operation mode is arithmetic

LB02_sload_path[26]_lut_out = LB02_sload_path[26] $ !LB02L35;
LB02_sload_path[26] = DFFE(LB02_sload_path[26]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_10_O1
--operation mode is arithmetic

LB02L55 = CARRY(LB02_sload_path[26] & !LB02L35);


--LB02_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[25] at LC6_10_O1
--operation mode is arithmetic

LB02_sload_path[25]_lut_out = LB02_sload_path[25] $ LB02L15;
LB02_sload_path[25] = DFFE(LB02_sload_path[25]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_10_O1
--operation mode is arithmetic

LB02L35 = CARRY(!LB02L15 # !LB02_sload_path[25]);


--LB02_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[24] at LC5_10_O1
--operation mode is arithmetic

LB02_sload_path[24]_lut_out = LB02_sload_path[24] $ !LB02L94;
LB02_sload_path[24] = DFFE(LB02_sload_path[24]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_10_O1
--operation mode is arithmetic

LB02L15 = CARRY(LB02_sload_path[24] & !LB02L94);


--LB02_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[23] at LC4_10_O1
--operation mode is arithmetic

LB02_sload_path[23]_lut_out = LB02_sload_path[23] $ LB02L74;
LB02_sload_path[23] = DFFE(LB02_sload_path[23]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_10_O1
--operation mode is arithmetic

LB02L94 = CARRY(!LB02L74 # !LB02_sload_path[23]);


--LB02_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[22] at LC3_10_O1
--operation mode is arithmetic

LB02_sload_path[22]_lut_out = LB02_sload_path[22] $ !LB02L54;
LB02_sload_path[22] = DFFE(LB02_sload_path[22]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_10_O1
--operation mode is arithmetic

LB02L74 = CARRY(LB02_sload_path[22] & !LB02L54);


--LB02_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[21] at LC2_10_O1
--operation mode is arithmetic

LB02_sload_path[21]_lut_out = LB02_sload_path[21] $ LB02L34;
LB02_sload_path[21] = DFFE(LB02_sload_path[21]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_10_O1
--operation mode is arithmetic

LB02L54 = CARRY(!LB02L34 # !LB02_sload_path[21]);


--LB02_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[20] at LC1_10_O1
--operation mode is arithmetic

LB02_sload_path[20]_lut_out = LB02_sload_path[20] $ !LB02L14;
LB02_sload_path[20] = DFFE(LB02_sload_path[20]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_10_O1
--operation mode is arithmetic

LB02L34 = CARRY(LB02_sload_path[20] & !LB02L14);


--LB02_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[19] at LC10_8_O1
--operation mode is arithmetic

LB02_sload_path[19]_lut_out = LB02_sload_path[19] $ LB02L93;
LB02_sload_path[19] = DFFE(LB02_sload_path[19]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_8_O1
--operation mode is arithmetic

LB02L14 = CARRY(!LB02L93 # !LB02_sload_path[19]);


--LB02_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[18] at LC9_8_O1
--operation mode is arithmetic

LB02_sload_path[18]_lut_out = LB02_sload_path[18] $ !LB02L73;
LB02_sload_path[18] = DFFE(LB02_sload_path[18]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_8_O1
--operation mode is arithmetic

LB02L93 = CARRY(LB02_sload_path[18] & !LB02L73);


--LB02_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[17] at LC8_8_O1
--operation mode is arithmetic

LB02_sload_path[17]_lut_out = LB02_sload_path[17] $ LB02L53;
LB02_sload_path[17] = DFFE(LB02_sload_path[17]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_8_O1
--operation mode is arithmetic

LB02L73 = CARRY(!LB02L53 # !LB02_sload_path[17]);


--LB02_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[16] at LC7_8_O1
--operation mode is arithmetic

LB02_sload_path[16]_lut_out = LB02_sload_path[16] $ !LB02L33;
LB02_sload_path[16] = DFFE(LB02_sload_path[16]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_8_O1
--operation mode is arithmetic

LB02L53 = CARRY(LB02_sload_path[16] & !LB02L33);


--LB02_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[15] at LC6_8_O1
--operation mode is arithmetic

LB02_sload_path[15]_lut_out = LB02_sload_path[15] $ LB02L13;
LB02_sload_path[15] = DFFE(LB02_sload_path[15]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_8_O1
--operation mode is arithmetic

LB02L33 = CARRY(!LB02L13 # !LB02_sload_path[15]);


--LB02_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_O1
--operation mode is arithmetic

LB02_sload_path[14]_lut_out = LB02_sload_path[14] $ !LB02L92;
LB02_sload_path[14] = DFFE(LB02_sload_path[14]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_O1
--operation mode is arithmetic

LB02L13 = CARRY(LB02_sload_path[14] & !LB02L92);


--LB02_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_O1
--operation mode is arithmetic

LB02_sload_path[13]_lut_out = LB02_sload_path[13] $ LB02L72;
LB02_sload_path[13] = DFFE(LB02_sload_path[13]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_O1
--operation mode is arithmetic

LB02L92 = CARRY(!LB02L72 # !LB02_sload_path[13]);


--LB02_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_O1
--operation mode is arithmetic

LB02_sload_path[12]_lut_out = LB02_sload_path[12] $ !LB02L52;
LB02_sload_path[12] = DFFE(LB02_sload_path[12]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_O1
--operation mode is arithmetic

LB02L72 = CARRY(LB02_sload_path[12] & !LB02L52);


--LB02_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_O1
--operation mode is arithmetic

LB02_sload_path[11]_lut_out = LB02_sload_path[11] $ LB02L32;
LB02_sload_path[11] = DFFE(LB02_sload_path[11]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_O1
--operation mode is arithmetic

LB02L52 = CARRY(!LB02L32 # !LB02_sload_path[11]);


--LB02_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_O1
--operation mode is arithmetic

LB02_sload_path[10]_lut_out = LB02_sload_path[10] $ !LB02L12;
LB02_sload_path[10] = DFFE(LB02_sload_path[10]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_O1
--operation mode is arithmetic

LB02L32 = CARRY(LB02_sload_path[10] & !LB02L12);


--LB02_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_O1
--operation mode is arithmetic

LB02_sload_path[9]_lut_out = LB02_sload_path[9] $ LB02L91;
LB02_sload_path[9] = DFFE(LB02_sload_path[9]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_O1
--operation mode is arithmetic

LB02L12 = CARRY(!LB02L91 # !LB02_sload_path[9]);


--LB02_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_O1
--operation mode is arithmetic

LB02_sload_path[8]_lut_out = LB02_sload_path[8] $ !LB02L71;
LB02_sload_path[8] = DFFE(LB02_sload_path[8]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_O1
--operation mode is arithmetic

LB02L91 = CARRY(LB02_sload_path[8] & !LB02L71);


--LB02_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_O1
--operation mode is arithmetic

LB02_sload_path[7]_lut_out = LB02_sload_path[7] $ LB02L51;
LB02_sload_path[7] = DFFE(LB02_sload_path[7]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_O1
--operation mode is arithmetic

LB02L71 = CARRY(!LB02L51 # !LB02_sload_path[7]);


--LB02_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_O1
--operation mode is arithmetic

LB02_sload_path[6]_lut_out = LB02_sload_path[6] $ !LB02L31;
LB02_sload_path[6] = DFFE(LB02_sload_path[6]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_O1
--operation mode is arithmetic

LB02L51 = CARRY(LB02_sload_path[6] & !LB02L31);


--LB02_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_O1
--operation mode is arithmetic

LB02_sload_path[5]_lut_out = LB02_sload_path[5] $ LB02L11;
LB02_sload_path[5] = DFFE(LB02_sload_path[5]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_O1
--operation mode is arithmetic

LB02L31 = CARRY(!LB02L11 # !LB02_sload_path[5]);


--LB02_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_O1
--operation mode is arithmetic

LB02_sload_path[4]_lut_out = LB02_sload_path[4] $ !LB02L9;
LB02_sload_path[4] = DFFE(LB02_sload_path[4]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_O1
--operation mode is arithmetic

LB02L11 = CARRY(LB02_sload_path[4] & !LB02L9);


--LB02_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_O1
--operation mode is arithmetic

LB02_sload_path[3]_lut_out = LB02_sload_path[3] $ LB02L7;
LB02_sload_path[3] = DFFE(LB02_sload_path[3]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_O1
--operation mode is arithmetic

LB02L9 = CARRY(!LB02L7 # !LB02_sload_path[3]);


--LB02_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_O1
--operation mode is arithmetic

LB02_sload_path[2]_lut_out = LB02_sload_path[2] $ !LB02L5;
LB02_sload_path[2] = DFFE(LB02_sload_path[2]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_O1
--operation mode is arithmetic

LB02L7 = CARRY(LB02_sload_path[2] & !LB02L5);


--LB02_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_O1
--operation mode is arithmetic

LB02_sload_path[1]_lut_out = LB02_sload_path[1] $ LB02L3;
LB02_sload_path[1] = DFFE(LB02_sload_path[1]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_O1
--operation mode is arithmetic

LB02L5 = CARRY(!LB02L3 # !LB02_sload_path[1]);


--LB02_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_O1
--operation mode is qfbk_counter

LB02_sload_path[0]_lut_out = !LB02_sload_path[0];
LB02_sload_path[0] = DFFE(LB02_sload_path[0]_lut_out, GLOBAL(MD1_outclock1), !GLOBAL(E1L4Q), , );

--LB02L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_O1
--operation mode is qfbk_counter

LB02L3 = CARRY(LB02_sload_path[0]);


--RB6L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_8_L3
--operation mode is arithmetic

RB6L51 = LB81_pre_out[12] # LB81_pre_out[13] # !RB6_or_node[0][5];

--RB6_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC8_8_L3
--operation mode is arithmetic

RB6_or_node[0][6] = CARRY(LB81_pre_out[12] # LB81_pre_out[13] # !RB6_or_node[0][5]);


--RB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC9_9_R4
--operation mode is arithmetic

RB1L61 = LB6_pre_out[13] # LB6_pre_out[12] # !RB1_or_node[0][5];

--RB1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC9_9_R4
--operation mode is arithmetic

RB1_or_node[0][6] = CARRY(LB6_pre_out[13] # LB6_pre_out[12] # !RB1_or_node[0][5]);


--RB6L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_8_L3
--operation mode is arithmetic

RB6L31 = LB81_pre_out[10] # LB81_pre_out[11] # RB6_or_node[0][4];

--RB6_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC7_8_L3
--operation mode is arithmetic

RB6_or_node[0][5] = CARRY(!LB81_pre_out[10] & !LB81_pre_out[11] & !RB6_or_node[0][4]);


--SB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC7_11_R4
--operation mode is arithmetic

SB1L51 = LB6_pre_out[12] & LB6_pre_out[13] & !SB1_and_node[0][5];

--SB1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC7_11_R4
--operation mode is arithmetic

SB1_and_node[0][6] = CARRY(LB6_pre_out[12] & LB6_pre_out[13] & !SB1_and_node[0][5]);


--RB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC8_9_R4
--operation mode is arithmetic

RB1L41 = LB6_pre_out[11] # LB6_pre_out[10] # RB1_or_node[0][4];

--RB1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC8_9_R4
--operation mode is arithmetic

RB1_or_node[0][5] = CARRY(!LB6_pre_out[11] & !LB6_pre_out[10] & !RB1_or_node[0][4]);


--RB6L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_8_L3
--operation mode is arithmetic

RB6L11 = LB81_pre_out[8] # LB81_pre_out[9] # !RB6_or_node[0][3];

--RB6_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC6_8_L3
--operation mode is arithmetic

RB6_or_node[0][4] = CARRY(LB81_pre_out[8] # LB81_pre_out[9] # !RB6_or_node[0][3]);


--SB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC6_11_R4
--operation mode is arithmetic

SB1L31 = LB6_pre_out[10] & LB6_pre_out[11] & SB1_and_node[0][4];

--SB1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC6_11_R4
--operation mode is arithmetic

SB1_and_node[0][5] = CARRY(!SB1_and_node[0][4] # !LB6_pre_out[11] # !LB6_pre_out[10]);


--RB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC7_9_R4
--operation mode is arithmetic

RB1L21 = LB6_pre_out[9] # LB6_pre_out[8] # !RB1_or_node[0][3];

--RB1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC7_9_R4
--operation mode is arithmetic

RB1_or_node[0][4] = CARRY(LB6_pre_out[9] # LB6_pre_out[8] # !RB1_or_node[0][3]);


--RB6L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_8_L3
--operation mode is arithmetic

RB6L9 = LB81_pre_out[6] # LB81_pre_out[7] # RB6_or_node[0][2];

--RB6_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC5_8_L3
--operation mode is arithmetic

RB6_or_node[0][3] = CARRY(!LB81_pre_out[6] & !LB81_pre_out[7] & !RB6_or_node[0][2]);


--SB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC5_11_R4
--operation mode is arithmetic

SB1L11 = LB6_pre_out[9] & LB6_pre_out[8] & !SB1_and_node[0][3];

--SB1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC5_11_R4
--operation mode is arithmetic

SB1_and_node[0][4] = CARRY(LB6_pre_out[9] & LB6_pre_out[8] & !SB1_and_node[0][3]);


--RB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC6_9_R4
--operation mode is arithmetic

RB1L01 = LB6_pre_out[7] # LB6_pre_out[6] # RB1_or_node[0][2];

--RB1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC6_9_R4
--operation mode is arithmetic

RB1_or_node[0][3] = CARRY(!LB6_pre_out[7] & !LB6_pre_out[6] & !RB1_or_node[0][2]);


--QB01L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_4_Y2
--operation mode is arithmetic

QB01L12 = CB1_inst10[8] & (!QB01_lcarry[7] # !COM_AD_D[8]) # !CB1_inst10[8] & !COM_AD_D[8] & !QB01_lcarry[7];

--QB01_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_4_Y2
--operation mode is arithmetic

QB01_lcarry[8] = CARRY(CB1_inst10[8] & (!QB01_lcarry[7] # !COM_AD_D[8]) # !CB1_inst10[8] & !COM_AD_D[8] & !QB01_lcarry[7]);


--RB6L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_8_L3
--operation mode is arithmetic

RB6L7 = LB81_pre_out[4] # LB81_pre_out[5] # !RB6_or_node[0][1];

--RB6_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC4_8_L3
--operation mode is arithmetic

RB6_or_node[0][2] = CARRY(LB81_pre_out[4] # LB81_pre_out[5] # !RB6_or_node[0][1]);


--SB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC4_11_R4
--operation mode is arithmetic

SB1L9 = LB6_pre_out[6] & LB6_pre_out[7] & SB1_and_node[0][2];

--SB1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC4_11_R4
--operation mode is arithmetic

SB1_and_node[0][3] = CARRY(!SB1_and_node[0][2] # !LB6_pre_out[7] # !LB6_pre_out[6]);


--RB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC5_9_R4
--operation mode is arithmetic

RB1L8 = LB6_pre_out[5] # LB6_pre_out[4] # !RB1_or_node[0][1];

--RB1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC5_9_R4
--operation mode is arithmetic

RB1_or_node[0][2] = CARRY(LB6_pre_out[5] # LB6_pre_out[4] # !RB1_or_node[0][1]);


--QB01L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_4_Y2
--operation mode is arithmetic

QB01L91 = COM_AD_D[7] & CB1_inst10[7] & QB01_lcarry[6] # !COM_AD_D[7] & (CB1_inst10[7] # QB01_lcarry[6]);

--QB01_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_4_Y2
--operation mode is arithmetic

QB01_lcarry[7] = CARRY(COM_AD_D[7] & (!QB01_lcarry[6] # !CB1_inst10[7]) # !COM_AD_D[7] & !CB1_inst10[7] & !QB01_lcarry[6]);


--RB6L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_8_L3
--operation mode is arithmetic

RB6L5 = LB81_pre_out[3] # LB81_pre_out[2] # RB6_or_node[0][0];

--RB6_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC3_8_L3
--operation mode is arithmetic

RB6_or_node[0][1] = CARRY(!LB81_pre_out[3] & !LB81_pre_out[2] & !RB6_or_node[0][0]);


--SB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC3_11_R4
--operation mode is arithmetic

SB1L7 = LB6_pre_out[4] & LB6_pre_out[5] & !SB1_and_node[0][1];

--SB1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC3_11_R4
--operation mode is arithmetic

SB1_and_node[0][2] = CARRY(LB6_pre_out[4] & LB6_pre_out[5] & !SB1_and_node[0][1]);


--RB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC4_9_R4
--operation mode is arithmetic

RB1L6 = LB6_pre_out[3] # LB6_pre_out[2] # RB1_or_node[0][0];

--RB1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC4_9_R4
--operation mode is arithmetic

RB1_or_node[0][1] = CARRY(!LB6_pre_out[3] & !LB6_pre_out[2] & !RB1_or_node[0][0]);


--QB01L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_4_Y2
--operation mode is arithmetic

QB01L71 = CB1_inst10[6] & (!QB01_lcarry[5] # !COM_AD_D[6]) # !CB1_inst10[6] & !COM_AD_D[6] & !QB01_lcarry[5];

--QB01_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_4_Y2
--operation mode is arithmetic

QB01_lcarry[6] = CARRY(CB1_inst10[6] & (!QB01_lcarry[5] # !COM_AD_D[6]) # !CB1_inst10[6] & !COM_AD_D[6] & !QB01_lcarry[5]);


--RB6L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_8_L3
--operation mode is arithmetic

RB6L3 = LB81_pre_out[1] # LB81_sload_path[0];

--RB6_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC2_8_L3
--operation mode is arithmetic

RB6_or_node[0][0] = CARRY(LB81_pre_out[1] # LB81_sload_path[0]);


--SB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC2_11_R4
--operation mode is arithmetic

SB1L5 = LB6_pre_out[2] & LB6_pre_out[3] & SB1_and_node[0][0];

--SB1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC2_11_R4
--operation mode is arithmetic

SB1_and_node[0][1] = CARRY(!SB1_and_node[0][0] # !LB6_pre_out[3] # !LB6_pre_out[2]);


--RB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC3_9_R4
--operation mode is arithmetic

RB1L4 = LB6_pre_out[1] # LB6_sload_path[0];

--RB1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC3_9_R4
--operation mode is arithmetic

RB1_or_node[0][0] = CARRY(LB6_pre_out[1] # LB6_sload_path[0]);


--QB01L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_4_Y2
--operation mode is arithmetic

QB01L51 = COM_AD_D[5] & CB1_inst10[5] & QB01_lcarry[4] # !COM_AD_D[5] & (CB1_inst10[5] # QB01_lcarry[4]);

--QB01_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_4_Y2
--operation mode is arithmetic

QB01_lcarry[5] = CARRY(COM_AD_D[5] & (!QB01_lcarry[4] # !CB1_inst10[5]) # !COM_AD_D[5] & !CB1_inst10[5] & !QB01_lcarry[4]);


--SB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC1_11_R4
--operation mode is arithmetic

SB1L3 = LB6_sload_path[0] & LB6_pre_out[1];

--SB1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC1_11_R4
--operation mode is arithmetic

SB1_and_node[0][0] = CARRY(LB6_sload_path[0] & LB6_pre_out[1]);


--QB01L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_4_Y2
--operation mode is arithmetic

QB01L31 = COM_AD_D[4] & CB1_inst10[4] & !QB01_lcarry[3] # !COM_AD_D[4] & (CB1_inst10[4] # !QB01_lcarry[3]);

--QB01_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_4_Y2
--operation mode is arithmetic

QB01_lcarry[4] = CARRY(COM_AD_D[4] & CB1_inst10[4] & !QB01_lcarry[3] # !COM_AD_D[4] & (CB1_inst10[4] # !QB01_lcarry[3]));


--RB5L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~82 at LC8_13_N2
--operation mode is arithmetic

RB5L01 = HC33L4 # HC33L3 # RB5_or_node[0][2];

--RB5_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC8_13_N2
--operation mode is arithmetic

RB5_or_node[0][3] = CARRY(!HC33L4 & !HC33L3 & !RB5_or_node[0][2]);


--RB4L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~82 at LC7_2_N2
--operation mode is arithmetic

RB4L01 = HC42L3 # HC42L4 # RB4_or_node[0][2];

--RB4_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC7_2_N2
--operation mode is arithmetic

RB4_or_node[0][3] = CARRY(!HC42L3 & !HC42L4 & !RB4_or_node[0][2]);


--QB01L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_4_Y2
--operation mode is arithmetic

QB01L11 = COM_AD_D[3] & CB1_inst10[3] & QB01_lcarry[2] # !COM_AD_D[3] & (CB1_inst10[3] # QB01_lcarry[2]);

--QB01_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_4_Y2
--operation mode is arithmetic

QB01_lcarry[3] = CARRY(COM_AD_D[3] & (!QB01_lcarry[2] # !CB1_inst10[3]) # !COM_AD_D[3] & !CB1_inst10[3] & !QB01_lcarry[2]);


--RB3L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~82 at LC6_12_N2
--operation mode is arithmetic

RB3L01 = HC51L4 # HC51L3 # RB3_or_node[0][2];

--RB3_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC6_12_N2
--operation mode is arithmetic

RB3_or_node[0][3] = CARRY(!HC51L4 & !HC51L3 & !RB3_or_node[0][2]);


--RB2L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~82 at LC9_1_N2
--operation mode is arithmetic

RB2L01 = HC6L3 # HC6L4 # RB2_or_node[0][2];

--RB2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC9_1_N2
--operation mode is arithmetic

RB2_or_node[0][3] = CARRY(!HC6L3 & !HC6L4 & !RB2_or_node[0][2]);


--RB5L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~83 at LC7_13_N2
--operation mode is arithmetic

RB5L8 = HC03_sout_node[4] # HC33L1 # !RB5_or_node[0][1];

--RB5_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC7_13_N2
--operation mode is arithmetic

RB5_or_node[0][2] = CARRY(HC03_sout_node[4] # HC33L1 # !RB5_or_node[0][1]);


--RB4L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~83 at LC6_2_N2
--operation mode is arithmetic

RB4L8 = HC12_sout_node[4] # HC42L1 # !RB4_or_node[0][1];

--RB4_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC6_2_N2
--operation mode is arithmetic

RB4_or_node[0][2] = CARRY(HC12_sout_node[4] # HC42L1 # !RB4_or_node[0][1]);


--QB01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_4_Y2
--operation mode is arithmetic

QB01L9 = COM_AD_D[2] & CB1_inst10[2] & !QB01_lcarry[1] # !COM_AD_D[2] & (CB1_inst10[2] # !QB01_lcarry[1]);

--QB01_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_4_Y2
--operation mode is arithmetic

QB01_lcarry[2] = CARRY(COM_AD_D[2] & CB1_inst10[2] & !QB01_lcarry[1] # !COM_AD_D[2] & (CB1_inst10[2] # !QB01_lcarry[1]));


--RB3L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~83 at LC5_12_N2
--operation mode is arithmetic

RB3L8 = HC51L1 # HC21_sout_node[4] # !RB3_or_node[0][1];

--RB3_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC5_12_N2
--operation mode is arithmetic

RB3_or_node[0][2] = CARRY(HC51L1 # HC21_sout_node[4] # !RB3_or_node[0][1]);


--RB2L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~83 at LC8_1_N2
--operation mode is arithmetic

RB2L8 = HC3_sout_node[4] # HC6L1 # !RB2_or_node[0][1];

--RB2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC8_1_N2
--operation mode is arithmetic

RB2_or_node[0][2] = CARRY(HC3_sout_node[4] # HC6L1 # !RB2_or_node[0][1]);


--RB5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~84 at LC6_13_N2
--operation mode is arithmetic

RB5L6 = HC03_sout_node[3] # HC03_sout_node[2] # RB5_or_node[0][0];

--RB5_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC6_13_N2
--operation mode is arithmetic

RB5_or_node[0][1] = CARRY(!HC03_sout_node[3] & !HC03_sout_node[2] & !RB5_or_node[0][0]);


--RB4L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~84 at LC5_2_N2
--operation mode is arithmetic

RB4L6 = HC12_sout_node[2] # HC12_sout_node[3] # RB4_or_node[0][0];

--RB4_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC5_2_N2
--operation mode is arithmetic

RB4_or_node[0][1] = CARRY(!HC12_sout_node[2] & !HC12_sout_node[3] & !RB4_or_node[0][0]);


--QB01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_4_Y2
--operation mode is arithmetic

QB01L7 = COM_AD_D[1] & CB1_inst10[1] & QB01_lcarry[0] # !COM_AD_D[1] & (CB1_inst10[1] # QB01_lcarry[0]);

--QB01_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_4_Y2
--operation mode is arithmetic

QB01_lcarry[1] = CARRY(COM_AD_D[1] & (!QB01_lcarry[0] # !CB1_inst10[1]) # !COM_AD_D[1] & !CB1_inst10[1] & !QB01_lcarry[0]);


--RB3L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~84 at LC4_12_N2
--operation mode is arithmetic

RB3L6 = HC21_sout_node[2] # HC21_sout_node[3] # RB3_or_node[0][0];

--RB3_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC4_12_N2
--operation mode is arithmetic

RB3_or_node[0][1] = CARRY(!HC21_sout_node[2] & !HC21_sout_node[3] & !RB3_or_node[0][0]);


--RB2L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~84 at LC7_1_N2
--operation mode is arithmetic

RB2L6 = HC3_sout_node[2] # HC3_sout_node[3] # RB2_or_node[0][0];

--RB2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC7_1_N2
--operation mode is arithmetic

RB2_or_node[0][1] = CARRY(!HC3_sout_node[2] & !HC3_sout_node[3] & !RB2_or_node[0][0]);


--RB5L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~85 at LC5_13_N2
--operation mode is arithmetic

RB5L4 = HC03_sout_node[1] # HC03_sout_node[0];

--RB5_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC5_13_N2
--operation mode is arithmetic

RB5_or_node[0][0] = CARRY(HC03_sout_node[1] # HC03_sout_node[0]);


--RB4L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~85 at LC4_2_N2
--operation mode is arithmetic

RB4L4 = HC12_sout_node[1] # HC12_sout_node[0];

--RB4_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC4_2_N2
--operation mode is arithmetic

RB4_or_node[0][0] = CARRY(HC12_sout_node[1] # HC12_sout_node[0]);


--QB01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_4_Y2
--operation mode is arithmetic

QB01L5 = !COM_AD_D[0] & CB1_inst10[0];

--QB01_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_4_Y2
--operation mode is arithmetic

QB01_lcarry[0] = CARRY(!COM_AD_D[0] & CB1_inst10[0]);


--RB3L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~85 at LC3_12_N2
--operation mode is arithmetic

RB3L4 = HC21_sout_node[0] # HC21_sout_node[1];

--RB3_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC3_12_N2
--operation mode is arithmetic

RB3_or_node[0][0] = CARRY(HC21_sout_node[0] # HC21_sout_node[1]);


--RB2L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~85 at LC6_1_N2
--operation mode is arithmetic

RB2L4 = HC3_sout_node[0] # HC3_sout_node[1];

--RB2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC6_1_N2
--operation mode is arithmetic

RB2_or_node[0][0] = CARRY(HC3_sout_node[0] # HC3_sout_node[1]);


--QD2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
QD2_portadataout[0] = INPUT(GR0_GC2_C13_5);


--QD1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
QD1_portadataout[0] = INPUT(GR0_GC2_C13_5, GR14_GC2_C7_7, GR18_GC2_C5_5, GR3_GC2_C6_8);

--QD1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
QD1_portadataout[1] = INPUT(GR14_GC2_C7_7, GR18_GC2_C5_5, GR14_GC2_C1_2);

--QD1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
QD1_portadataout[2] = INPUT(GR13_GC2_C4_0, GR14_GC2_C9_8);

--QD1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
QD1_portadataout[3] = INPUT(GR13_GC2_C4_1, GR16_GC2_C4_2);

--QD1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
QD1_portadataout[4] = INPUT(GR13_GC2_C4_2, GR14_GC2_C6_3);

--QD1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
QD1_portadataout[5] = INPUT(GR13_GC2_C4_3, GR12_GC2_C0_3);

--QD1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
QD1_portadataout[6] = INPUT(GR13_GC2_C4_4, GR14_GC2_C0_2);

--QD1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
QD1_portadataout[7] = INPUT(GR13_GC2_C4_5, GR18_GC2_C8_1);

--QD1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
QD1_portadataout[8] = INPUT(GR13_GC2_C4_6, GR3_GC2_C6_8);

--QD1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
QD1_portadataout[9] = INPUT(GR13_GC2_C4_7, GR14_GC2_C1_2);

--QD1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
QD1_portadataout[10] = INPUT(GR13_GC2_C4_8, GR14_GC2_C9_8);

--QD1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
QD1_portadataout[11] = INPUT(GR13_GC2_C4_9, GR16_GC2_C4_2);

--QD1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
QD1_portadataout[12] = INPUT(GR14_GC2_C6_3);

--QD1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
QD1_portadataout[13] = INPUT(GR12_GC2_C0_3);

--QD1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
QD1_portadataout[14] = INPUT(GR14_GC2_C0_2);

--QD1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
QD1_portadataout[15] = INPUT(GR18_GC2_C8_9);

--QD1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
QD1_portadataout[16] = INPUT(GR3_GC2_C6_9);

--QD1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
QD1_portadataout[17] = INPUT(GR14_GC2_C1_3);

--QD1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
QD1_portadataout[18] = INPUT(GR14_GC2_C9_9);

--QD1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
QD1_portadataout[19] = INPUT(GR16_GC2_C4_3);

--QD1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
QD1_portadataout[20] = INPUT(GR14_GC2_C6_4);

--QD1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
QD1_portadataout[21] = INPUT(GR12_GC2_C0_4);

--QD1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
QD1_portadataout[22] = INPUT(GR14_GC2_C0_3);

--QD1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
QD1_portadataout[23] = INPUT(GR18_GC2_C8_2);

--QD1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
QD1_portadataout[24] = INPUT(GR3_GC2_C6_9);

--QD1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
QD1_portadataout[25] = INPUT(GR14_GC2_C1_3);

--QD1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
QD1_portadataout[26] = INPUT(GR14_GC2_C9_9);

--QD1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
QD1_portadataout[27] = INPUT(GR16_GC2_C4_3);

--QD1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
QD1_portadataout[28] = INPUT(GR14_GC2_C6_4);

--QD1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
QD1_portadataout[29] = INPUT(GR12_GC2_C0_4);

--QD1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
QD1_portadataout[30] = INPUT(GR14_GC2_C0_3);

--QD1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
QD1_portadataout[31] = INPUT(GR18_GC2_C8_2);


--PD1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
PD1_core = INPUT(31);

--PD1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
PD1_MASTERHWRITE = INPUT(GR0_GC0_C6_3, GR0_GC0_C11_8, GR0_GC0_C7_6, GR0_GC0_C8_5, GR0_GC0_C7_7, GR0_GC0_C11_5, GR0_GC0_C8_7);

--PD1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
PD1L37 = INPUT(GC3_C6_0);

--PD1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
PD1L17 = INPUT(GC3_C5_1);

--PD1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
PD1L13 = INPUT(GC3_C8_1);

--PD1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
PD1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--PD1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
PD1_MASTERHADDR[2] = INPUT(GR0_GC0_C12_2);

--PD1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
PD1_MASTERHADDR[3] = INPUT(GR0_GC0_C10_7);

--PD1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
PD1_MASTERHADDR[4] = INPUT(GR0_GC0_C10_2);

--PD1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
PD1_MASTERHADDR[5] = INPUT(GR0_GC0_C10_8);

--PD1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
PD1_MASTERHADDR[6] = INPUT(GR0_GC0_C10_9);

--PD1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
PD1_MASTERHADDR[7] = INPUT(GR0_GC0_C11_4);

--PD1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
PD1_MASTERHADDR[8] = INPUT(GR0_GC0_C11_6);

--PD1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
PD1_MASTERHADDR[9] = INPUT(GR0_GC0_C11_3);

--PD1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
PD1_MASTERHADDR[10] = INPUT(GR0_GC0_C10_6);

--PD1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
PD1_MASTERHADDR[11] = INPUT(GR0_GC0_C10_1);

--PD1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
PD1_MASTERHTRANS[0] = INPUT(GR0_GC0_C5_2, GR0_GC0_C8_3, GR0_GC0_C5_4, GR0_GC0_C8_4, GR0_GC0_C6_7, GR0_GC0_C12_4, GR0_GC0_C7_4, GR0_GC0_C7_8, GR0_GC0_C9_2, GR0_GC0_C12_1, GR0_GC0_C9_4, GR0_GC0_C5_5, GR0_GC0_C8_7);

--PD1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
PD1_MASTERHTRANS[1] = INPUT(GR0_GC0_C5_2, GR0_GC0_C7_6, GR0_GC0_C8_9, GR0_GC0_C8_3, GR0_GC0_C6_2, GR0_GC0_C5_4, GR0_GC0_C8_4, GR0_GC0_C6_7, GR0_GC0_C12_0, GR0_GC0_C12_4, GR0_GC0_C12_6, GR0_GC0_C7_5, GR0_GC0_C7_4, GR0_GC0_C7_9, GR0_GC0_C7_8, GR0_GC0_C9_2, GR0_GC0_C12_1, GR0_GC0_C9_4, GR0_GC0_C5_5, GR0_GC0_C8_7);

--PD1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
PD1_MASTERHSIZE[0] = INPUT(GR0_GC0_C8_6);

--PD1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
PD1_MASTERHSIZE[1] = INPUT(GR0_GC0_C8_6);

--PD1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
PD1_MASTERHBURST[0] = INPUT(GR0_GC0_C8_9, GR0_GC0_C8_8, GR0_GC0_C8_2);

--PD1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
PD1_MASTERHBURST[1] = INPUT(GR0_GC0_C8_9, GR0_GC0_C8_6, GR0_GC0_C8_8, GR0_GC0_C8_2);

--PD1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
PD1_MASTERHBURST[2] = INPUT(GR0_GC0_C8_9, GR0_GC0_C8_6, GR0_GC0_C8_8, GR0_GC0_C8_2);

--PD1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
PD1_MASTERHWDATA[0] = INPUT(GR0_GC2_C2_6, GR0_GC2_C2_1, GR0_GC3_C7_2);

--PD1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
PD1_MASTERHWDATA[1] = INPUT(GR0_GC3_C4_2, GR0_GC2_C2_4);

--PD1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
PD1_MASTERHWDATA[2] = INPUT(GR0_GC2_C4_4, GR0_GC3_C4_9);

--PD1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
PD1_MASTERHWDATA[3] = INPUT(GR0_GC2_C4_3, GR0_GC3_C5_2);

--PD1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
PD1_MASTERHWDATA[4] = INPUT(GR0_GC2_C0_4, GR0_GC3_C5_8);

--PD1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
PD1_MASTERHWDATA[5] = INPUT(GR0_GC3_C12_2, GR0_GC2_C2_5);

--PD1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
PD1_MASTERHWDATA[6] = INPUT(GR0_GC2_C2_8, GR0_GC3_C5_9);

--PD1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
PD1_MASTERHWDATA[7] = INPUT(GR0_GC3_C4_7, GR0_GC2_C0_8);

--PD1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
PD1_MASTERHWDATA[8] = INPUT(GR0_GC3_C5_4, GR0_GC2_C0_2);

--PD1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
PD1_MASTERHWDATA[9] = INPUT(GR0_GC3_C7_9, GR0_GC2_C2_2);

--PD1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
PD1_MASTERHWDATA[10] = INPUT(GR0_GC3_C4_5, GR0_GC2_C2_7);

--PD1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
PD1_MASTERHWDATA[11] = INPUT(GR0_GC3_C5_0, GR0_GC2_C0_0);

--PD1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
PD1_MASTERHWDATA[12] = INPUT(GR0_GC3_C7_8, GR0_GC2_C15_5);

--PD1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
PD1_MASTERHWDATA[13] = INPUT(GR0_GC3_C4_6, GR0_GC3_C7_0);

--PD1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
PD1_MASTERHWDATA[14] = INPUT(GR0_GC3_C7_3, GR0_GC3_C7_6);

--PD1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
PD1_MASTERHWDATA[15] = INPUT(GR0_GC3_C5_5, GR0_GC2_C0_7);

--PD1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
PD1_MASTERHWDATA[24] = INPUT(GR0_GC0_C14_2);

--PD1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
PD1_MASTERHWDATA[25] = INPUT(GR0_GC0_C13_2);

--PD1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
PD1_MASTERHWDATA[26] = INPUT(GR0_GC0_C12_7);

--PD1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
PD1_MASTERHWDATA[27] = INPUT(GR0_GC0_C12_3);

--PD1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
PD1_MASTERHWDATA[28] = INPUT(GR0_GC0_C12_9);

--PD1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
PD1_MASTERHWDATA[29] = INPUT(GR0_GC0_C12_5);

--PD1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
PD1_MASTERHWDATA[30] = INPUT(GR0_GC0_C12_8);

--PD1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
PD1_MASTERHWDATA[31] = INPUT(GR0_GC0_C13_4);

--PD1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
PD1L55 = INPUT(GC2_C9_1);

--PD1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
PD1L65 = INPUT(GC2_C9_0);

--PD1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
PD1L75 = INPUT(GC2_C8_1);

--PD1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
PD1L85 = INPUT(GC2_C8_0);

--PD1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
PD1L95 = INPUT(GC2_C7_1);

--PD1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
PD1L06 = INPUT(GC2_C7_0);

--PD1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
PD1L16 = INPUT(GC2_C6_1);

--PD1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
PD1L26 = INPUT(GC2_C6_0);

--PD1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
PD1L36 = INPUT(GC2_C5_1);

--PD1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
PD1L46 = INPUT(GC2_C5_0);

--PD1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
PD1L56 = INPUT(GC2_C4_1);

--PD1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
PD1L66 = INPUT(GC2_C4_0);

--PD1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
PD1L76 = INPUT(GC2_C3_1);

--PD1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
PD1L86 = INPUT(GC2_C3_0);

--PD1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
PD1L96 = INPUT(GC2_C2_1);

--PD1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
PD1L07 = INPUT(GC2_C2_0);

--PD1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
PD1L92 = INPUT(GC3_C4_1);

--PD1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
PD1L03 = INPUT(GC3_C5_0);

--PD1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
PD1L33 = INPUT(GC3_C6_1);

--PD1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
PD1L43 = INPUT(GC3_C7_0);

--PD1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
PD1L53 = INPUT(GC3_C7_1);

--PD1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
PD1L63 = INPUT(GC3_C8_0);

--PD1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
PD1L4 = INPUT(GC3_C10_0);

--PD1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
PD1L5 = INPUT(GC3_C10_1);

--PD1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
PD1L6 = INPUT(GC3_C11_0);

--PD1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
PD1L7 = INPUT(GC3_C11_1);

--PD1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
PD1L8 = INPUT(GC3_C12_0);

--PD1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
PD1L9 = INPUT(GC3_C12_1);

--PD1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
PD1L01 = INPUT(GC3_C13_0);

--PD1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
PD1L11 = INPUT(GC3_C13_1);

--PD1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
PD1L21 = INPUT(GC3_C14_0);

--PD1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
PD1L31 = INPUT(GC3_C14_1);

--PD1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
PD1L41 = INPUT(GC3_C15_0);

--PD1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
PD1L51 = INPUT(GC2_C15_0);

--PD1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
PD1L61 = INPUT(GC2_C14_1);

--PD1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
PD1L71 = INPUT(GC2_C14_0);

--PD1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
PD1L81 = INPUT(GC2_C13_1);

--PD1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
PD1L91 = INPUT(GC2_C13_0);

--PD1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
PD1L02 = INPUT(GC2_C12_1);

--PD1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
PD1L12 = INPUT(GC2_C12_0);

--PD1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
PD1L22 = INPUT(GC2_C11_1);

--PD1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
PD1L32 = INPUT(GC2_C11_0);

--PD1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
PD1L42 = INPUT(GC2_C10_1);

--PD1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
PD1L52 = INPUT(GC2_C10_0);

--PD1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
PD1L62 = INPUT(34);

--PD1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
PD1L72 = INPUT(33);

--PD1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
PD1L82 = INPUT(32);


--L1_inst23[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[7] at LC3_7_U3
--operation mode is normal

L1_inst23[7]_lut_out = !M1L51Q & (CD1L2 # M1L41Q # !JB4_dffs[0]);
L1_inst23[7] = DFFE(L1_inst23[7]_lut_out, !GLOBAL(MD1_outclock0), , , );


--L1_inst23[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6] at LC5_7_U3
--operation mode is normal

L1_inst23[6]_lut_out = !M1L51Q & (M1L41Q # CD1L2 & JB4_dffs[0]);
L1_inst23[6] = DFFE(L1_inst23[6]_lut_out, !GLOBAL(MD1_outclock0), , , );


--L1_inst23[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[0] at LC6_7_U3
--operation mode is normal

L1_inst23[0]_lut_out = M1L51Q & !M1L41Q # !M1L51Q & (M1L41Q # CD1L1 & JB4_dffs[0]);
L1_inst23[0] = DFFE(L1_inst23[0]_lut_out, !GLOBAL(MD1_outclock0), , , );


--F1L201Q is slaveregister:slaveregister_inst|TC[7]~reg0 at LC5_14_A1
--operation mode is normal

F1L201Q_lut_out = PD1_MASTERHWDATA[31];
F1L201Q = DFFE(F1L201Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L001Q is slaveregister:slaveregister_inst|TC[6]~reg0 at LC9_13_A1
--operation mode is normal

F1L001Q_lut_out = PD1_MASTERHWDATA[30];
F1L001Q = DFFE(F1L001Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L99Q is slaveregister:slaveregister_inst|TC[5]~reg0 at LC6_13_A1
--operation mode is normal

F1L99Q_lut_out = PD1_MASTERHWDATA[29];
F1L99Q = DFFE(F1L99Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L89Q is slaveregister:slaveregister_inst|TC[4]~reg0 at LC10_13_A1
--operation mode is normal

F1L89Q_lut_out = PD1_MASTERHWDATA[28];
F1L89Q = DFFE(F1L89Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L79Q is slaveregister:slaveregister_inst|TC[3]~reg0 at LC4_13_A1
--operation mode is normal

F1L79Q_lut_out = PD1_MASTERHWDATA[27];
F1L79Q = DFFE(F1L79Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L69Q is slaveregister:slaveregister_inst|TC[2]~reg0 at LC8_13_A1
--operation mode is normal

F1L69Q_lut_out = PD1_MASTERHWDATA[26];
F1L69Q = DFFE(F1L69Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L59Q is slaveregister:slaveregister_inst|TC[1]~reg0 at LC3_14_A1
--operation mode is normal

F1L59Q_lut_out = PD1_MASTERHWDATA[25];
F1L59Q = DFFE(F1L59Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--F1L49Q is slaveregister:slaveregister_inst|TC[0]~reg0 at LC3_15_A1
--operation mode is normal

F1L49Q_lut_out = PD1_MASTERHWDATA[24];
F1L49Q = DFFE(F1L49Q_lut_out, GLOBAL(MD1_outclock0), , , F1L101);


--U1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|rx_we~reg0 at LC6_14_M4
--operation mode is normal

U1L22Q_lut_out = U1L23Q;
U1L22Q = DFFE(U1L22Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--K1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0] at LC4_3_M4
--operation mode is normal

K1_inst46[0]_lut_out = K1_inst45[0];
K1_inst46[0] = DFFE(K1_inst46[0]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1] at LC10_3_M4
--operation mode is normal

K1_inst46[1]_lut_out = K1_inst45[1];
K1_inst46[1] = DFFE(K1_inst46[1]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2] at LC7_3_M4
--operation mode is normal

K1_inst46[2]_lut_out = K1_inst45[2];
K1_inst46[2] = DFFE(K1_inst46[2]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3] at LC5_3_M4
--operation mode is normal

K1_inst46[3]_lut_out = K1_inst45[3];
K1_inst46[3] = DFFE(K1_inst46[3]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4] at LC6_16_I4
--operation mode is normal

K1_inst46[4]_lut_out = K1_inst45[4];
K1_inst46[4] = DFFE(K1_inst46[4]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5] at LC10_16_I4
--operation mode is normal

K1_inst46[5]_lut_out = K1_inst45[5];
K1_inst46[5] = DFFE(K1_inst46[5]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6] at LC8_16_I4
--operation mode is normal

K1_inst46[6]_lut_out = K1_inst45[6];
K1_inst46[6] = DFFE(K1_inst46[6]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7] at LC5_16_I4
--operation mode is normal

K1_inst46[7]_lut_out = K1_inst45[7];
K1_inst46[7] = DFFE(K1_inst46[7]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0] at LC9_12_M4
--operation mode is normal

K1_inst43[0]_lut_out = JB1_dffs[0];
K1_inst43[0] = DFFE(K1_inst43[0]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1] at LC4_12_M4
--operation mode is normal

K1_inst43[1]_lut_out = JB1_dffs[1];
K1_inst43[1] = DFFE(K1_inst43[1]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2] at LC8_11_M4
--operation mode is normal

K1_inst43[2]_lut_out = JB1_dffs[2];
K1_inst43[2] = DFFE(K1_inst43[2]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3] at LC10_15_A4
--operation mode is normal

K1_inst43[3]_lut_out = JB1_dffs[3];
K1_inst43[3] = DFFE(K1_inst43[3]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4] at LC9_15_A4
--operation mode is normal

K1_inst43[4]_lut_out = JB1_dffs[4];
K1_inst43[4] = DFFE(K1_inst43[4]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5] at LC5_15_A4
--operation mode is normal

K1_inst43[5]_lut_out = JB1_dffs[5];
K1_inst43[5] = DFFE(K1_inst43[5]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6] at LC9_11_M4
--operation mode is normal

K1_inst43[6]_lut_out = JB1_dffs[6];
K1_inst43[6] = DFFE(K1_inst43[6]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7] at LC7_16_I4
--operation mode is normal

K1_inst43[7]_lut_out = JB1_dffs[7];
K1_inst43[7] = DFFE(K1_inst43[7]_lut_out, GLOBAL(MD1_outclock0), , , U1L61);


--K1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0] at LC2_14_A4
--operation mode is normal

K1_inst41[0]_lut_out = JB1_dffs[0];
K1_inst41[0] = DFFE(K1_inst41[0]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1] at LC4_15_A4
--operation mode is normal

K1_inst41[1]_lut_out = JB1_dffs[1];
K1_inst41[1] = DFFE(K1_inst41[1]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2] at LC5_8_M4
--operation mode is normal

K1_inst41[2]_lut_out = JB1_dffs[2];
K1_inst41[2] = DFFE(K1_inst41[2]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3] at LC6_15_A4
--operation mode is normal

K1_inst41[3]_lut_out = JB1_dffs[3];
K1_inst41[3] = DFFE(K1_inst41[3]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4] at LC3_15_A4
--operation mode is normal

K1_inst41[4]_lut_out = JB1_dffs[4];
K1_inst41[4] = DFFE(K1_inst41[4]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5] at LC2_15_A4
--operation mode is normal

K1_inst41[5]_lut_out = JB1_dffs[5];
K1_inst41[5] = DFFE(K1_inst41[5]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6] at LC1_15_A4
--operation mode is normal

K1_inst41[6]_lut_out = JB1_dffs[6];
K1_inst41[6] = DFFE(K1_inst41[6]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7] at LC3_14_A4
--operation mode is normal

K1_inst41[7]_lut_out = JB1_dffs[7];
K1_inst41[7] = DFFE(K1_inst41[7]_lut_out, GLOBAL(MD1_outclock0), , , U1L71);


--K1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0] at LC5_16_M4
--operation mode is normal

K1_inst38[0]_lut_out = JB1_dffs[0];
K1_inst38[0] = DFFE(K1_inst38[0]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1] at LC5_7_M4
--operation mode is normal

K1_inst38[1]_lut_out = JB1_dffs[1];
K1_inst38[1] = DFFE(K1_inst38[1]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2] at LC3_13_D4
--operation mode is normal

K1_inst38[2]_lut_out = JB1_dffs[2];
K1_inst38[2] = DFFE(K1_inst38[2]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3] at LC3_16_M4
--operation mode is normal

K1_inst38[3]_lut_out = JB1_dffs[3];
K1_inst38[3] = DFFE(K1_inst38[3]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4] at LC3_15_D4
--operation mode is normal

K1_inst38[4]_lut_out = JB1_dffs[4];
K1_inst38[4] = DFFE(K1_inst38[4]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5] at LC5_14_D4
--operation mode is normal

K1_inst38[5]_lut_out = JB1_dffs[5];
K1_inst38[5] = DFFE(K1_inst38[5]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6] at LC7_7_M4
--operation mode is normal

K1_inst38[6]_lut_out = JB1_dffs[6];
K1_inst38[6] = DFFE(K1_inst38[6]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--K1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7] at LC4_14_D4
--operation mode is normal

K1_inst38[7]_lut_out = JB1_dffs[7];
K1_inst38[7] = DFFE(K1_inst38[7]_lut_out, GLOBAL(MD1_outclock0), , , U1L81);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC1_8_A1
--operation mode is normal

B1L33Q_lut_out = !B1L15Q & !B1L8 & (B1L74Q # !B1L9);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--ND1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC6_14_A3
--operation mode is normal

ND1L1 = QD1_portadataout[0] & QD2_portadataout[0];


--F1L95Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC1_6_A3
--operation mode is normal

F1L95Q_lut_out = F1L03 # F1L72 # F1L92;
F1L95Q = DFFE(F1L95Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L06Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC3_10_E3
--operation mode is normal

F1L06Q_lut_out = F1L6 # F1L53 # F1_tx_dpr_wadr_local[1] & !F1L5;
F1L06Q = DFFE(F1L06Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L16Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC8_12_A3
--operation mode is normal

F1L16Q_lut_out = F1L83 # F1L73 # F1L93 & !YC1L1;
F1L16Q = DFFE(F1L16Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L26Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC7_16_D3
--operation mode is normal

F1L26Q_lut_out = F1L7 # F1L04 # F1L9 # F1L8;
F1L26Q = DFFE(F1L26Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L36Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC8_14_A3
--operation mode is normal

F1L36Q_lut_out = F1L14 # F1L21 # F1L11 # F1L01;
F1L36Q = DFFE(F1L36Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L46Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC5_3_D3
--operation mode is normal

F1L46Q_lut_out = F1L34 # !F1L4 & (AB1L121 # AB1L221);
F1L46Q = DFFE(F1L46Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L56Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC9_6_O3
--operation mode is normal

F1L56Q_lut_out = F1L51 # F1L44 # F1L61 # F1L41;
F1L56Q = DFFE(F1L56Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L66Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC2_15_A3
--operation mode is normal

F1L66Q_lut_out = F1L54 # F1L71 # F1_tx_dpr_wadr_local[7] & !F1L5;
F1L66Q = DFFE(F1L66Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L76Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC9_13_A3
--operation mode is normal

F1L76Q_lut_out = F1L64 # F1L81 # !F1L5 & F1_tx_dpr_wadr_local[8];
F1L76Q = DFFE(F1L76Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L86Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC4_16_A3
--operation mode is normal

F1L86Q_lut_out = F1L74 # F1L91 # F1_tx_dpr_wadr_local[9] & !F1L5;
F1L86Q = DFFE(F1L86Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L96Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC9_14_A3
--operation mode is normal

F1L96Q_lut_out = F1L84 # F1L02 # F1_tx_dpr_wadr_local[10] & !F1L5;
F1L96Q = DFFE(F1L96Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L07Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC8_16_A3
--operation mode is normal

F1L07Q_lut_out = F1L94 # F1L12 # F1_tx_dpr_wadr_local[11] & !F1L5;
F1L07Q = DFFE(F1L07Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L17Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC2_16_A3
--operation mode is normal

F1L17Q_lut_out = F1L05 # F1L22 # F1_tx_dpr_wadr_local[12] & !F1L5;
F1L17Q = DFFE(F1L17Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L27Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC2_14_A3
--operation mode is normal

F1L27Q_lut_out = F1L32 # F1L15 # F1_tx_dpr_wadr_local[13] & !F1L5;
F1L27Q = DFFE(F1L27Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L37Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC9_9_A3
--operation mode is normal

F1L37Q_lut_out = F1L25 # F1L42 # F1_tx_dpr_wadr_local[14] & !F1L5;
F1L37Q = DFFE(F1L37Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L47Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC6_10_A3
--operation mode is normal

F1L47Q_lut_out = F1L35 # F1L52 # F1_tx_dpr_wadr_local[15] & !F1L5;
F1L47Q = DFFE(F1L47Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--M1L41Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg at LC5_8_U3
--operation mode is normal

M1L41Q_lut_out = M1L5 # M1L41Q & (!M1L01 # !M1L1);
M1L41Q = DFFE(M1L41Q_lut_out, GLOBAL(MD1_outclock0), J1L901Q, , );


--CD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dac_rs_tab_rect_01:inst15|dac_d[6]~585 at LC6_8_U3
--operation mode is normal

CD1L2 = !LB31_sload_path[4] & (!LB31_sload_path[2] & !LB31_sload_path[1] # !LB31_sload_path[3]);


--JB4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC7_8_U3
--operation mode is normal

JB4_dffs[0]_lut_out = HD1L31Q # JB4_dffs[1];
JB4_dffs[0] = DFFE(JB4_dffs[0]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--M1L51Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg at LC10_8_U3
--operation mode is normal

M1L51Q_lut_out = M1L6 & J1L501Q & M1L2 # !M1L6 & (M1L51Q # J1L501Q & M1L2);
M1L51Q = DFFE(M1L51Q_lut_out, GLOBAL(MD1_outclock0), J1L901Q, , );


--CD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dac_rs_tab_rect_01:inst15|dac_d[0]~588 at LC3_8_U3
--operation mode is normal

CD1L1 = !LB31_sload_path[3] & !LB31_sload_path[2] # !LB31_sload_path[4];


--B1L54Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC10_7_A1
--operation mode is normal

B1L54Q_lut_out = B1L01 # B1L5 & (B1L21 # B1L11);
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L64Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC8_12_A1
--operation mode is normal

B1L64Q_lut_out = B1L61 # B1L64Q & (B1L15Q # !B1L91);
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L601 is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]~26 at LC9_13_A4
--operation mode is normal

F1L601 = B1L54Q & B1L64Q;


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC3_11_A1
--operation mode is normal

B1L73Q_lut_out = B1L73Q & (PD1_MASTERHADDR[4] & B1L02 # !B1L91) # !B1L73Q & PD1_MASTERHADDR[4] & B1L02;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC8_11_A1
--operation mode is normal

B1L63Q_lut_out = PD1_MASTERHADDR[3] & (B1L02 # !B1L91 & B1L63Q) # !PD1_MASTERHADDR[3] & !B1L91 & B1L63Q;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L62 is slaveregister:slaveregister_inst|i~1020 at LC5_15_A1
--operation mode is normal

F1L62 = F1L45 & !B1L73Q & !B1L63Q;


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC3_13_A1
--operation mode is normal

B1L53Q_lut_out = B1L53Q & (B1L02 & PD1_MASTERHADDR[2] # !B1L91) # !B1L53Q & B1L02 & PD1_MASTERHADDR[2];
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--E1L4Q is ROC:inst_ROC|RST~reg0 at LC3_12_P3
--operation mode is normal

E1L4Q_lut_out = !E1L3Q;
E1L4Q = DFFE(E1L4Q_lut_out, GLOBAL(MD1_outclock0), , , );


--F1L101 is slaveregister:slaveregister_inst|TC[7]~8 at LC8_14_A1
--operation mode is normal

F1L101 = F1L601 & F1L62 & !B1L53Q & !E1L4Q;


--U1L23Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~29 at LC7_13_M4
--operation mode is normal

U1L23Q_lut_out = U1L9 & (!X1L11 & !X1L61 # !EB1L01Q);
U1L23Q = DFFE(U1L23Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--K1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0] at LC3_3_M4
--operation mode is normal

K1_inst45[0]_lut_out = JB1_dffs[0];
K1_inst45[0] = DFFE(K1_inst45[0]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--EB1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC3_9_D4
--operation mode is normal

EB1L9Q_lut_out = EB1L32Q & UB1L51Q;
EB1L9Q = DFFE(EB1L9Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--U1L33Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~30 at LC3_8_M4
--operation mode is normal

U1L33Q_lut_out = !EB1L62Q & (U1L23Q # U1L33Q & !EB1L9Q);
U1L33Q = DFFE(U1L33Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~22 at LC8_15_M4
--operation mode is normal

U1L52Q_lut_out = !EB1L62Q & (EB1L9Q & U1L42Q # !EB1L9Q & U1L52Q);
U1L52Q = DFFE(U1L52Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i412~14 at LC8_8_M4
--operation mode is normal

U1L61 = EB1L9Q & (U1L33Q # U1L52Q);


--K1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1] at LC8_3_M4
--operation mode is normal

K1_inst45[1]_lut_out = JB1_dffs[1];
K1_inst45[1] = DFFE(K1_inst45[1]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2] at LC6_3_M4
--operation mode is normal

K1_inst45[2]_lut_out = JB1_dffs[2];
K1_inst45[2] = DFFE(K1_inst45[2]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3] at LC9_3_M4
--operation mode is normal

K1_inst45[3]_lut_out = JB1_dffs[3];
K1_inst45[3] = DFFE(K1_inst45[3]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4] at LC3_16_I4
--operation mode is normal

K1_inst45[4]_lut_out = JB1_dffs[4];
K1_inst45[4] = DFFE(K1_inst45[4]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5] at LC5_15_I4
--operation mode is normal

K1_inst45[5]_lut_out = JB1_dffs[5];
K1_inst45[5] = DFFE(K1_inst45[5]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6] at LC3_15_I4
--operation mode is normal

K1_inst45[6]_lut_out = JB1_dffs[6];
K1_inst45[6] = DFFE(K1_inst45[6]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--K1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7] at LC9_16_I4
--operation mode is normal

K1_inst45[7]_lut_out = JB1_dffs[7];
K1_inst45[7] = DFFE(K1_inst45[7]_lut_out, GLOBAL(MD1_outclock0), , , U1L51);


--JB1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_14_D4
--operation mode is normal

JB1_dffs[0]_lut_out = JB1_dffs[1];
JB1_dffs[0] = DFFE(JB1_dffs[0]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_14_D4
--operation mode is normal

JB1_dffs[1]_lut_out = JB1_dffs[2];
JB1_dffs[1] = DFFE(JB1_dffs[1]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_14_D4
--operation mode is normal

JB1_dffs[2]_lut_out = JB1_dffs[3];
JB1_dffs[2] = DFFE(JB1_dffs[2]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_14_D4
--operation mode is normal

JB1_dffs[3]_lut_out = JB1_dffs[4];
JB1_dffs[3] = DFFE(JB1_dffs[3]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC7_14_D4
--operation mode is normal

JB1_dffs[4]_lut_out = JB1_dffs[5];
JB1_dffs[4] = DFFE(JB1_dffs[4]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC8_14_D4
--operation mode is normal

JB1_dffs[5]_lut_out = JB1_dffs[6];
JB1_dffs[5] = DFFE(JB1_dffs[5]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC2_14_D4
--operation mode is normal

JB1_dffs[6]_lut_out = JB1_dffs[7];
JB1_dffs[6] = DFFE(JB1_dffs[6]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--JB1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_9_D4
--operation mode is normal

JB1_dffs[7]_lut_out = EB1L81Q;
JB1_dffs[7] = DFFE(JB1_dffs[7]_lut_out, GLOBAL(MD1_outclock0), EB1L8Q, , EB1L91Q);


--U1L43Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~31 at LC7_8_M4
--operation mode is normal

U1L43Q_lut_out = !EB1L62Q & (EB1L9Q & U1L33Q # !EB1L9Q & U1L43Q);
U1L43Q = DFFE(U1L43Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~23 at LC6_8_M4
--operation mode is normal

U1L62Q_lut_out = !EB1L62Q & (EB1L9Q & U1L52Q # !EB1L9Q & U1L62Q);
U1L62Q = DFFE(U1L62Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i424~14 at LC10_8_M4
--operation mode is normal

U1L71 = EB1L9Q & (U1L43Q # U1L62Q);


--U1L53Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~32 at LC4_8_M4
--operation mode is normal

U1L53Q_lut_out = !EB1L62Q & (EB1L9Q & U1L43Q # !EB1L9Q & U1L53Q);
U1L53Q = DFFE(U1L53Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~24 at LC10_7_M4
--operation mode is normal

U1L72Q_lut_out = !EB1L62Q & (EB1L9Q & U1L62Q # !EB1L9Q & U1L72Q);
U1L72Q = DFFE(U1L72Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i430~14 at LC1_7_M4
--operation mode is normal

U1L81 = EB1L9Q & (U1L72Q # U1L53Q);


--K1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0] at LC1_4_A4
--operation mode is normal

K1_inst40[0]_lut_out = LB7_q[0];
K1_inst40[0] = DFFE(K1_inst40[0]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--J1L42Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|buf_res~reg at LC7_1_O2
--operation mode is normal

J1L42Q_lut_out = S1L7Q & !E1L4Q & (J1L57Q # J1L67Q);
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(MD1_outclock0), , , );


--U1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|data_error~reg0 at LC9_15_M4
--operation mode is normal

U1L4Q_lut_out = U1L73Q # U1L93Q;
U1L4Q = DFFE(U1L4Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--K1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5 at LC7_14_M4
--operation mode is normal

K1_inst5 = U1L22Q # U1L4Q;


--K1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1] at LC7_2_A4
--operation mode is normal

K1_inst40[1]_lut_out = LB7_q[1];
K1_inst40[1] = DFFE(K1_inst40[1]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2] at LC3_2_A4
--operation mode is normal

K1_inst40[2]_lut_out = LB7_q[2];
K1_inst40[2] = DFFE(K1_inst40[2]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3] at LC2_2_A4
--operation mode is normal

K1_inst40[3]_lut_out = LB7_q[3];
K1_inst40[3] = DFFE(K1_inst40[3]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4] at LC5_2_A4
--operation mode is normal

K1_inst40[4]_lut_out = LB7_q[4];
K1_inst40[4] = DFFE(K1_inst40[4]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5] at LC6_2_A4
--operation mode is normal

K1_inst40[5]_lut_out = LB7_q[5];
K1_inst40[5] = DFFE(K1_inst40[5]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6] at LC10_2_A4
--operation mode is normal

K1_inst40[6]_lut_out = LB7_q[6];
K1_inst40[6] = DFFE(K1_inst40[6]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7] at LC9_2_A4
--operation mode is normal

K1_inst40[7]_lut_out = LB7_q[7];
K1_inst40[7] = DFFE(K1_inst40[7]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8] at LC8_2_A4
--operation mode is normal

K1_inst40[8]_lut_out = LB7_q[8];
K1_inst40[8] = DFFE(K1_inst40[8]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9] at LC4_2_A4
--operation mode is normal

K1_inst40[9]_lut_out = LB7_q[9];
K1_inst40[9] = DFFE(K1_inst40[9]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10] at LC7_4_A4
--operation mode is normal

K1_inst40[10]_lut_out = LB7_q[10];
K1_inst40[10] = DFFE(K1_inst40[10]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11] at LC8_4_A4
--operation mode is normal

K1_inst40[11]_lut_out = LB7_q[11];
K1_inst40[11] = DFFE(K1_inst40[11]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12] at LC4_4_A4
--operation mode is normal

K1_inst40[12]_lut_out = LB7_q[12];
K1_inst40[12] = DFFE(K1_inst40[12]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--BD1L85Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC6_16_S3
--operation mode is normal

BD1L85Q_lut_out = BD1L801Q & HD1L31Q;
BD1L85Q = DFFE(BD1L85Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--B1L15Q is ahb_slave:ahb_slave_inst|slave_state~24 at LC4_7_A1
--operation mode is normal

B1L15Q_lut_out = !PD1_MASTERHWRITE & (B1L12 # B1L22 & B1L6);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L05Q is ahb_slave:ahb_slave_inst|slave_state~23 at LC3_6_A1
--operation mode is normal

B1L05Q_lut_out = !B1L74Q & !B1L1 & (PD1_MASTERHTRANS[1] # PD1_MASTERHTRANS[0]);
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L94Q is ahb_slave:ahb_slave_inst|slave_state~22 at LC9_12_A1
--operation mode is normal

B1L94Q_lut_out = B1L42 # PD1_MASTERHWRITE & (B1L31 # B1L52);
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L7 is ahb_slave:ahb_slave_inst|i~5830 at LC7_8_A1
--operation mode is normal

B1L7 = B1L05Q # B1L94Q & (PD1_MASTERHWRITE # !PD1_MASTERHTRANS[1]);


--B1L84Q is ahb_slave:ahb_slave_inst|slave_state~21 at LC6_9_A1
--operation mode is normal

B1L84Q_lut_out = (B1L72 # B1L1 & B1L92 & PD1_MASTERHWRITE) & CASCADE(B1L23);
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0 at LC10_9_A1
--operation mode is normal

B1L3 = PD1_MASTERHBURST[2] # PD1_MASTERHBURST[1] # !PD1_MASTERHBURST[0] # !PD1_MASTERHTRANS[1];


--B1L8 is ahb_slave:ahb_slave_inst|i~5831 at LC8_8_A1
--operation mode is normal

B1L8 = B1L7 # B1L84Q & (B1L3 # PD1_MASTERHWRITE);


--B1L9 is ahb_slave:ahb_slave_inst|i~5832 at LC4_9_A1
--operation mode is normal

B1L9 = B1L13 # !PD1_MASTERHTRANS[0] & !PD1_MASTERHTRANS[1];


--B1L74Q is ahb_slave:ahb_slave_inst|slave_state~20 at LC5_7_A1
--operation mode is normal

B1L74Q_lut_out = !B1L05Q & !B1L62 & (B1L6 # !B1L82);
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--J1L94Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|reboot_gnt~reg at LC5_12_O3
--operation mode is normal

J1L94Q_lut_out = !E1L4Q & (J1L94Q # BD1L46Q & J1L38Q);
J1L94Q = DFFE(J1L94Q_lut_out, GLOBAL(MD1_outclock0), , , );


--F1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC7_3_A3
--operation mode is normal

F1_com_ctrl_local[0]_lut_out = PD1_MASTERHWDATA[0];
F1_com_ctrl_local[0] = DFFE(F1_com_ctrl_local[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L3);


--F1L72 is slaveregister:slaveregister_inst|i~1021 at LC6_5_A3
--operation mode is normal

F1L72 = F1L62 & (B1L53Q & J1L94Q # !B1L53Q & F1_com_ctrl_local[0]);


--F1L82 is slaveregister:slaveregister_inst|i~1022 at LC4_15_A1
--operation mode is normal

F1L82 = F1L45 & !B1L73Q & B1L63Q;


--L1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0] at LC3_12_A3
--operation mode is normal

L1_inst16[0]_lut_out = LB21_q[0];
L1_inst16[0] = DFFE(L1_inst16[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0] at LC2_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[0]_lut_out = PD1_MASTERHWDATA[0];
F1_tx_dpr_wadr_local[0] = DFFE(F1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L92 is slaveregister:slaveregister_inst|i~1023 at LC2_12_A3
--operation mode is normal

F1L92 = F1L82 & (B1L53Q & L1_inst16[0] # !B1L53Q & F1_tx_dpr_wadr_local[0]);


--F1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0] at LC3_8_A4
--operation mode is normal

F1_rx_dpr_radr_local[0]_lut_out = PD1_MASTERHWDATA[0];
F1_rx_dpr_radr_local[0] = DFFE(F1_rx_dpr_radr_local[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L03 is slaveregister:slaveregister_inst|i~1024 at LC2_8_A4
--operation mode is normal

F1L03 = F1L55 & (B1L53Q & LB7_q[0] # !B1L53Q & F1_rx_dpr_radr_local[0]);


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC7_12_A1
--operation mode is normal

B1L14Q_lut_out = B1L91 & PD1_MASTERHADDR[8] & B1L02 # !B1L91 & (B1L14Q # PD1_MASTERHADDR[8] & B1L02);
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC7_11_A1
--operation mode is normal

B1L34Q_lut_out = B1L34Q & (PD1_MASTERHADDR[10] & B1L02 # !B1L91) # !B1L34Q & PD1_MASTERHADDR[10] & B1L02;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC4_12_A1
--operation mode is normal

B1L24Q_lut_out = B1L91 & PD1_MASTERHADDR[9] & B1L02 # !B1L91 & (B1L24Q # PD1_MASTERHADDR[9] & B1L02);
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0 at LC2_11_A1
--operation mode is normal

B1L44Q_lut_out = B1L44Q & (PD1_MASTERHADDR[11] & B1L02 # !B1L91) # !B1L44Q & PD1_MASTERHADDR[11] & B1L02;
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L13 is slaveregister:slaveregister_inst|i~1026 at LC4_11_A1
--operation mode is normal

F1L13 = !B1L44Q & !B1L24Q & B1L34Q & B1L14Q;

--F1L75 is slaveregister:slaveregister_inst|i~1066 at LC4_11_A1
--operation mode is normal

F1L75 = !B1L44Q & !B1L24Q & B1L34Q & B1L14Q;


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC9_11_A1
--operation mode is normal

B1L83Q_lut_out = PD1_MASTERHADDR[5] & (B1L02 # !B1L91 & B1L83Q) # !PD1_MASTERHADDR[5] & !B1L91 & B1L83Q;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC10_11_A1
--operation mode is normal

B1L93Q_lut_out = PD1_MASTERHADDR[6] & (B1L02 # !B1L91 & B1L93Q) # !PD1_MASTERHADDR[6] & !B1L91 & B1L93Q;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L23 is slaveregister:slaveregister_inst|i~1027 at LC6_10_A1
--operation mode is normal

F1L23 = !B1L93Q & !B1L83Q;


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC5_12_A1
--operation mode is normal

B1L04Q_lut_out = B1L91 & PD1_MASTERHADDR[7] & B1L02 # !B1L91 & (B1L04Q # PD1_MASTERHADDR[7] & B1L02);
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L33 is slaveregister:slaveregister_inst|i~1028 at LC1_11_A1
--operation mode is normal

F1L33 = F1L13 & !B1L04Q & F1L23 & !B1L73Q;


--L1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1] at LC8_10_A3
--operation mode is normal

L1_inst16[1]_lut_out = LB21_q[1];
L1_inst16[1] = DFFE(L1_inst16[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L6 is slaveregister:slaveregister_inst|i~49 at LC6_11_E3
--operation mode is normal

F1L6 = F1L33 & B1L63Q & B1L53Q & L1_inst16[1];


--F1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1] at LC3_5_A4
--operation mode is normal

F1_rx_dpr_radr_local[1]_lut_out = PD1_MASTERHWDATA[1];
F1_rx_dpr_radr_local[1] = DFFE(F1_rx_dpr_radr_local[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L43 is slaveregister:slaveregister_inst|i~1029 at LC1_5_A4
--operation mode is normal

F1L43 = F1L55 & (B1L53Q & LB7_q[1] # !B1L53Q & F1_rx_dpr_radr_local[1]);


--BD1L46Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC10_11_S3
--operation mode is normal

BD1L46Q_lut_out = !HD1L11Q & BD1L611Q;
BD1L46Q = DFFE(BD1L46Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--L1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34 at LC3_5_E3
--operation mode is normal

L1L92 = BD1L46Q & (RB6L71 # LB81_pre_out[15] # LB81_pre_out[14]);


--J1L46Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_data~reg at LC4_4_O3
--operation mode is normal

J1L46Q_lut_out = J1L85 & J1L1 & J1L46Q # !J1L85 & (J1L2 # J1L1 & J1L46Q);
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(MD1_outclock0), , , );


--F1L4 is slaveregister:slaveregister_inst|i~1 at LC3_11_E3
--operation mode is normal

F1L4 = B1L73Q # B1L63Q # !B1L53Q # !F1L45;


--F1L53 is slaveregister:slaveregister_inst|i~1030 at LC7_11_E3
--operation mode is normal

F1L53 = F1L43 # J1L46Q & L1L92 & !F1L4;


--F1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1] at LC5_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[1]_lut_out = PD1_MASTERHWDATA[1];
F1_tx_dpr_wadr_local[1] = DFFE(F1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L5 is slaveregister:slaveregister_inst|i~2 at LC5_11_E3
--operation mode is normal

F1L5 = B1L73Q # B1L53Q # !B1L63Q # !F1L45;


--L1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2] at LC3_5_A3
--operation mode is normal

L1_inst16[2]_lut_out = LB21_q[2];
L1_inst16[2] = DFFE(L1_inst16[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2] at LC5_5_A3
--operation mode is normal

F1_tx_dpr_wadr_local[2]_lut_out = PD1_MASTERHWDATA[2];
F1_tx_dpr_wadr_local[2] = DFFE(F1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L63 is slaveregister:slaveregister_inst|i~1032 at LC2_5_A3
--operation mode is normal

F1L63 = F1L82 & (B1L53Q & L1_inst16[2] # !B1L53Q & F1_tx_dpr_wadr_local[2]);


--F1L73 is slaveregister:slaveregister_inst|i~1033 at LC5_12_A3
--operation mode is normal

F1L73 = F1L63 # F1L62 & B1L53Q & F1L65;


--F1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2] at LC10_5_A4
--operation mode is normal

F1_rx_dpr_radr_local[2]_lut_out = PD1_MASTERHWDATA[2];
F1_rx_dpr_radr_local[2] = DFFE(F1_rx_dpr_radr_local[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L83 is slaveregister:slaveregister_inst|i~1034 at LC4_12_A3
--operation mode is normal

F1L83 = F1L55 & (B1L53Q & LB7_q[2] # !B1L53Q & F1_rx_dpr_radr_local[2]);


--YC1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~348 at LC2_7_A3
--operation mode is normal

YC1L78 = YC1L83 # YC1L63 # YC1L23 & YC1L43;


--YC1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~349 at LC3_7_A3
--operation mode is normal

YC1L88 = YC1L44 # YC1L24 # YC1L64 # YC1L04;


--YC1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~350 at LC4_10_A3
--operation mode is normal

YC1L98 = YC1L84 & (YC1L88 # YC1L78);


--YC1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~351 at LC9_8_A3
--operation mode is normal

YC1L09 = YC1L25 # YC1L45 # YC1L65 # YC1L05;


--F1L93 is slaveregister:slaveregister_inst|i~1035 at LC10_9_A3
--operation mode is normal

F1L93 = !F1L4 & (YC1L98 # YC1L09 # YC1L85);


--YC1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[14] at LC8_9_A3
--operation mode is normal

YC1_tx_dpr_waddr[14]_lut_out = F1_tx_dpr_wadr_local[14];
YC1_tx_dpr_waddr[14] = DFFE(YC1_tx_dpr_waddr[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[15] at LC4_1_A3
--operation mode is normal

YC1_tx_dpr_waddr[15]_lut_out = F1_tx_dpr_wadr_local[15];
YC1_tx_dpr_waddr[15] = DFFE(YC1_tx_dpr_waddr[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~152 at LC9_10_A3
--operation mode is normal

YC1L2 = LB21_q[15] & (LB21_q[14] & !YC1_tx_dpr_waddr[14] # !YC1_tx_dpr_waddr[15]) # !LB21_q[15] & LB21_q[14] & !YC1_tx_dpr_waddr[14] & !YC1_tx_dpr_waddr[15];


--YC1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~153 at LC2_10_A3
--operation mode is normal

YC1L3 = LB21_q[15] & YC1_tx_dpr_waddr[15] & (LB21_q[14] $ !YC1_tx_dpr_waddr[14]) # !LB21_q[15] & !YC1_tx_dpr_waddr[15] & (LB21_q[14] $ !YC1_tx_dpr_waddr[14]);


--YC1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[13] at LC8_8_A3
--operation mode is normal

YC1_tx_dpr_waddr[13]_lut_out = F1_tx_dpr_wadr_local[13];
YC1_tx_dpr_waddr[13] = DFFE(YC1_tx_dpr_waddr[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~9 at LC9_12_A3
--operation mode is normal

YC1L1 = YC1L2 # LB21_q[13] & !YC1_tx_dpr_waddr[13] & YC1L3;

--YC1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~155 at LC9_12_A3
--operation mode is normal

YC1L4 = YC1L2 # LB21_q[13] & !YC1_tx_dpr_waddr[13] & YC1L3;


--F1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3] at LC4_5_A3
--operation mode is normal

F1_tx_dpr_wadr_local[3]_lut_out = PD1_MASTERHWDATA[3];
F1_tx_dpr_wadr_local[3] = DFFE(F1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L8 is slaveregister:slaveregister_inst|i~62 at LC3_16_D3
--operation mode is normal

F1L8 = F1L33 & F1_tx_dpr_wadr_local[3] & !B1L53Q & B1L63Q;


--L1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3] at LC9_16_D3
--operation mode is normal

L1_inst16[3]_lut_out = LB21_q[3];
L1_inst16[3] = DFFE(L1_inst16[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L7 is slaveregister:slaveregister_inst|i~61 at LC6_16_D3
--operation mode is normal

F1L7 = F1L33 & L1_inst16[3] & B1L53Q & B1L63Q;


--RB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC10_9_R4
--operation mode is normal

RB1L1 = LB6_pre_out[14] # LB6_pre_out[15] # RB1_or_node[0][6];


--F1L9 is slaveregister:slaveregister_inst|i~63 at LC5_16_D3
--operation mode is normal

F1L9 = F1L33 & !B1L63Q & B1L53Q & RB1L1;


--F1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3] at LC3_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[3]_lut_out = PD1_MASTERHWDATA[3];
F1_rx_dpr_radr_local[3] = DFFE(F1_rx_dpr_radr_local[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L04 is slaveregister:slaveregister_inst|i~1036 at LC4_6_A4
--operation mode is normal

F1L04 = F1L55 & (B1L53Q & LB7_q[3] # !B1L53Q & F1_rx_dpr_radr_local[3]);


--F1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4] at LC5_1_A3
--operation mode is normal

F1_tx_dpr_wadr_local[4]_lut_out = PD1_MASTERHWDATA[4];
F1_tx_dpr_wadr_local[4] = DFFE(F1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L11 is slaveregister:slaveregister_inst|i~68 at LC7_13_A3
--operation mode is normal

F1L11 = F1_tx_dpr_wadr_local[4] & !B1L53Q & B1L63Q & F1L33;


--L1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4] at LC9_15_A3
--operation mode is normal

L1_inst16[4]_lut_out = LB21_q[4];
L1_inst16[4] = DFFE(L1_inst16[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L01 is slaveregister:slaveregister_inst|i~67 at LC4_15_A3
--operation mode is normal

F1L01 = B1L63Q & B1L53Q & L1_inst16[4] & F1L33;


--S1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC5_10_M4
--operation mode is normal

S1L7Q_lut_out = S1L6Q & !S1L4Q & S1L71 & S1L51;
S1L7Q = DFFE(S1L7Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--F1L21 is slaveregister:slaveregister_inst|i~69 at LC1_15_A3
--operation mode is normal

F1L21 = !B1L63Q & B1L53Q & S1L7Q & F1L33;


--F1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4] at LC9_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[4]_lut_out = PD1_MASTERHWDATA[4];
F1_rx_dpr_radr_local[4] = DFFE(F1_rx_dpr_radr_local[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L14 is slaveregister:slaveregister_inst|i~1038 at LC7_15_A3
--operation mode is normal

F1L14 = F1L55 & (B1L53Q & LB7_q[4] # !B1L53Q & F1_rx_dpr_radr_local[4]);


--L1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5] at LC7_10_A3
--operation mode is normal

L1_inst16[5]_lut_out = LB21_q[5];
L1_inst16[5] = DFFE(L1_inst16[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L31 is slaveregister:slaveregister_inst|i~73 at LC6_4_D3
--operation mode is normal

F1L31 = F1L33 & B1L63Q & B1L53Q & L1_inst16[5];


--F1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5] at LC3_13_A4
--operation mode is normal

F1_rx_dpr_radr_local[5]_lut_out = PD1_MASTERHWDATA[5];
F1_rx_dpr_radr_local[5] = DFFE(F1_rx_dpr_radr_local[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L24 is slaveregister:slaveregister_inst|i~1040 at LC8_13_A4
--operation mode is normal

F1L24 = F1L55 & (B1L53Q & LB7_q[5] # !B1L53Q & F1_rx_dpr_radr_local[5]);


--F1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5] at LC6_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[5]_lut_out = PD1_MASTERHWDATA[5];
F1_tx_dpr_wadr_local[5] = DFFE(F1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L34 is slaveregister:slaveregister_inst|i~1041 at LC3_3_D3
--operation mode is normal

F1L34 = F1L24 # F1L31 # F1_tx_dpr_wadr_local[5] & !F1L5;


--F1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6] at LC9_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[6]_lut_out = PD1_MASTERHWDATA[6];
F1_tx_dpr_wadr_local[6] = DFFE(F1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--F1L51 is slaveregister:slaveregister_inst|i~80 at LC7_5_A3
--operation mode is normal

F1L51 = F1_tx_dpr_wadr_local[6] & !B1L53Q & B1L63Q & F1L33;


--L1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6] at LC9_5_A3
--operation mode is normal

L1_inst16[6]_lut_out = LB21_q[6];
L1_inst16[6] = DFFE(L1_inst16[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L41 is slaveregister:slaveregister_inst|i~79 at LC5_6_O3
--operation mode is normal

F1L41 = F1L33 & B1L63Q & B1L53Q & L1_inst16[6];


--J1L04Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|com_avail~reg at LC10_6_O3
--operation mode is normal

J1L04Q_lut_out = J1L12 # J1L04Q & (J1L14 # J1_SV8);
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--F1L61 is slaveregister:slaveregister_inst|i~81 at LC8_6_O3
--operation mode is normal

F1L61 = F1L33 & J1L04Q & B1L53Q & !B1L63Q;


--F1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6] at LC10_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[6]_lut_out = PD1_MASTERHWDATA[6];
F1_rx_dpr_radr_local[6] = DFFE(F1_rx_dpr_radr_local[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L44 is slaveregister:slaveregister_inst|i~1043 at LC8_6_A4
--operation mode is normal

F1L44 = F1L55 & (B1L53Q & LB7_q[6] # !B1L53Q & F1_rx_dpr_radr_local[6]);


--L1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7] at LC3_15_A3
--operation mode is normal

L1_inst16[7]_lut_out = LB21_q[7];
L1_inst16[7] = DFFE(L1_inst16[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L71 is slaveregister:slaveregister_inst|i~85 at LC9_16_A3
--operation mode is normal

F1L71 = B1L53Q & B1L63Q & L1_inst16[7] & F1L33;


--F1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7] at LC8_5_A4
--operation mode is normal

F1_rx_dpr_radr_local[7]_lut_out = PD1_MASTERHWDATA[7];
F1_rx_dpr_radr_local[7] = DFFE(F1_rx_dpr_radr_local[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L54 is slaveregister:slaveregister_inst|i~1045 at LC6_13_A4
--operation mode is normal

F1L54 = F1L55 & (B1L53Q & LB7_q[7] # !B1L53Q & F1_rx_dpr_radr_local[7]);


--F1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7] at LC9_1_A3
--operation mode is normal

F1_tx_dpr_wadr_local[7]_lut_out = PD1_MASTERHWDATA[7];
F1_tx_dpr_wadr_local[7] = DFFE(F1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8] at LC7_12_A3
--operation mode is normal

L1_inst16[8]_lut_out = LB21_q[8];
L1_inst16[8] = DFFE(L1_inst16[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L81 is slaveregister:slaveregister_inst|i~90 at LC10_13_A3
--operation mode is normal

F1L81 = B1L63Q & B1L53Q & L1_inst16[8] & F1L33;


--F1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8] at LC5_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[8]_lut_out = PD1_MASTERHWDATA[8];
F1_rx_dpr_radr_local[8] = DFFE(F1_rx_dpr_radr_local[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L64 is slaveregister:slaveregister_inst|i~1046 at LC2_5_A4
--operation mode is normal

F1L64 = F1L55 & (B1L53Q & LB7_q[8] # !B1L53Q & F1_rx_dpr_radr_local[8]);


--F1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8] at LC3_1_A3
--operation mode is normal

F1_tx_dpr_wadr_local[8]_lut_out = PD1_MASTERHWDATA[8];
F1_tx_dpr_wadr_local[8] = DFFE(F1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9] at LC5_15_A3
--operation mode is normal

L1_inst16[9]_lut_out = LB21_q[9];
L1_inst16[9] = DFFE(L1_inst16[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L91 is slaveregister:slaveregister_inst|i~95 at LC3_16_A3
--operation mode is normal

F1L91 = B1L53Q & B1L63Q & L1_inst16[9] & F1L33;


--F1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9] at LC10_8_A4
--operation mode is normal

F1_rx_dpr_radr_local[9]_lut_out = PD1_MASTERHWDATA[9];
F1_rx_dpr_radr_local[9] = DFFE(F1_rx_dpr_radr_local[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L74 is slaveregister:slaveregister_inst|i~1047 at LC6_8_A4
--operation mode is normal

F1L74 = F1L55 & (B1L53Q & LB7_q[9] # !B1L53Q & F1_rx_dpr_radr_local[9]);


--F1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9] at LC3_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[9]_lut_out = PD1_MASTERHWDATA[9];
F1_tx_dpr_wadr_local[9] = DFFE(F1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10] at LC3_14_A3
--operation mode is normal

L1_inst16[10]_lut_out = LB21_q[10];
L1_inst16[10] = DFFE(L1_inst16[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L02 is slaveregister:slaveregister_inst|i~100 at LC7_14_A3
--operation mode is normal

F1L02 = F1L33 & L1_inst16[10] & B1L53Q & B1L63Q;


--F1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10] at LC6_5_A4
--operation mode is normal

F1_rx_dpr_radr_local[10]_lut_out = PD1_MASTERHWDATA[10];
F1_rx_dpr_radr_local[10] = DFFE(F1_rx_dpr_radr_local[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L84 is slaveregister:slaveregister_inst|i~1048 at LC6_15_A3
--operation mode is normal

F1L84 = F1L55 & (B1L53Q & LB7_q[10] # !B1L53Q & F1_rx_dpr_radr_local[10]);


--F1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10] at LC8_3_A3
--operation mode is normal

F1_tx_dpr_wadr_local[10]_lut_out = PD1_MASTERHWDATA[10];
F1_tx_dpr_wadr_local[10] = DFFE(F1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11] at LC10_15_A3
--operation mode is normal

L1_inst16[11]_lut_out = LB21_q[11];
L1_inst16[11] = DFFE(L1_inst16[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L12 is slaveregister:slaveregister_inst|i~105 at LC5_16_A3
--operation mode is normal

F1L12 = B1L53Q & B1L63Q & L1_inst16[11] & F1L33;


--F1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11] at LC1_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[11]_lut_out = PD1_MASTERHWDATA[11];
F1_rx_dpr_radr_local[11] = DFFE(F1_rx_dpr_radr_local[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L94 is slaveregister:slaveregister_inst|i~1049 at LC5_5_A4
--operation mode is normal

F1L94 = F1L55 & (B1L53Q & LB7_q[11] # !B1L53Q & F1_rx_dpr_radr_local[11]);


--F1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11] at LC1_1_A3
--operation mode is normal

F1_tx_dpr_wadr_local[11]_lut_out = PD1_MASTERHWDATA[11];
F1_tx_dpr_wadr_local[11] = DFFE(F1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12] at LC10_5_A3
--operation mode is normal

L1_inst16[12]_lut_out = LB21_q[12];
L1_inst16[12] = DFFE(L1_inst16[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L22 is slaveregister:slaveregister_inst|i~110 at LC8_5_A3
--operation mode is normal

F1L22 = L1_inst16[12] & B1L53Q & B1L63Q & F1L33;


--F1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12] at LC9_8_A4
--operation mode is normal

F1_rx_dpr_radr_local[12]_lut_out = PD1_MASTERHWDATA[12];
F1_rx_dpr_radr_local[12] = DFFE(F1_rx_dpr_radr_local[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L05 is slaveregister:slaveregister_inst|i~1050 at LC8_8_A4
--operation mode is normal

F1L05 = F1L55 & (B1L53Q & LB7_q[12] # !B1L53Q & F1_rx_dpr_radr_local[12]);


--F1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12] at LC6_16_A3
--operation mode is normal

F1_tx_dpr_wadr_local[12]_lut_out = PD1_MASTERHWDATA[12];
F1_tx_dpr_wadr_local[12] = DFFE(F1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13] at LC10_14_A3
--operation mode is normal

L1_inst16[13]_lut_out = LB21_q[13];
L1_inst16[13] = DFFE(L1_inst16[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L32 is slaveregister:slaveregister_inst|i~115 at LC8_15_A3
--operation mode is normal

F1L32 = B1L63Q & B1L53Q & L1_inst16[13] & F1L33;


--F1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13] at LC7_5_A4
--operation mode is normal

F1_rx_dpr_radr_local[13]_lut_out = PD1_MASTERHWDATA[13];
F1_rx_dpr_radr_local[13] = DFFE(F1_rx_dpr_radr_local[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L15 is slaveregister:slaveregister_inst|i~1051 at LC5_14_A3
--operation mode is normal

F1L15 = F1L55 & (B1L53Q & LB7_q[13] # !B1L53Q & F1_rx_dpr_radr_local[13]);


--F1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13] at LC1_8_A4
--operation mode is normal

F1_tx_dpr_wadr_local[13]_lut_out = PD1_MASTERHWDATA[13];
F1_tx_dpr_wadr_local[13] = DFFE(F1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14] at LC5_10_A3
--operation mode is normal

L1_inst16[14]_lut_out = LB21_q[14];
L1_inst16[14] = DFFE(L1_inst16[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L42 is slaveregister:slaveregister_inst|i~120 at LC10_10_A3
--operation mode is normal

F1L42 = B1L63Q & L1_inst16[14] & B1L53Q & F1L33;


--F1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14] at LC4_8_A4
--operation mode is normal

F1_rx_dpr_radr_local[14]_lut_out = PD1_MASTERHWDATA[14];
F1_rx_dpr_radr_local[14] = DFFE(F1_rx_dpr_radr_local[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L25 is slaveregister:slaveregister_inst|i~1052 at LC10_3_A4
--operation mode is normal

F1L25 = F1L55 & (B1L53Q & LB7_q[14] # !B1L53Q & F1_rx_dpr_radr_local[14]);


--F1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14] at LC7_8_A4
--operation mode is normal

F1_tx_dpr_wadr_local[14]_lut_out = PD1_MASTERHWDATA[14];
F1_tx_dpr_wadr_local[14] = DFFE(F1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--L1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15] at LC3_10_A3
--operation mode is normal

L1_inst16[15]_lut_out = LB21_q[15];
L1_inst16[15] = DFFE(L1_inst16[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst50);


--F1L52 is slaveregister:slaveregister_inst|i~125 at LC1_10_A3
--operation mode is normal

F1L52 = B1L63Q & L1_inst16[15] & B1L53Q & F1L33;


--F1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15] at LC6_6_A4
--operation mode is normal

F1_rx_dpr_radr_local[15]_lut_out = PD1_MASTERHWDATA[15];
F1_rx_dpr_radr_local[15] = DFFE(F1_rx_dpr_radr_local[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L77);


--F1L35 is slaveregister:slaveregister_inst|i~1053 at LC8_3_A4
--operation mode is normal

F1L35 = F1L55 & (B1L53Q & LB7_q[15] # !B1L53Q & F1_rx_dpr_radr_local[15]);


--F1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15] at LC8_1_A3
--operation mode is normal

F1_tx_dpr_wadr_local[15]_lut_out = PD1_MASTERHWDATA[15];
F1_tx_dpr_wadr_local[15] = DFFE(F1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , F1L501);


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC3_5_A1
--operation mode is normal

B1L43Q_lut_out = B1L05Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--M1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~87 at LC5_12_U3
--operation mode is normal

M1L7 = !LB91_sload_path[14] & !LB91_sload_path[12] & !LB91_sload_path[13] & !LB91_sload_path[11];


--M1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~88 at LC10_12_U3
--operation mode is normal

M1L8 = LB91_sload_path[8] & !LB91_sload_path[9] & !LB91_sload_path[7] & !LB91_sload_path[10];


--M1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~89 at LC10_10_U3
--operation mode is normal

M1L9 = LB91_sload_path[5] & LB91_sload_path[3] & !LB91_sload_path[6];


--M1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~90 at LC6_10_U3
--operation mode is normal

M1L01 = M1L8 & !LB91_sload_path[0] & M1L7 & M1L9;

--M1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~98 at LC6_10_U3
--operation mode is normal

M1L21 = M1L8 & !LB91_sload_path[0] & M1L7 & M1L9;


--M1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99 at LC4_8_U3
--operation mode is normal

M1L1 = !LB91_sload_path[1] & !LB91_sload_path[2] & LB91_sload_path[4];


--J1L901Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~reg at LC9_14_O3
--operation mode is normal

J1L901Q_lut_out = !E1L4Q & (J1L801 # J1L701 # J1L601);
J1L901Q = DFFE(J1L901Q_lut_out, GLOBAL(MD1_outclock0), , , );


--HD1L01Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txctclr~reg at LC9_5_U3
--operation mode is normal

HD1L01Q_lut_out = !HD1L9 & (!HD1L3 # !LB41L11 # !HD1L8Q);
HD1L01Q = DFFE(HD1L01Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--JB4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC4_8_T3
--operation mode is normal

JB4_dffs[1]_lut_out = HD1L31Q & WC1L41 # !HD1L31Q & JB4_dffs[2];
JB4_dffs[1] = DFFE(JB4_dffs[1]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--HD1L31Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshld~reg at LC5_5_U3
--operation mode is normal

HD1L31Q_lut_out = HD1L6Q # HD1L8Q & LB41L11 & !HD1L3;
HD1L31Q = DFFE(HD1L31Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--HD1L21Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshen~reg at LC6_4_U3
--operation mode is normal

HD1L21Q_lut_out = HD1L1 # HD1L6Q # HD1L4 & !HD1L3;
HD1L21Q = DFFE(HD1L21Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--J1L501Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~reg at LC8_16_O3
--operation mode is normal

J1L501Q_lut_out = !E1L4Q & (J1L301 # J1L18Q & M1L31Q);
J1L501Q = DFFE(J1L501Q_lut_out, GLOBAL(MD1_outclock0), , , );


--M1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100 at LC8_8_U3
--operation mode is normal

M1L2 = !LB91_sload_path[1] & LB91_sload_path[4] & !LB91_sload_path[2] & M1L01;


--B1L01 is ahb_slave:ahb_slave_inst|i~5834 at LC3_7_A1
--operation mode is normal

B1L01 = B1L15Q # PD1_MASTERHTRANS[1] & B1L94Q;


--B1L5 is ahb_slave:ahb_slave_inst|i~173 at LC5_6_A1
--operation mode is normal

B1L5 = PD1_MASTERHTRANS[1] # PD1_MASTERHTRANS[0];


--B1L1 is ahb_slave:ahb_slave_inst|i331~37 at LC7_9_A1
--operation mode is normal

B1L1 = !PD1_MASTERHBURST[2] & !PD1_MASTERHSIZE[0] & !PD1_MASTERHBURST[1] & PD1_MASTERHSIZE[1];

--B1L2 is ahb_slave:ahb_slave_inst|i331~39 at LC7_9_A1
--operation mode is normal

B1L2 = !PD1_MASTERHBURST[2] & !PD1_MASTERHSIZE[0] & !PD1_MASTERHBURST[1] & PD1_MASTERHSIZE[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~174 at LC5_9_A1
--operation mode is normal

B1L6 = !PD1_MASTERHTRANS[0] & PD1_MASTERHTRANS[1];

--B1L23 is ahb_slave:ahb_slave_inst|i~5880 at LC5_9_A1
--operation mode is normal

B1L23 = !PD1_MASTERHTRANS[0] & PD1_MASTERHTRANS[1];


--B1L11 is ahb_slave:ahb_slave_inst|i~5835 at LC2_8_A1
--operation mode is normal

B1L11 = !B1L74Q & B1L1 & (B1L54Q # B1L6);


--B1L4 is ahb_slave:ahb_slave_inst|i~7 at LC9_9_A1
--operation mode is normal

B1L4 = !PD1_MASTERHBURST[1] & !PD1_MASTERHBURST[2] & PD1_MASTERHBURST[0];


--B1L21 is ahb_slave:ahb_slave_inst|i~5836 at LC8_7_A1
--operation mode is normal

B1L21 = B1L84Q & (B1L4 # !PD1_MASTERHTRANS[1] & PD1_MASTERHTRANS[0]);


--B1L31 is ahb_slave:ahb_slave_inst|i~5838 at LC1_13_A1
--operation mode is normal

B1L31 = B1L94Q & PD1_MASTERHTRANS[1];


--B1L41 is ahb_slave:ahb_slave_inst|i~5839 at LC5_13_A1
--operation mode is normal

B1L41 = !B1L74Q & PD1_MASTERHTRANS[1] & !PD1_MASTERHTRANS[0] & B1L1;


--B1L51 is ahb_slave:ahb_slave_inst|i~5840 at LC7_13_A1
--operation mode is normal

B1L51 = PD1_MASTERHTRANS[1] & B1L84Q & B1L4;


--B1L61 is ahb_slave:ahb_slave_inst|i~5841 at LC6_12_A1
--operation mode is normal

B1L61 = PD1_MASTERHWRITE & (B1L31 # B1L51 # B1L41);


--B1L71 is ahb_slave:ahb_slave_inst|i~5842 at LC6_8_A1
--operation mode is normal

B1L71 = !B1L05Q & (PD1_MASTERHTRANS[1] # !B1L94Q);


--B1L81 is ahb_slave:ahb_slave_inst|i~5843 at LC5_8_A1
--operation mode is normal

B1L81 = !B1L74Q & (PD1_MASTERHTRANS[0] # !B1L1 # !PD1_MASTERHTRANS[1]);


--B1L91 is ahb_slave:ahb_slave_inst|i~5844 at LC4_8_A1
--operation mode is normal

B1L91 = B1L71 & !B1L81 & (!B1L3 # !B1L84Q);


--B1L02 is ahb_slave:ahb_slave_inst|i~5846 at LC10_12_A1
--operation mode is normal

B1L02 = B1L31 # B1L51 # B1L15Q # B1L41;


--E1L3Q is ROC:inst_ROC|RST_state~12 at LC5_11_P3
--operation mode is normal

E1L3Q_lut_out = E1L3Q # E1L2Q;
E1L3Q = DFFE(E1L3Q_lut_out, GLOBAL(MD1_outclock0), , , );


--U1L13Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~28 at LC5_13_M4
--operation mode is normal

U1L13Q_lut_out = !EB1L62Q & (U1L8 # U1L01 & !EB1L01Q);
U1L13Q = DFFE(U1L13Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--EB1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC6_12_M4
--operation mode is normal

EB1L62Q_lut_out = !JB1_dffs[3] & EB1L3 & EB1L2 & EB1L1;
EB1L62Q = DFFE(EB1L62Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--U1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i358~47 at LC3_13_M4
--operation mode is normal

U1L9 = EB1L9Q & !EB1L62Q & U1L13Q;


--VB1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC7_8_I4
--operation mode is normal

VB1_SRG[27]_lut_out = X1_crc32_en & VB1_SRG[26] # !X1_crc32_en & VB1_SRG[27] # !U1L2Q;
VB1_SRG[27] = DFFE(VB1_SRG[27]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC5_8_I4
--operation mode is normal

VB1_SRG[28]_lut_out = X1_crc32_en & VB1_SRG[27] # !X1_crc32_en & VB1_SRG[28] # !U1L2Q;
VB1_SRG[28] = DFFE(VB1_SRG[28]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC1_9_I4
--operation mode is normal

VB1_SRG[29]_lut_out = X1_crc32_en & VB1_SRG[28] # !X1_crc32_en & VB1_SRG[29] # !U1L2Q;
VB1_SRG[29] = DFFE(VB1_SRG[29]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC9_9_I4
--operation mode is normal

VB1_SRG[30]_lut_out = X1_crc32_en & VB1_SRG[29] # !X1_crc32_en & VB1_SRG[30] # !U1L2Q;
VB1_SRG[30] = DFFE(VB1_SRG[30]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC6_9_I4
--operation mode is normal

X1L7 = VB1_SRG[28] # VB1_SRG[29] # VB1_SRG[27] # VB1_SRG[30];


--VB1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC10_10_I4
--operation mode is normal

VB1_SRG[23]_lut_out = X1_crc32_en & VB1_i16 # !X1_crc32_en & VB1_SRG[23] # !U1L2Q;
VB1_SRG[23] = DFFE(VB1_SRG[23]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC8_9_I4
--operation mode is normal

VB1_SRG[24]_lut_out = X1_crc32_en & VB1_SRG[23] # !X1_crc32_en & VB1_SRG[24] # !U1L2Q;
VB1_SRG[24] = DFFE(VB1_SRG[24]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC3_9_I4
--operation mode is normal

VB1_SRG[25]_lut_out = X1_crc32_en & VB1_SRG[24] # !X1_crc32_en & VB1_SRG[25] # !U1L2Q;
VB1_SRG[25] = DFFE(VB1_SRG[25]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC3_8_I4
--operation mode is normal

VB1_SRG[26]_lut_out = X1_crc32_en & VB1_i17 # !X1_crc32_en & VB1_SRG[26] # !U1L2Q;
VB1_SRG[26] = DFFE(VB1_SRG[26]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC7_9_I4
--operation mode is normal

X1L8 = VB1_SRG[24] # VB1_SRG[23] # VB1_SRG[26] # VB1_SRG[25];


--VB1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC7_11_I4
--operation mode is normal

VB1_SRG[19]_lut_out = X1_crc32_en & VB1_SRG[18] # !X1_crc32_en & VB1_SRG[19] # !U1L2Q;
VB1_SRG[19] = DFFE(VB1_SRG[19]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC3_11_I4
--operation mode is normal

VB1_SRG[20]_lut_out = X1_crc32_en & VB1_SRG[19] # !X1_crc32_en & VB1_SRG[20] # !U1L2Q;
VB1_SRG[20] = DFFE(VB1_SRG[20]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC8_10_I4
--operation mode is normal

VB1_SRG[21]_lut_out = X1_crc32_en & VB1_SRG[20] # !X1_crc32_en & VB1_SRG[21] # !U1L2Q;
VB1_SRG[21] = DFFE(VB1_SRG[21]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC10_11_I4
--operation mode is normal

VB1_SRG[22]_lut_out = X1_crc32_en & VB1_i15 # !X1_crc32_en & VB1_SRG[22] # !U1L2Q;
VB1_SRG[22] = DFFE(VB1_SRG[22]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC5_11_I4
--operation mode is normal

X1L9 = VB1_SRG[22] # VB1_SRG[19] # VB1_SRG[21] # VB1_SRG[20];


--VB1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC6_6_I4
--operation mode is normal

VB1_SRG[15]_lut_out = X1_crc32_en & VB1_SRG[14] # !X1_crc32_en & VB1_SRG[15] # !U1L2Q;
VB1_SRG[15] = DFFE(VB1_SRG[15]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC5_6_I4
--operation mode is normal

VB1_SRG[16]_lut_out = X1_crc32_en & VB1_i14 # !X1_crc32_en & VB1_SRG[16] # !U1L2Q;
VB1_SRG[16] = DFFE(VB1_SRG[16]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC3_10_I4
--operation mode is normal

VB1_SRG[17]_lut_out = X1_crc32_en & VB1_SRG[16] # !X1_crc32_en & VB1_SRG[17] # !U1L2Q;
VB1_SRG[17] = DFFE(VB1_SRG[17]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC4_11_I4
--operation mode is normal

VB1_SRG[18]_lut_out = X1_crc32_en & VB1_SRG[17] # !X1_crc32_en & VB1_SRG[18] # !U1L2Q;
VB1_SRG[18] = DFFE(VB1_SRG[18]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC6_10_I4
--operation mode is normal

X1L01 = VB1_SRG[15] # VB1_SRG[18] # VB1_SRG[16] # VB1_SRG[17];


--X1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC5_10_I4
--operation mode is normal

X1L11 = X1L8 # X1L9 # X1L7 # X1L01;


--VB1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC8_5_I4
--operation mode is normal

VB1_SRG[11]_lut_out = X1_crc32_en & VB1_i12 # !X1_crc32_en & VB1_SRG[11] # !U1L2Q;
VB1_SRG[11] = DFFE(VB1_SRG[11]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC4_5_I4
--operation mode is normal

VB1_SRG[12]_lut_out = X1_crc32_en & VB1_i13 # !X1_crc32_en & VB1_SRG[12] # !U1L2Q;
VB1_SRG[12] = DFFE(VB1_SRG[12]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC3_5_I4
--operation mode is normal

VB1_SRG[13]_lut_out = X1_crc32_en & VB1_SRG[12] # !X1_crc32_en & VB1_SRG[13] # !U1L2Q;
VB1_SRG[13] = DFFE(VB1_SRG[13]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC4_6_I4
--operation mode is normal

VB1_SRG[14]_lut_out = X1_crc32_en & VB1_SRG[13] # !X1_crc32_en & VB1_SRG[14] # !U1L2Q;
VB1_SRG[14] = DFFE(VB1_SRG[14]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC9_5_I4
--operation mode is normal

X1L21 = VB1_SRG[11] # VB1_SRG[13] # VB1_SRG[12] # VB1_SRG[14];


--VB1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC1_4_I4
--operation mode is normal

VB1_SRG[7]_lut_out = X1_crc32_en & VB1_i9 # !X1_crc32_en & VB1_SRG[7] # !U1L2Q;
VB1_SRG[7] = DFFE(VB1_SRG[7]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC6_4_I4
--operation mode is normal

VB1_SRG[8]_lut_out = X1_crc32_en & VB1_i10 # !X1_crc32_en & VB1_SRG[8] # !U1L2Q;
VB1_SRG[8] = DFFE(VB1_SRG[8]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC7_4_I4
--operation mode is normal

VB1_SRG[9]_lut_out = X1_crc32_en & VB1_SRG[8] # !X1_crc32_en & VB1_SRG[9] # !U1L2Q;
VB1_SRG[9] = DFFE(VB1_SRG[9]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC3_4_I4
--operation mode is normal

VB1_SRG[10]_lut_out = X1_crc32_en & VB1_i11 # !X1_crc32_en & VB1_SRG[10] # !U1L2Q;
VB1_SRG[10] = DFFE(VB1_SRG[10]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC10_4_I4
--operation mode is normal

X1L31 = VB1_SRG[7] # VB1_SRG[8] # VB1_SRG[9] # VB1_SRG[10];


--VB1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC7_3_I4
--operation mode is normal

VB1_SRG[3]_lut_out = X1_crc32_en & VB1_SRG[2] # !X1_crc32_en & VB1_SRG[3] # !U1L2Q;
VB1_SRG[3] = DFFE(VB1_SRG[3]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC8_11_I4
--operation mode is normal

VB1_SRG[4]_lut_out = X1_crc32_en & VB1_i7 # !X1_crc32_en & VB1_SRG[4] # !U1L2Q;
VB1_SRG[4] = DFFE(VB1_SRG[4]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC7_10_I4
--operation mode is normal

VB1_SRG[5]_lut_out = X1_crc32_en & VB1_i8 # !X1_crc32_en & VB1_SRG[5] # !U1L2Q;
VB1_SRG[5] = DFFE(VB1_SRG[5]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC1_10_I4
--operation mode is normal

VB1_SRG[6]_lut_out = X1_crc32_en & VB1_SRG[5] # !X1_crc32_en & VB1_SRG[6] # !U1L2Q;
VB1_SRG[6] = DFFE(VB1_SRG[6]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC9_11_I4
--operation mode is normal

X1L41 = VB1_SRG[5] # VB1_SRG[3] # VB1_SRG[6] # VB1_SRG[4];


--VB1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC4_9_I4
--operation mode is normal

VB1_SRG[31]_lut_out = X1_crc32_en & VB1_SRG[30] # !X1_crc32_en & VB1_SRG[31] # !U1L2Q;
VB1_SRG[31] = DFFE(VB1_SRG[31]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC5_3_I4
--operation mode is normal

VB1_SRG[0]_lut_out = X1_crc32_en & VB1_i4 # !X1_crc32_en & VB1_SRG[0] # !U1L2Q;
VB1_SRG[0] = DFFE(VB1_SRG[0]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC4_3_I4
--operation mode is normal

VB1_SRG[1]_lut_out = X1_crc32_en & VB1_i5 # !X1_crc32_en & VB1_SRG[1] # !U1L2Q;
VB1_SRG[1] = DFFE(VB1_SRG[1]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC10_3_I4
--operation mode is normal

VB1_SRG[2]_lut_out = X1_crc32_en & VB1_i6 # !X1_crc32_en & VB1_SRG[2] # !U1L2Q;
VB1_SRG[2] = DFFE(VB1_SRG[2]_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--X1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC6_3_I4
--operation mode is normal

X1L51 = VB1_SRG[1] # VB1_SRG[2] # VB1_SRG[31] # VB1_SRG[0];


--X1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC9_4_I4
--operation mode is normal

X1L61 = X1L41 # X1L31 # X1L51 # X1L21;


--EB1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC10_12_M4
--operation mode is normal

EB1L01Q_lut_out = !JB1_dffs[6] & EB1L4 & EB1L2 & EB1L1;
EB1L01Q = DFFE(EB1L01Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--U1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~21 at LC6_15_M4
--operation mode is normal

U1L42Q_lut_out = !EB1L62Q & (U1L83Q # !EB1L9Q & U1L42Q);
U1L42Q = DFFE(U1L42Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i406~14 at LC5_14_M4
--operation mode is normal

U1L51 = EB1L9Q & (U1L42Q # U1L13Q);


--EB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC6_10_D4
--operation mode is normal

EB1L32Q_lut_out = EB1L71 # EB1_rxcteq9 & LB2_sload_path[3] & EB1L52Q;
EB1L32Q = DFFE(EB1L32Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg at LC6_3_M2
--operation mode is normal

UB1L51Q_lut_out = W1L94Q & (UB1L32 # UB1L02Q & !LB4_sload_path[4]);
UB1L51Q = DFFE(UB1L51Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--J1L45Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~reg at LC10_1_Q3
--operation mode is normal

J1L45Q_lut_out = J1L05 # !E1L4Q & (J1L15 # J1L35);
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(MD1_outclock0), , , );


--EB1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC9_13_M4
--operation mode is normal

EB1L8Q_lut_out = !EB1L62Q & !EB1L01Q & !EB1L02Q & !EB1L7;
EB1L8Q = DFFE(EB1L8Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--EB1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC2_10_D4
--operation mode is normal

EB1L91Q_lut_out = EB1L12Q & (UB1L51Q # EB1L21 & LB1_sload_path[2]);
EB1L91Q = DFFE(EB1L91Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--EB1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC10_10_D4
--operation mode is normal

EB1L81Q_lut_out = EB1L12Q & UB1L51Q;
EB1L81Q = DFFE(EB1L81Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--U1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|cmd_ena~reg0 at LC3_7_M4
--operation mode is normal

U1L1Q_lut_out = U1L72Q;
U1L1Q = DFFE(U1L1Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--J1L67Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~33 at LC7_2_O1
--operation mode is normal

J1L67Q_lut_out = !E1L4Q & (J1L24 # J1L87Q & LB02_sload_path[5]);
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L57Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~32 at LC8_1_Q3
--operation mode is normal

J1L57Q_lut_out = J1L22 # J1L83 # EB1L62Q & J1L3;
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(MD1_outclock0), , , );


--U1L93Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~36 at LC5_15_M4
--operation mode is normal

U1L93Q_lut_out = U1L31 # U1L41 & (U1L91 # U1L02);
U1L93Q = DFFE(U1L93Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L73Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~34 at LC2_9_M4
--operation mode is normal

U1L73Q_lut_out = U1L13Q & U1L7 & (X1L11 # X1L61);
U1L73Q = DFFE(U1L73Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--BD1L801Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~34 at LC9_9_S3
--operation mode is normal

BD1L801Q_lut_out = BD1L801Q & (BD1L701Q # !HD1L31Q) # !BD1L801Q & HD1L31Q & BD1L701Q;
BD1L801Q = DFFE(BD1L801Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--B1L12 is ahb_slave:ahb_slave_inst|i~5850 at LC10_8_A1
--operation mode is normal

B1L12 = PD1_MASTERHTRANS[1] & (B1L94Q # B1L84Q & B1L4);


--B1L22 is ahb_slave:ahb_slave_inst|i~5851 at LC9_8_A1
--operation mode is normal

B1L22 = !B1L74Q & B1L1 & (PD1_MASTERHTRANS[1] # PD1_MASTERHTRANS[0]);


--B1L32 is ahb_slave:ahb_slave_inst|i~5853 at LC3_10_A1
--operation mode is normal

B1L32 = PD1_MASTERHTRANS[0] & !PD1_MASTERHTRANS[1];


--B1L42 is ahb_slave:ahb_slave_inst|i~5854 at LC7_10_A1
--operation mode is normal

B1L42 = B1L15Q # B1L32 & (B1L94Q # B1L84Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~5855 at LC2_13_A1
--operation mode is normal

B1L52 = B1L84Q & B1L4 & (PD1_MASTERHTRANS[1] # PD1_MASTERHTRANS[0]);


--B1L62 is ahb_slave:ahb_slave_inst|i~5862 at LC9_7_A1
--operation mode is normal

B1L62 = !B1L5 & (B1L84Q # B1L94Q # !B1L74Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~5863 at LC3_9_A1
--operation mode is normal

B1L72 = B1L84Q & (PD1_MASTERHBURST[2] # PD1_MASTERHBURST[1] # !PD1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~5864 at LC4_10_A1
--operation mode is normal

B1L82 = B1L1 & (B1L72 & !B1L32 # !B1L74Q) # !B1L1 & B1L72 & !B1L32;


--J1L38Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~42 at LC1_12_O3
--operation mode is normal

J1L38Q_lut_out = J1L4 # J1L85 & F1_com_ctrl_local[0] & J1L2;
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L84 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|reboot_gnt~31 at LC5_11_O3
--operation mode is normal

J1L84 = !E1L4Q & (J1L94Q # BD1L46Q & J1L38Q);


--F1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~11 at LC7_13_A4
--operation mode is normal

F1L3 = F1L33 & F1L601 & !B1L53Q & !B1L63Q;


--J1L75 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~149 at LC3_8_O3
--operation mode is normal

J1L75 = !LB81_pre_out[15] & !RB6L71;


--L1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50 at LC10_8_O3
--operation mode is normal

L1_inst50 = J1L46Q & BD1L46Q & (LB81_pre_out[14] # !J1L75);


--F1L501 is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]~15 at LC10_13_A4
--operation mode is normal

F1L501 = F1L33 & F1L601 & !B1L53Q & B1L63Q;


--F1L77 is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]~15 at LC5_13_A4
--operation mode is normal

F1L77 = B1L54Q & !B1L53Q & F1L55 & B1L64Q;


--BD1L611Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~43 at LC5_11_S3
--operation mode is normal

BD1L611Q_lut_out = HD1L11Q & (BD1L611Q # HD1L31Q & BD1L511Q) # !HD1L11Q & HD1L31Q & BD1L511Q;
BD1L611Q = DFFE(BD1L611Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--HD1L11Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~reg at LC8_5_U3
--operation mode is normal

HD1L11Q_lut_out = !HD1L5Q & (BD1L55Q # HD1L11Q # BD1L24Q);
HD1L11Q = DFFE(HD1L11Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--BD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~64 at LC6_11_S3
--operation mode is normal

BD1L3 = BD1L611Q & !HD1L11Q;


--F1L221Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0 at LC9_10_A1
--operation mode is normal

F1L221Q_lut_out = F1L33 & B1L63Q & !B1L53Q & F1L601;
F1L221Q = DFFE(F1L221Q_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--L1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44 at LC8_10_A1
--operation mode is normal

L1_inst44_lut_out = F1L221Q;
L1_inst44 = DFFE(L1_inst44_lut_out, GLOBAL(MD1_outclock0), , , );


--L1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46 at LC10_10_A1
--operation mode is normal

L1_inst46 = !L1_inst44 & F1L221Q;


--J1L85 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~150 at LC6_12_O3
--operation mode is normal

J1L85 = !LB81_pre_out[15] & !LB81_pre_out[14] & !RB6L71;


--L1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48 at LC3_10_L3
--operation mode is normal

L1_inst48 = L1_inst46 $ (J1L46Q & BD1L46Q & !J1L85);


--J1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2286 at LC8_13_O3
--operation mode is normal

J1L1 = !E1L4Q & !BD1L46Q;


--S1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC3_10_M4
--operation mode is normal

S1L41Q_lut_out = (!S1L6Q & S1L4Q & U1L3Q & S1L01Q) & CASCADE(S1L02);
S1L41Q = DFFE(S1L41Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--J1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2287 at LC7_13_O3
--operation mode is normal

J1L2 = J1L57Q & S1L41Q & !E1L4Q;


--J1L36 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_data~1 at LC2_12_O3
--operation mode is normal

J1L36 = J1L46Q & (J1L1 # !J1L85 & J1L2) # !J1L46Q & !J1L85 & J1L2;


--U1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|data_rcvd~reg0 at LC3_16_Q4
--operation mode is normal

U1L5Q_lut_out = U1L63Q;
U1L5Q = DFFE(U1L5Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--K1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29 at LC8_11_R4
--operation mode is normal

K1L3 = U1L5Q & (!SB1_and_node[0][6] # !LB6_pre_out[15] # !LB6_pre_out[14]);


--K1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44 at LC3_13_R3
--operation mode is normal

K1_inst44_lut_out = F1L39Q;
K1_inst44 = DFFE(K1_inst44_lut_out, GLOBAL(MD1_outclock0), , , );


--F1L39Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0 at LC3_12_A1
--operation mode is normal

F1L39Q_lut_out = B1L54Q & !B1L53Q & F1L55 & B1L64Q;
F1L39Q = DFFE(F1L39Q_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--K1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22 at LC5_13_R3
--operation mode is normal

K1_inst22 = K1L3 $ (F1L39Q & !K1_inst44 & RB1L1);


--U1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|ctrl_rcvd~reg0 at LC1_10_M4
--operation mode is normal

U1L3Q_lut_out = U1L92Q;
U1L3Q = DFFE(U1L3Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--S1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC5_6_M4
--operation mode is normal

S1L01Q_lut_out = VCC;
S1L01Q = DFFE(S1L01Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L9);


--S1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~29 at LC3_9_M4
--operation mode is normal

S1L71 = S1L01Q & U1L3Q;


--S1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC4_11_M4
--operation mode is normal

S1L2Q_lut_out = JB1_dffs[0];
S1L2Q = DFFE(S1L2Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L5);


--S1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC7_11_M4
--operation mode is normal

S1L3Q_lut_out = JB1_dffs[1];
S1L3Q = DFFE(S1L3Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L5);


--S1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~21 at LC10_11_M4
--operation mode is normal

S1L51 = S1L3Q & S1L2Q;


--S1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC6_11_M4
--operation mode is normal

S1L6Q_lut_out = JB1_dffs[3];
S1L6Q = DFFE(S1L6Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L5);


--S1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC5_11_M4
--operation mode is normal

S1L4Q_lut_out = JB1_dffs[2];
S1L4Q = DFFE(S1L4Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L5);


--J1_SV8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV8 at LC5_5_O3
--operation mode is normal

J1_SV8_lut_out = J1L19 # J1L17 # J1L07 # !J1L29;
J1_SV8 = DFFE(J1_SV8_lut_out, GLOBAL(MD1_outclock0), , , );


--J1_SV9 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV9 at LC10_4_O3
--operation mode is normal

J1_SV9_lut_out = J1L49 # J1L07 # J1L17 # !J1L29;
J1_SV9 = DFFE(J1_SV9_lut_out, GLOBAL(MD1_outclock0), , , );


--J1_SV3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV3 at LC10_16_O3
--operation mode is normal

J1_SV3_lut_out = J1L201 # !E1L4Q & (J1L401 # J1L27);
J1_SV3 = DFFE(J1_SV3_lut_out, GLOBAL(MD1_outclock0), , , );


--J1_SV11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11 at LC9_4_O3
--operation mode is normal

J1_SV11_lut_out = J1L47 # J1L17 # J1L101 # !J1L79;
J1_SV11 = DFFE(J1_SV11_lut_out, GLOBAL(MD1_outclock0), , , );


--J1_SV10 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10 at LC6_1_O2
--operation mode is normal

J1_SV10_lut_out = J1L17 # J1L07 # J1L89 # !J1L79;
J1_SV10 = DFFE(J1_SV10_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L14 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~94 at LC6_6_O3
--operation mode is normal

J1L14 = J1_SV9 # J1_SV3 $ !J1_SV11 # !J1_SV10;


--K1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13] at LC2_4_A4
--operation mode is normal

K1_inst40[13]_lut_out = LB7_q[13];
K1_inst40[13] = DFFE(K1_inst40[13]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14] at LC3_4_A4
--operation mode is normal

K1_inst40[14]_lut_out = LB7_q[14];
K1_inst40[14] = DFFE(K1_inst40[14]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--K1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15] at LC9_4_A4
--operation mode is normal

K1_inst40[15]_lut_out = LB7_q[15];
K1_inst40[15] = DFFE(K1_inst40[15]_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L42Q), , U1L1Q);


--B1L92 is ahb_slave:ahb_slave_inst|i~5873 at LC5_10_A1
--operation mode is normal

B1L92 = !B1L74Q & (PD1_MASTERHTRANS[0] # PD1_MASTERHTRANS[1]);


--B1L03 is ahb_slave:ahb_slave_inst|i~5874 at LC6_6_A1
--operation mode is normal

B1L03 = B1L43Q & (PD1_MASTERHTRANS[0] # !PD1_MASTERHTRANS[1]);


--S1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC6_10_M4
--operation mode is normal

S1L22Q_lut_out = S1L6Q & S1L3Q & S1L31 & !S1L2Q;
S1L22Q = DFFE(S1L22Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--M1L61Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg at LC7_4_U3
--operation mode is normal

M1L61Q_lut_out = J1L501Q & M1L6;
M1L61Q = DFFE(M1L61Q_lut_out, GLOBAL(MD1_outclock0), J1L901Q, , );


--J1L601 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~55 at LC4_15_O3
--operation mode is normal

J1L601 = M1L61Q & S1L22Q & J1L57Q # !M1L61Q & (J1L501Q # S1L22Q & J1L57Q);


--J1L18Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~39 at LC10_15_O3
--operation mode is normal

J1L18Q_lut_out = J1L9 # J1L18Q & !M1L31Q & !E1L4Q;
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(MD1_outclock0), , , );


--JC1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg at LC6_14_W3
--operation mode is normal

JC1L3Q_lut_out = JC1L7Q & !QB01_agb_out;
JC1L3Q = DFFE(JC1L3Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--J1L97Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~37 at LC5_16_O3
--operation mode is normal

J1L97Q_lut_out = J1L41 # J1L08Q & !E1L4Q & M1L31Q;
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L701 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~56 at LC7_15_O3
--operation mode is normal

J1L701 = J1L18Q # JC1L3Q & J1L97Q & !EB1L62Q;


--J1L08Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~38 at LC9_15_O3
--operation mode is normal

J1L08Q_lut_out = J1L31 # !E1L4Q & J1L08Q & !M1L31Q;
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(MD1_outclock0), , , );


--M1L31Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg at LC5_10_U3
--operation mode is normal

M1L31Q_lut_out = LB91_sload_path[2] & !LB91_sload_path[4] & M1L01 & !LB91_sload_path[1];
M1L31Q = DFFE(M1L31Q_lut_out, GLOBAL(MD1_outclock0), J1L901Q, , );


--J1L801 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~57 at LC8_15_O3
--operation mode is normal

J1L801 = !M1L31Q & J1L08Q;


--HD1L5Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~31 at LC4_5_U3
--operation mode is normal

HD1L5Q_lut_out = HD1L8Q & LB41L11 & !BD1L55Q & !BD1L24Q;
HD1L5Q = DFFE(HD1L5Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--HD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txctclr~20 at LC3_4_U3
--operation mode is normal

HD1L9 = HD1L5Q # !HD1L11Q;


--BD1L24Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC2_1_S3
--operation mode is normal

BD1L24Q_lut_out = BD1L14 # !BD1L401Q & (J1L46Q # !BD1L4);
BD1L24Q = DFFE(BD1L24Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC10_4_S3
--operation mode is normal

BD1L55Q_lut_out = BD1L15 # BD1L25 # BD1L45 # BD1L94;
BD1L55Q = DFFE(BD1L55Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--HD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~128 at LC1_5_U3
--operation mode is normal

HD1L3 = !BD1L55Q & !BD1L24Q;


--HD1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~34 at LC3_5_U3
--operation mode is normal

HD1L8Q_lut_out = HD1L7Q & !LB31_sload_path[0] & LB31_sload_path[4] & QB31L3;
HD1L8Q = DFFE(HD1L8Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--QB51_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_9_U3
--operation mode is normal

QB51_aeb_out = QB41_aeb_out & QB31_aeb_out;


--BD1L69Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC6_12_T3
--operation mode is normal

BD1L69Q_lut_out = BD1L49 # BD1L59 & BD1L921Q # !BD1L05;
BD1L69Q = DFFE(BD1L69Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--WC1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC1_8_T3
--operation mode is normal

WC1L41 = JB4L1 # !BD1L69Q & DC62L2;


--JB4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_8_T3
--operation mode is normal

JB4_dffs[2]_lut_out = JB4_dffs[3] & (WC1L51 # !HD1L31Q) # !JB4_dffs[3] & HD1L31Q & WC1L51;
JB4_dffs[2] = DFFE(JB4_dffs[2]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--HD1L6Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~32 at LC10_4_U3
--operation mode is normal

HD1L6Q_lut_out = !HD1L11Q & (BD1L24Q # BD1L55Q);
HD1L6Q = DFFE(HD1L6Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--QB31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~10 at LC9_8_U3
--operation mode is normal

QB31L3 = !LB31_sload_path[3] & !LB31_sload_path[2] & LB31_sload_path[1];


--HD1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~33 at LC6_5_U3
--operation mode is normal

HD1L7Q_lut_out = HD1L31Q # HD1L2 # HD1L8Q & !LB41L11;
HD1L7Q = DFFE(HD1L7Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--HD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~7 at LC7_5_U3
--operation mode is normal

HD1L1 = HD1L7Q & !LB31_sload_path[0] & LB31_sload_path[4] & QB31L3;


--HD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~129 at LC2_5_U3
--operation mode is normal

HD1L4 = LB41L11 & HD1L8Q;


--J1L301 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~21 at LC2_15_O3
--operation mode is normal

J1L301 = J1L501Q & !M1L61Q;


--F1L45 is slaveregister:slaveregister_inst|i~1063 at LC5_11_A1
--operation mode is normal

F1L45 = (!B1L04Q & !B1L93Q & !B1L83Q) & CASCADE(F1L75);

--F1L85 is slaveregister:slaveregister_inst|i~1067 at LC5_11_A1
--operation mode is normal

F1L85 = (!B1L04Q & !B1L93Q & !B1L83Q) & CASCADE(F1L75);


--E1L2Q is ROC:inst_ROC|RST_state~11 at LC3_11_P3
--operation mode is normal

E1L2Q_lut_out = !E1L1Q;
E1L2Q = DFFE(E1L2Q_lut_out, GLOBAL(MD1_outclock0), , , );


--S1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC6_6_M4
--operation mode is normal

S1L21Q_lut_out = VCC;
S1L21Q = DFFE(S1L21Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , S1L11);


--U1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i357~106 at LC9_7_M4
--operation mode is normal

U1L8 = EB1L9Q & (U1L53Q # S1L21Q & U1L72Q);


--U1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i362~12 at LC10_13_M4
--operation mode is normal

U1L01 = !EB1L9Q & U1L13Q;


--EB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC5_2_D4
--operation mode is normal

EB1L21 = !LB1_sload_path[4] & !LB1_sload_path[1] & !LB1_sload_path[3] & LB1_sload_path[0];


--EB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~640 at LC3_11_D4
--operation mode is normal

EB1L1 = !UB1L51Q & LB1_sload_path[2] & EB1L32Q & EB1L21;


--EB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~641 at LC3_11_M4
--operation mode is normal

EB1L2 = JB1_dffs[0] & !JB1_dffs[2] & JB1_dffs[7];


--EB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~642 at LC3_12_M4
--operation mode is normal

EB1L3 = JB1_dffs[5] & !JB1_dffs[4] & JB1_dffs[6] & JB1_dffs[1];


--X1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC5_2_I4
--operation mode is normal

X1_crc32_en_lut_out = U1L2Q & X1L24Q;
X1_crc32_en = DFFE(X1_crc32_en_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--U1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~reg0 at LC3_14_M4
--operation mode is normal

U1L2Q_lut_out = !U1L83Q;
U1L2Q = DFFE(U1L2Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--VB1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC9_10_I4
--operation mode is normal

VB1_i16 = VB1_SRG[31] $ VB1_SRG[22];


--VB1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC6_8_I4
--operation mode is normal

VB1_i17 = VB1_SRG[31] $ VB1_SRG[25];


--VB1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC2_10_I4
--operation mode is normal

VB1_i15 = VB1_SRG[31] $ VB1_SRG[21];


--VB1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC10_5_I4
--operation mode is normal

VB1_i14 = VB1_SRG[31] $ VB1_SRG[15];


--VB1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC6_5_I4
--operation mode is normal

VB1_i12 = VB1_SRG[10] $ VB1_SRG[31];


--VB1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC5_5_I4
--operation mode is normal

VB1_i13 = VB1_SRG[31] $ VB1_SRG[11];


--VB1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC5_9_I4
--operation mode is normal

VB1_i9 = VB1_SRG[31] $ VB1_SRG[6];


--VB1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC3_3_I4
--operation mode is normal

VB1_i10 = VB1_SRG[31] $ VB1_SRG[7];


--VB1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC8_4_I4
--operation mode is normal

VB1_i11 = VB1_SRG[9] $ VB1_SRG[31];


--VB1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC2_12_I4
--operation mode is normal

VB1_i7 = VB1_SRG[3] $ VB1_SRG[31];


--VB1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC4_10_I4
--operation mode is normal

VB1_i8 = VB1_SRG[31] $ VB1_SRG[4];


--X1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC5_4_I4
--operation mode is normal

X1_crc32_data_lut_out = X1_srg[7];
X1_crc32_data = DFFE(X1_crc32_data_lut_out, GLOBAL(MD1_outclock0), , , J1L45Q);


--VB1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC2_4_I4
--operation mode is normal

VB1_i4 = VB1_SRG[31] $ X1_crc32_data;


--VB1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC9_3_I4
--operation mode is normal

VB1_i5 = VB1_SRG[31] $ VB1_SRG[0];


--VB1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC8_3_I4
--operation mode is normal

VB1_i6 = VB1_SRG[1] $ VB1_SRG[31];


--EB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~643 at LC7_12_M4
--operation mode is normal

EB1L4 = !JB1_dffs[5] & JB1_dffs[4] & JB1_dffs[3] & !JB1_dffs[1];


--U1L83Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~35 at LC3_15_M4
--operation mode is normal

U1L83Q_lut_out = U1L32Q & !EB1L62Q & U1L93Q # !U1L32Q & (EB1L62Q # U1L93Q);
U1L83Q = DFFE(U1L83Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--EB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~105 at LC3_10_D4
--operation mode is normal

EB1L71 = EB1L32Q & !UB1L51Q & (!LB1_sload_path[2] # !EB1L21);


--EB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~41 at LC6_2_D4
--operation mode is normal

EB1L31 = !LB1_sload_path[1] & LB1_sload_path[0];


--EB1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC8_10_D4
--operation mode is normal

EB1_rxcteq9 = LB1_sload_path[3] & !LB1_sload_path[4] & !LB1_sload_path[2] & EB1L31;

--EB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC8_10_D4
--operation mode is normal

EB1L51 = LB1_sload_path[3] & !LB1_sload_path[4] & !LB1_sload_path[2] & EB1L31;


--EB1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC1_9_D4
--operation mode is normal

EB1L52Q_lut_out = EB1L42Q # EB1L81Q # EB1L52Q & !EB1_rxcteq9;
EB1L52Q = DFFE(EB1L52Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--W1L94Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|hl_edge~reg at LC8_9_M2
--operation mode is normal

W1L94Q_lut_out = W1L1 # W1L2 & (W1L6 # W1L5);
W1L94Q = DFFE(W1L94Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~31 at LC3_3_M2
--operation mode is normal

UB1L71Q_lut_out = EB1L8Q & (UB1L8 # UB1L12Q & LB4_sload_path[4]);
UB1L71Q = DFFE(UB1L71Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB~18 at LC8_3_M2
--operation mode is normal

UB1L32 = EB1L8Q & UB1L71Q;


--UB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~34 at LC10_11_M2
--operation mode is normal

UB1L02Q_lut_out = UB1L1 & (UB1L02Q # UB1L22 & LB4_sload_path[2]) # !UB1L1 & UB1L22 & LB4_sload_path[2];
UB1L02Q = DFFE(UB1L02Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--J1L05 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~208 at LC3_1_Q3
--operation mode is normal

J1L05 = J1L22 # S1L22Q & J1L57Q & !E1L4Q;


--J1L48Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~43 at LC1_4_O3
--operation mode is normal

J1L48Q_lut_out = J1L01 # J1L48Q & !E1L4Q & !BD1L46Q;
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L56Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_tcal~reg at LC8_3_U3
--operation mode is normal

J1L56Q_lut_out = !E1L4Q & (J1L37 # J1L77Q & S1L41Q);
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~172 at LC6_1_Q3
--operation mode is normal

J1L63 = J1L56Q # J1L48Q # J1L46Q;


--J1L28Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~41 at LC4_12_O3
--operation mode is normal

J1L28Q_lut_out = J1L8 # J1L85 & !F1_com_ctrl_local[0] & J1L2;
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L58Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~44 at LC2_13_O3
--operation mode is normal

J1L58Q_lut_out = J1L11 # J1L21 # !E1L4Q & J1L42Q;
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L68Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~45 at LC7_5_O3
--operation mode is normal

J1L68Q_lut_out = J1L5 # J1L6 & (AB1L221 # AB1L121);
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L78Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~46 at LC8_5_O3
--operation mode is normal

J1L78Q_lut_out = J1L7 # !AB1L221 & J1L6 & !AB1L121;
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L73 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~173 at LC9_12_O3
--operation mode is normal

J1L73 = !J1L68Q & !J1L58Q & !J1L28Q & !J1L78Q;


--J1L77Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~35 at LC7_3_U3
--operation mode is normal

J1L77Q_lut_out = !E1L4Q & (J1L54 # J1L77Q & !S1L41Q);
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~28 at LC10_3_U3
--operation mode is normal

J1L44 = J1L77Q & S1L41Q & (!J1L501Q # !M1L61Q) # !J1L77Q & (!J1L501Q # !M1L61Q);


--J1L15 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~209 at LC5_2_Q3
--operation mode is normal

J1L15 = BD1L46Q & (J1L63 # !J1L73) # !J1L44;


--J1L24 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~28 at LC5_1_O2
--operation mode is normal

J1L24 = !S1L7Q & J1L67Q;


--J1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~210 at LC3_15_O3
--operation mode is normal

J1L25 = J1L08Q # J1L97Q & (EB1L62Q # !JC1L3Q);


--J1L87Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~36 at LC5_1_O1
--operation mode is normal

J1L87Q_lut_out = E1L4Q # J1L87Q & !LB02_sload_path[5];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(MD1_outclock0), , , );


--J1L35 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~211 at LC6_1_O3
--operation mode is normal

J1L35 = J1L25 # J1L24 # J1L87Q & LB02_sload_path[5];


--EB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~33 at LC5_12_M4
--operation mode is normal

EB1L02Q_lut_out = EB1L1 & (EB1L5 # EB1L6 # !EB1L2);
EB1L02Q = DFFE(EB1L02Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--EB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC5_10_D4
--operation mode is normal

EB1L12Q_lut_out = EB1L61 # !EB1_rxcteq5 & EB1L12Q & !UB1L51Q;
EB1L12Q = DFFE(EB1L12Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--J1L34 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~29 at LC6_2_O2
--operation mode is normal

J1L34 = !E1L4Q & (J1L24 # J1L87Q & LB02_sload_path[5]);


--J1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~174 at LC10_2_Q3
--operation mode is normal

J1L83 = BD1L46Q & !E1L4Q & (J1L63 # !J1L73);


--J1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2288 at LC5_1_Q3
--operation mode is normal

J1L3 = !E1L4Q & J1L97Q;


--U1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~20 at LC7_9_M4
--operation mode is normal

U1L32Q_lut_out = EB1L62Q # !U1L11 & !U1L21 & !U1L03Q;
U1L32Q = DFFE(U1L32Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i365~4 at LC10_15_M4
--operation mode is normal

U1L31 = EB1L62Q & U1L32Q;


--U1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i365~62 at LC7_15_M4
--operation mode is normal

U1L41 = !EB1L62Q & !EB1L9Q & U1L93Q;


--U1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i~228 at LC9_8_M4
--operation mode is normal

U1L91 = U1L62Q # U1L43Q # U1L52Q # U1L33Q;


--U1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i~229 at LC4_16_M4
--operation mode is normal

U1L02 = U1L42Q # U1L53Q;


--U1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i355~13 at LC4_9_M4
--operation mode is normal

U1L7 = !EB1L62Q & EB1L01Q;


--BD1L701Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~33 at LC9_16_S3
--operation mode is normal

BD1L701Q_lut_out = BD1L701Q & (BD1L601Q # !HD1L31Q) # !BD1L701Q & BD1L601Q & HD1L31Q;
BD1L701Q = DFFE(BD1L701Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3~2 at LC5_9_S3
--operation mode is normal

BD1L33 = BD1L801Q & (BD1L701Q # !HD1L31Q) # !BD1L801Q & HD1L31Q & BD1L701Q;


--B1L13 is ahb_slave:ahb_slave_inst|i~5879 at LC8_9_A1
--operation mode is normal

B1L13 = (PD1_MASTERHTRANS[0] & !B1L33Q # !PD1_MASTERHTRANS[0] & (PD1_MASTERHTRANS[1] & PD1_MASTERHWRITE # !PD1_MASTERHTRANS[1] & !B1L33Q)) & CASCADE(B1L2);


--J1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2289 at LC3_11_O3
--operation mode is normal

J1L4 = !E1L4Q & J1L38Q & !BD1L46Q;


--J1L86 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT~2 at LC2_11_O3
--operation mode is normal

J1L86 = J1L4 # J1L2 & F1_com_ctrl_local[0] & J1L85;


--F1L55 is slaveregister:slaveregister_inst|i~1064 at LC6_11_A1
--operation mode is normal

F1L55 = (!B1L63Q & B1L73Q) & CASCADE(F1L85);


--BD1L511Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~41 at LC3_12_S3
--operation mode is normal

BD1L511Q_lut_out = BD1L511Q & (BD1L901Q # !HD1L31Q) # !BD1L511Q & BD1L901Q & HD1L31Q;
BD1L511Q = DFFE(BD1L511Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT~2 at LC3_11_S3
--operation mode is normal

BD1L95 = HD1L11Q & (BD1L611Q # BD1L511Q & HD1L31Q) # !HD1L11Q & BD1L511Q & HD1L31Q;


--YC1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[8] at LC10_1_A3
--operation mode is normal

YC1_tx_dpr_waddr[8]_lut_out = F1_tx_dpr_wadr_local[8];
YC1_tx_dpr_waddr[8] = DFFE(YC1_tx_dpr_waddr[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[2] at LC2_6_A3
--operation mode is normal

YC1_tx_dpr_waddr[2]_lut_out = F1_tx_dpr_wadr_local[2];
YC1_tx_dpr_waddr[2] = DFFE(YC1_tx_dpr_waddr[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[3] at LC3_6_A3
--operation mode is normal

YC1_tx_dpr_waddr[3]_lut_out = F1_tx_dpr_wadr_local[3];
YC1_tx_dpr_waddr[3] = DFFE(YC1_tx_dpr_waddr[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[0] at LC4_2_A3
--operation mode is normal

YC1_tx_dpr_waddr[0]_lut_out = F1_tx_dpr_wadr_local[0];
YC1_tx_dpr_waddr[0] = DFFE(YC1_tx_dpr_waddr[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[1] at LC3_2_A3
--operation mode is normal

YC1_tx_dpr_waddr[1]_lut_out = F1_tx_dpr_wadr_local[1];
YC1_tx_dpr_waddr[1] = DFFE(YC1_tx_dpr_waddr[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[4] at LC2_2_A3
--operation mode is normal

YC1_tx_dpr_waddr[4]_lut_out = F1_tx_dpr_wadr_local[4];
YC1_tx_dpr_waddr[4] = DFFE(YC1_tx_dpr_waddr[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[5] at LC10_4_A3
--operation mode is normal

YC1_tx_dpr_waddr[5]_lut_out = F1_tx_dpr_wadr_local[5];
YC1_tx_dpr_waddr[5] = DFFE(YC1_tx_dpr_waddr[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[6] at LC10_8_A3
--operation mode is normal

YC1_tx_dpr_waddr[6]_lut_out = F1_tx_dpr_wadr_local[6];
YC1_tx_dpr_waddr[6] = DFFE(YC1_tx_dpr_waddr[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[7] at LC6_1_A3
--operation mode is normal

YC1_tx_dpr_waddr[7]_lut_out = F1_tx_dpr_wadr_local[7];
YC1_tx_dpr_waddr[7] = DFFE(YC1_tx_dpr_waddr[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[9] at LC9_4_A3
--operation mode is normal

YC1_tx_dpr_waddr[9]_lut_out = F1_tx_dpr_wadr_local[9];
YC1_tx_dpr_waddr[9] = DFFE(YC1_tx_dpr_waddr[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[10] at LC8_4_A3
--operation mode is normal

YC1_tx_dpr_waddr[10]_lut_out = F1_tx_dpr_wadr_local[10];
YC1_tx_dpr_waddr[10] = DFFE(YC1_tx_dpr_waddr[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[11] at LC7_1_A3
--operation mode is normal

YC1_tx_dpr_waddr[11]_lut_out = F1_tx_dpr_wadr_local[11];
YC1_tx_dpr_waddr[11] = DFFE(YC1_tx_dpr_waddr[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--YC1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[12] at LC2_1_A3
--operation mode is normal

YC1_tx_dpr_waddr[12]_lut_out = F1_tx_dpr_wadr_local[12];
YC1_tx_dpr_waddr[12] = DFFE(YC1_tx_dpr_waddr[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , L1_inst46);


--U1L63Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~33 at LC9_9_M4
--operation mode is normal

U1L63Q_lut_out = !X1L11 & U1L01 & U1L7 & !X1L61;
U1L63Q = DFFE(U1L63Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~26 at LC8_9_M4
--operation mode is normal

U1L92Q_lut_out = !X1L11 & U1L82Q & U1L7 & !X1L61;
U1L92Q = DFFE(U1L92Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|msg_type_ena~reg0 at LC3_5_M4
--operation mode is normal

U1L12Q_lut_out = U1L52Q;
U1L12Q = DFFE(U1L12Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--S1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~46 at LC3_6_M4
--operation mode is normal

S1L8 = EB1L9Q & U1L12Q & (JB1_dffs[7] $ !A_nB);


--S1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~47 at LC8_6_M4
--operation mode is normal

S1L9 = JB1_dffs[5] & !JB1_dffs[4] & JB1_dffs[6] & S1L8;


--S1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~2 at LC6_7_M4
--operation mode is normal

S1L5 = EB1L9Q & U1L1Q;


--AB1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[15] at LC1_7_A4
--operation mode is normal

AB1_dpr_radr[15]_lut_out = F1_rx_dpr_radr_local[15];
AB1_dpr_radr[15] = DFFE(AB1_dpr_radr[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[14] at LC6_7_A4
--operation mode is normal

AB1_dpr_radr[14]_lut_out = F1_rx_dpr_radr_local[14];
AB1_dpr_radr[14] = DFFE(AB1_dpr_radr[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[14] at LC7_7_A4
--operation mode is normal

AB1_dpr_wadr[14]_lut_out = LB7_q[14];
AB1_dpr_wadr[14] = DFFE(AB1_dpr_wadr[14]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[15] at LC5_4_A4
--operation mode is normal

AB1_dpr_wadr[15]_lut_out = LB7_q[15];
AB1_dpr_wadr[15] = DFFE(AB1_dpr_wadr[15]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~152 at LC5_7_A4
--operation mode is normal

AB1L63 = AB1_dpr_wadr[15] & AB1_dpr_radr[14] & AB1_dpr_radr[15] & !AB1_dpr_wadr[14] # !AB1_dpr_wadr[15] & (AB1_dpr_radr[15] # AB1_dpr_radr[14] & !AB1_dpr_wadr[14]);


--AB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~153 at LC8_7_A4
--operation mode is normal

AB1L73 = AB1_dpr_radr[14] & AB1_dpr_wadr[14] & (AB1_dpr_wadr[15] $ !AB1_dpr_radr[15]) # !AB1_dpr_radr[14] & !AB1_dpr_wadr[14] & (AB1_dpr_wadr[15] $ !AB1_dpr_radr[15]);


--AB1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[13] at LC9_5_A4
--operation mode is normal

AB1_dpr_radr[13]_lut_out = F1_rx_dpr_radr_local[13];
AB1_dpr_radr[13] = DFFE(AB1_dpr_radr[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[13] at LC4_14_A3
--operation mode is normal

AB1_dpr_wadr[13]_lut_out = LB7_q[13];
AB1_dpr_wadr[13] = DFFE(AB1_dpr_wadr[13]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~9 at LC8_16_A4
--operation mode is normal

AB1L53 = AB1L63 # !AB1_dpr_wadr[13] & AB1_dpr_radr[13] & AB1L73;

--AB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~155 at LC8_16_A4
--operation mode is normal

AB1L83 = AB1L63 # !AB1_dpr_wadr[13] & AB1_dpr_radr[13] & AB1L73;


--AB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~348 at LC10_11_A4
--operation mode is normal

AB1L121 = (!AB1L29 & !AB1L53) & CASCADE(AB1L321);


--AB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~349 at LC10_16_A4
--operation mode is normal

AB1L221 = (AB1L521 # !AB1L901) & CASCADE(AB1L421);


--J1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2292 at LC3_5_O3
--operation mode is normal

J1L5 = !E1L4Q & !BD1L46Q & J1L68Q;


--S1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC7_10_M4
--operation mode is normal

S1L1Q_lut_out = S1L6Q & !S1L3Q & S1L31 & !S1L2Q;
S1L1Q = DFFE(S1L1Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--J1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2293 at LC6_13_Q3
--operation mode is normal

J1L6 = J1L57Q & !E1L4Q & (U1L5Q # S1L1Q);


--J1L07 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB~2 at LC10_5_O3
--operation mode is normal

J1L07 = J1L5 # J1L6 & (AB1L221 # AB1L121);


--J1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2294 at LC6_5_O3
--operation mode is normal

J1L7 = J1L78Q & !E1L4Q & !BD1L46Q;


--J1L17 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~2 at LC1_5_O3
--operation mode is normal

J1L17 = J1L7 # !AB1L221 & J1L6 & !AB1L121;


--J1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2295 at LC9_11_O3
--operation mode is normal

J1L8 = !E1L4Q & !BD1L46Q & J1L28Q;


--J1L76 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND~2 at LC8_11_O3
--operation mode is normal

J1L76 = J1L8 # J1L85 & !F1_com_ctrl_local[0] & J1L2;


--J1L9 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2296 at LC3_16_O3
--operation mode is normal

J1L9 = !EB1L62Q & J1L97Q & !E1L4Q & JC1L3Q;


--J1L66 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~2 at LC9_16_O3
--operation mode is normal

J1L66 = J1L9 # !E1L4Q & !M1L31Q & J1L18Q;


--J1L19 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV8~78 at LC6_11_O3
--operation mode is normal

J1L19 = J1L86 # J1L66 # J1L76 # J1L36;


--L1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9 at LC10_13_Q3
--operation mode is normal

L1_inst9_lut_out = VCC;
L1_inst9 = DFFE(L1_inst9_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--S1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC9_10_M4
--operation mode is normal

S1L81Q_lut_out = !S1L6Q & !S1L4Q & S1L71 & S1L51;
S1L81Q = DFFE(S1L81Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--J1L01 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2297 at LC5_13_Q3
--operation mode is normal

J1L01 = J1L57Q & S1L81Q & !E1L4Q & L1_inst9;


--J1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2298 at LC5_13_O3
--operation mode is normal

J1L11 = !BD1L46Q & !E1L4Q & J1L58Q;


--S1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC10_10_M4
--operation mode is normal

S1L61Q_lut_out = S1L6Q & S1L3Q & S1L31 & S1L2Q;
S1L61Q = DFFE(S1L61Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--J1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2299 at LC8_14_O3
--operation mode is normal

J1L21 = J1L57Q & S1L61Q & !E1L4Q;


--J1L96 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~2 at LC6_13_O3
--operation mode is normal

J1L96 = J1L11 # J1L21 # !E1L4Q & J1L42Q;


--J1L29 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV8~79 at LC6_4_O3
--operation mode is normal

J1L29 = !J1L96 & !J1L01 & (!J1L48Q # !J1L1);


--J1L74 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON~2 at LC3_4_O3
--operation mode is normal

J1L74 = E1L4Q # J1L87Q & !LB02_sload_path[5];


--J1L54 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~29 at LC9_4_U3
--operation mode is normal

J1L54 = M1L61Q & J1L501Q;


--J1L64 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~30 at LC9_3_U3
--operation mode is normal

J1L64 = !E1L4Q & (J1L54 # J1L77Q & !S1L41Q);


--J1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2300 at LC5_14_O3
--operation mode is normal

J1L31 = J1L57Q & S1L22Q & !E1L4Q;


--J1L65 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~2 at LC4_5_O3
--operation mode is normal

J1L65 = J1L31 # !E1L4Q & J1L08Q & !M1L31Q;


--J1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2301 at LC7_16_O3
--operation mode is normal

J1L41 = !EB1L62Q & J1L97Q & !E1L4Q & !JC1L3Q;


--J1L55 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~2 at LC5_15_O3
--operation mode is normal

J1L55 = J1L41 # !E1L4Q & J1L08Q & M1L31Q;


--J1L49 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV9~53 at LC7_4_O3
--operation mode is normal

J1L49 = J1L64 # J1L65 # J1L55 # J1L74;


--J1L88Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~49 at LC6_16_O3
--operation mode is normal

J1L88Q_lut_out = !E1L4Q & (J1L88Q # J1L57Q & S1L12Q);
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(MD1_outclock0), , , );


--S1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC8_10_M4
--operation mode is normal

S1L12Q_lut_out = S1L6Q & S1L4Q & S1L71 & S1L91;
S1L12Q = DFFE(S1L12Q_lut_out, GLOBAL(MD1_outclock0), !EB1L62Q, , );


--J1L201 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET~2 at LC4_16_O3
--operation mode is normal

J1L201 = !E1L4Q & (J1L88Q # J1L57Q & S1L12Q);


--J1L27 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~34 at LC6_3_U3
--operation mode is normal

J1L27 = J1L77Q & (S1L41Q # !BD1L46Q & J1L56Q) # !J1L77Q & !BD1L46Q & J1L56Q;


--J1L401 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~23 at LC6_15_O3
--operation mode is normal

J1L401 = M1L61Q & M1L31Q & J1L18Q # !M1L61Q & (J1L501Q # M1L31Q & J1L18Q);


--J1L37 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~35 at LC3_3_U3
--operation mode is normal

J1L37 = J1L56Q & !BD1L46Q;


--J1L47 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~36 at LC5_3_U3
--operation mode is normal

J1L47 = !E1L4Q & (J1L37 # J1L77Q & S1L41Q);


--J1L93 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~176 at LC9_1_Q3
--operation mode is normal

J1L93 = J1L22 # EB1L62Q & J1L97Q & !E1L4Q;


--J1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2302 at LC2_4_O3
--operation mode is normal

J1L51 = !BD1L46Q & !E1L4Q & J1L46Q;


--J1L001 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11~64 at LC8_4_O3
--operation mode is normal

J1L001 = J1L51 # J1L74 # J1L2 & !J1L85;


--J1L101 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11~65 at LC5_4_O3
--operation mode is normal

J1L101 = J1L83 # J1L93 # J1L96 # J1L001;


--J1L61 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2303 at LC10_11_O3
--operation mode is normal

J1L61 = !M1L31Q & !E1L4Q;


--J1L69 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~82 at LC4_11_O3
--operation mode is normal

J1L69 = !J1L84 & !J1L31 & (!J1L61 # !J1L08Q);


--J1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2304 at LC8_12_O3
--operation mode is normal

J1L71 = !LB81_pre_out[15] & !LB81_pre_out[14] & !RB6L71 & J1L2;


--J1L79 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~83 at LC7_11_O3
--operation mode is normal

J1L79 = J1L69 & !J1L4 & (!J1L71 # !F1_com_ctrl_local[0]);


--J1L89 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~84 at LC3_1_O2
--operation mode is normal

J1L89 = J1L55 # J1L76 # J1L201 # J1L34;


--M1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109 at LC8_10_U3
--operation mode is normal

M1L5 = (LB91_sload_path[1] & J1L501Q) & CASCADE(M1L11);


--QB32_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC2_12_U3
--operation mode is normal

QB32_aeb_out = QB12_aeb_out & QB22_aeb_out & QB02_aeb_out & QB91_aeb_out;


--S1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~23 at LC4_10_M4
--operation mode is normal

S1L31 = S1L4Q & U1L3Q & S1L01Q;


--JC1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~34 at LC2_9_W3
--operation mode is normal

JC1L7Q_lut_out = W1L94Q & (JC1L6Q # JC1L7Q & QB01_agb_out) # !W1L94Q & JC1L7Q & QB01_agb_out;
JC1L7Q = DFFE(JC1L7Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--BD1L901Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~35 at LC3_4_S3
--operation mode is normal

BD1L901Q_lut_out = BD1L901Q & (BD1L011Q # !HD1L31Q) # !BD1L901Q & BD1L011Q & HD1L31Q;
BD1L901Q = DFFE(BD1L901Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L521Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~53 at LC8_15_S3
--operation mode is normal

BD1L521Q_lut_out = BD1L401Q & BD1L521Q & !HD1L31Q # !BD1L401Q & (BD1L521Q & !HD1L31Q # !BD1L21);
BD1L521Q = DFFE(BD1L521Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~107 at LC1_1_S3
--operation mode is normal

BD1L14 = HD1L31Q & BD1L901Q # !HD1L31Q & (BD1L521Q # BD1L511Q);


--J1L26Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~reg at LC5_9_O3
--operation mode is normal

J1L26Q_lut_out = !E1L4Q & (J1L06 # J1L42Q # J1L95);
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(MD1_outclock0), , , );


--BD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3398 at LC9_8_O3
--operation mode is normal

BD1L4 = !J1L26Q & !J1L48Q & !J1L56Q;


--BD1L401Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~30 at LC9_8_S3
--operation mode is normal

BD1L401Q_lut_out = !BD1L46Q & (J1L46Q # BD1L401Q # !BD1L4);
BD1L401Q = DFFE(BD1L401Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L111Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~37 at LC8_12_S3
--operation mode is normal

BD1L111Q_lut_out = BD1L111Q & (BD1L211Q # !HD1L31Q) # !BD1L111Q & BD1L211Q & HD1L31Q;
BD1L111Q = DFFE(BD1L111Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3399 at LC4_6_S3
--operation mode is normal

BD1L5 = BD1L521Q & HD1L31Q;


--BD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~243 at LC8_8_O3
--operation mode is normal

BD1L54 = J1L46Q & (QD1_portadataout[0] # QD1_portadataout[1]);


--BD1L501Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~31 at LC2_15_S3
--operation mode is normal

BD1L501Q_lut_out = BD1L13 # J1L46Q & BD1L41 & BD1L5;
BD1L501Q = DFFE(BD1L501Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L021Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~48 at LC10_1_S3
--operation mode is normal

BD1L021Q_lut_out = HD1L31Q & !J1L46Q & BD1L521Q # !HD1L31Q & BD1L021Q;
BD1L021Q = DFFE(BD1L021Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L321Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~51 at LC3_2_S3
--operation mode is normal

BD1L321Q_lut_out = HD1L31Q & BD1L121Q # !HD1L31Q & BD1L321Q;
BD1L321Q = DFFE(BD1L321Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~244 at LC10_16_S3
--operation mode is normal

BD1L64 = !BD1L321Q & !BD1L701Q & !BD1L501Q & !BD1L021Q;


--BD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~245 at LC2_6_S3
--operation mode is normal

BD1L74 = BD1L111Q # BD1L5 & !BD1L54 # !BD1L64;


--BD1L411Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~40 at LC9_7_S3
--operation mode is normal

BD1L411Q_lut_out = BD1L321Q & (BD1L411Q # HD1L31Q) # !BD1L321Q & BD1L411Q & (BD1L4 # !HD1L31Q);
BD1L411Q = DFFE(BD1L411Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L311Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~39 at LC4_7_S3
--operation mode is normal

BD1L311Q_lut_out = BD1L93 # BD1L48 # LB51L43 & BD1L85Q;
BD1L311Q = DFFE(BD1L311Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--WC1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC4_4_T3
--operation mode is normal

WC1L3Q_lut_out = !BD1L521Q & WC1L75Q;
WC1L3Q = DFFE(WC1L3Q_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--BD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3400 at LC9_2_S3
--operation mode is normal

BD1L6 = WC1L3Q & BD1L311Q;


--BD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~352 at LC3_1_S3
--operation mode is normal

BD1L66 = !BD1L6 & (HD1L31Q & !BD1L4 # !BD1L411Q);


--BD1L601Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~32 at LC3_14_S3
--operation mode is normal

BD1L601Q_lut_out = HD1L31Q & BD1L501Q # !HD1L31Q & BD1L601Q;
BD1L601Q = DFFE(BD1L601Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L121Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~49 at LC9_14_S3
--operation mode is normal

BD1L121Q_lut_out = HD1L31Q & BD1L021Q # !HD1L31Q & BD1L121Q;
BD1L121Q = DFFE(BD1L121Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L211Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~38 at LC7_10_S3
--operation mode is normal

BD1L211Q_lut_out = BD1L311Q & (WC1L3Q # BD1L211Q & !HD1L31Q) # !BD1L311Q & BD1L211Q & !HD1L31Q;
BD1L211Q = DFFE(BD1L211Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L011Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~36 at LC1_5_S3
--operation mode is normal

BD1L011Q_lut_out = BD1L111Q & (HD1L31Q # BD1L011Q) # !BD1L111Q & !HD1L31Q & BD1L011Q;
BD1L011Q = DFFE(BD1L011Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~246 at LC6_13_S3
--operation mode is normal

BD1L84 = !BD1L211Q & !BD1L601Q & !BD1L121Q & !BD1L011Q;


--BD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~247 at LC4_5_S3
--operation mode is normal

BD1L94 = BD1L74 # !BD1L66 # !BD1L84;


--BD1L421Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~52 at LC2_3_S3
--operation mode is normal

BD1L421Q_lut_out = BD1L51 # BD1L421Q & !LB61L8 & !LB71L9;
BD1L421Q = DFFE(BD1L421Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3401 at LC7_5_S3
--operation mode is normal

BD1L7 = LB61L8 & !LB71L9 & BD1L421Q;


--BD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~61 at LC8_8_S3
--operation mode is normal

BD1L2 = BD1L411Q & J1L56Q & HD1L31Q;


--BD1L131Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~59 at LC9_6_S3
--operation mode is normal

BD1L131Q_lut_out = BD1L61 # BD1L131Q & !LB71L9 & !LB61L8;
BD1L131Q = DFFE(BD1L131Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3402 at LC2_5_S3
--operation mode is normal

BD1L8 = BD1L131Q & LB61L8 & !LB71L9;


--BD1L031Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~58 at LC6_2_S3
--operation mode is normal

BD1L031Q_lut_out = BD1L821Q # BD1L71 # BD1L131Q & LB71L9;
BD1L031Q = DFFE(BD1L031Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L821Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~56 at LC3_3_W3
--operation mode is normal

BD1L821Q_lut_out = SC1_b_non_empty & HD1L31Q & BD1L921Q;
BD1L821Q = DFFE(BD1L821Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L711Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~45 at LC4_3_S3
--operation mode is normal

BD1L711Q_lut_out = BD1L811Q # BD1L11 # BD1L711Q & !HD1L31Q;
BD1L711Q = DFFE(BD1L711Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L811Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~46 at LC6_3_S3
--operation mode is normal

BD1L811Q_lut_out = HD1L31Q & J1L48Q & BD1L411Q;
BD1L811Q = DFFE(BD1L811Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~248 at LC5_16_S3
--operation mode is normal

BD1L05 = !BD1L711Q & !BD1L811Q & !BD1L031Q & !BD1L821Q;


--BD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~249 at LC7_15_S3
--operation mode is normal

BD1L15 = BD1L2 # BD1L8 # BD1L7 # !BD1L05;


--BD1L221Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~50 at LC7_6_S3
--operation mode is normal

BD1L221Q_lut_out = BD1L521Q & HD1L31Q & !BD1L41 & J1L46Q;
BD1L221Q = DFFE(BD1L221Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L721Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~55 at LC9_4_S3
--operation mode is normal

BD1L721Q_lut_out = BD1L721Q & !HD1L31Q # !BD1L261;
BD1L721Q = DFFE(BD1L721Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L621Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~54 at LC6_4_S3
--operation mode is normal

BD1L621Q_lut_out = BD1L2 # BD1L7 # BD1L621Q & !HD1L31Q;
BD1L621Q = DFFE(BD1L621Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L921Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~57 at LC5_12_T3
--operation mode is normal

BD1L921Q_lut_out = HD1L31Q & BD1L031Q # !HD1L31Q & BD1L921Q;
BD1L921Q = DFFE(BD1L921Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~250 at LC6_15_S3
--operation mode is normal

BD1L25 = BD1L34 # BD1L221Q # BD1L85Q & !LB51L43;


--SC1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC9_13_W2
--operation mode is normal

SC1_b_non_empty_lut_out = JC1L91Q # SC1_b_full # SC1_b_non_empty & SC1L7;
SC1_b_non_empty = DFFE(SC1_b_non_empty_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );


--BD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3403 at LC5_3_W3
--operation mode is normal

BD1L9 = SC1_b_non_empty & BD1L921Q & HD1L31Q;


--BD1L911Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~47 at LC10_3_S3
--operation mode is normal

BD1L911Q_lut_out = BD1L91 # !LB61L8 & BD1L911Q & !LB71L9;
BD1L911Q = DFFE(BD1L911Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3404 at LC7_3_S3
--operation mode is normal

BD1L01 = BD1L911Q & !LB61L8 & !LB71L9;


--BD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3405 at LC4_2_S3
--operation mode is normal

BD1L11 = BD1L911Q & !LB71L9 & LB61L8;


--BD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~251 at LC2_2_S3
--operation mode is normal

BD1L35 = LB71L9 & (BD1L131Q # BD1L421Q);


--BD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~252 at LC9_3_S3
--operation mode is normal

BD1L45 = BD1L35 # BD1L9 # BD1L11 # BD1L01;


--QB31_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_9_U3
--operation mode is normal

QB31_aeb_out = !LB31_sload_path[2] & !LB31_sload_path[3] & LB31_sload_path[1] & LB31_sload_path[0];


--BD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~73 at LC3_12_T3
--operation mode is normal

BD1L49 = BD1L911Q & (BD1L131Q # !LB71L9) # !BD1L911Q & BD1L131Q & LB71L9;


--BD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~74 at LC7_12_T3
--operation mode is normal

BD1L59 = SC1_b_non_empty # !HD1L31Q;


--WC1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~835 at LC4_9_T3
--operation mode is normal

WC1L51 = JB4L2 # !BD1L69Q & DC53L2;


--JB4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_8_T3
--operation mode is normal

JB4_dffs[3]_lut_out = HD1L31Q & WC1L61 # !HD1L31Q & JB4_dffs[4];
JB4_dffs[3] = DFFE(JB4_dffs[3]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--HD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~8 at LC10_5_U3
--operation mode is normal

HD1L2 = HD1L7Q & (LB31_sload_path[0] # !QB31L3 # !LB31_sload_path[4]);


--M1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~106 at LC9_10_U3
--operation mode is normal

M1L3 = !LB91_sload_path[4] & LB91_sload_path[1] & !LB91_sload_path[2] & LB91_sload_path[6];


--M1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110 at LC7_12_U3
--operation mode is normal

M1L6 = (M1L8 & M1L7 & !LB91_sload_path[0] & M1L3) & CASCADE(M1L4);


--M1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~108 at LC6_12_U3
--operation mode is normal

M1L4 = !LB91_sload_path[5] & !LB91_sload_path[3];


--E1L1Q is ROC:inst_ROC|RST_state~10 at LC5_12_P3
--operation mode is normal

E1L1Q_lut_out = VCC;
E1L1Q = DFFE(E1L1Q_lut_out, GLOBAL(MD1_outclock0), , , );


--S1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~40 at LC7_6_M4
--operation mode is normal

S1L11 = S1L8 & (JB1_dffs[4] # !JB1_dffs[6] # !JB1_dffs[5]);


--X1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC5_13_I4
--operation mode is normal

X1L24Q_lut_out = U1L2Q & (X1L6 # X1L24Q & !X1L3);
X1L24Q = DFFE(X1L24Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--X1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC9_13_I4
--operation mode is normal

X1_srg[7]_lut_out = X1L71 # JB1_dffs[7] & X1L14Q;
X1_srg[7] = DFFE(X1_srg[7]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--EB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC7_10_D4
--operation mode is normal

EB1L42Q_lut_out = EB1L21 & EB1L12Q & LB1_sload_path[2] & !UB1L51Q;
EB1L42Q = DFFE(EB1L42Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--W1_dudt[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[8] at LC2_9_M2
--operation mode is normal

W1_dudt[8]_lut_out = UB1L81Q;
W1_dudt[8] = DFFE(W1_dudt[8]_lut_out, GLOBAL(MD1_outclock0), , , !UB1L7Q);


--W1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~478 at LC5_9_M2
--operation mode is normal

W1L1 = W1L54 & (W1L631 # !W1_dudt[8] & W1L431);


--W1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~479 at LC1_9_M2
--operation mode is normal

W1L2 = W1L54 & (W1L431 # !W1_dudt[8]);


--W1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~480 at LC6_9_M2
--operation mode is normal

W1L3 = W1L821 # W1L621 & W1L221 & W1L421;


--W1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~481 at LC9_9_M2
--operation mode is normal

W1L4 = W1L021 # W1L221 # W1L811 # W1L421;


--W1_dudt[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[4] at LC3_9_M2
--operation mode is normal

W1_dudt[4]_lut_out = !UB1L41Q;
W1_dudt[4] = DFFE(W1_dudt[4]_lut_out, GLOBAL(MD1_outclock0), , , !UB1L7Q);


--W1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~482 at LC10_9_M2
--operation mode is normal

W1L5 = W1L3 # !W1_dudt[4] & (W1L621 # W1L4);


--W1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~483 at LC4_9_M2
--operation mode is normal

W1L6 = W1L231 # W1L031;


--UB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT~18 at LC7_3_M2
--operation mode is normal

UB1L8 = !W1L94Q & UB1L71Q;


--UB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~36 at LC9_3_M2
--operation mode is normal

UB1L12Q_lut_out = UB1L51Q # EB1L8Q & !LB4_sload_path[4] & UB1L12Q;
UB1L12Q = DFFE(UB1L12Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~33 at LC7_11_M2
--operation mode is normal

UB1L91Q_lut_out = !W1_max_level & (UB1L11 # UB1L91Q & !LB4_sload_path[2]);
UB1L91Q = DFFE(UB1L91Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~32 at LC8_10_M2
--operation mode is normal

UB1L81Q_lut_out = UB1L01 # W1_max_level & !EB1L8Q & !UB1L61Q;
UB1L81Q = DFFE(UB1L81Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START~17 at LC1_10_M2
--operation mode is normal

UB1L22 = UB1L81Q # UB1L91Q;


--UB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~391 at LC3_12_M2
--operation mode is normal

UB1L1 = !LB4_sload_path[4] & !W1L94Q;


--UB1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~reg at LC7_12_M2
--operation mode is normal

UB1L5Q_lut_out = !UB1L4 & !UB1L2 & (UB1L1 # !UB1L02Q);
UB1L5Q = DFFE(UB1L5Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--EB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~644 at LC2_12_M4
--operation mode is normal

EB1L5 = JB1_dffs[5] & (JB1_dffs[3] # JB1_dffs[6] & !JB1_dffs[1]) # !JB1_dffs[5] & (JB1_dffs[6] # JB1_dffs[1]);


--EB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~645 at LC8_12_M4
--operation mode is normal

EB1L6 = JB1_dffs[3] & !JB1_dffs[6] & !JB1_dffs[4] # !JB1_dffs[3] & (JB1_dffs[4] # !JB1_dffs[6]);


--EB1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC4_10_D4
--operation mode is normal

EB1_rxcteq5 = !LB1_sload_path[3] & !LB1_sload_path[4] & LB1_sload_path[2] & EB1L31;


--U1L03Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~27 at LC10_9_M4
--operation mode is normal

U1L03Q_lut_out = U1L82Q & U1L7 & (X1L11 # X1L61);
U1L03Q = DFFE(U1L03Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--U1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i364~76 at LC9_6_M4
--operation mode is normal

U1L11 = EB1L9Q & !S1L21Q & !S1L01Q & U1L72Q;


--U1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i364~77 at LC6_9_M4
--operation mode is normal

U1L21 = U1L92Q # U1L73Q # U1L63Q # !U1L32Q;


--BD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF~24 at LC5_1_S3
--operation mode is normal

BD1L06 = HD1L31Q & !BD1L901Q # !HD1L31Q & !BD1L511Q;


--S1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~14 at LC2_10_M4
--operation mode is normal

S1L91 = !S1L3Q & S1L2Q;

--S1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~15 at LC2_10_M4
--operation mode is normal

S1L02 = !S1L3Q & S1L2Q;


--U1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~25 at LC5_9_M4
--operation mode is normal

U1L82Q_lut_out = !EB1L62Q & (U1L6 # !EB1L01Q & U1L82Q);
U1L82Q = DFFE(U1L82Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--AB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~335 at LC8_11_A4
--operation mode is normal

AB1L811 = AB1L621 # !AB1L28;


--AB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~350 at LC9_11_A4
--operation mode is normal

AB1L321 = (!AB1L68 & !AB1L09 & !AB1L88 & !AB1L48) & CASCADE(AB1L811);


--AB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~351 at LC9_16_A4
--operation mode is normal

AB1L421 = (!AB1L311 & !AB1L511 & !AB1L711 & !AB1L111) & CASCADE(AB1L83);


--AB1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[8] at LC1_2_A4
--operation mode is normal

AB1_dpr_wadr[8]_lut_out = LB7_q[8];
AB1_dpr_wadr[8] = DFFE(AB1_dpr_wadr[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[8] at LC2_13_A4
--operation mode is normal

AB1_dpr_radr[8]_lut_out = F1_rx_dpr_radr_local[8];
AB1_dpr_radr[8] = DFFE(AB1_dpr_radr[8]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--J1L81 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2308 at LC1_6_O3
--operation mode is normal

J1L81 = J1_SV9 & J1_SV11 & BD1L46Q & !J1_SV10;


--J1L12 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2317 at LC2_6_O3
--operation mode is normal

J1L12 = (!J1_SV3 & J1_SV8) & CASCADE(J1L81);


--M1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96 at LC7_10_U3
--operation mode is normal

M1L11 = (!LB91_sload_path[4] & LB91_sload_path[2]) & CASCADE(M1L21);


--QB22_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC9_13_U3
--operation mode is normal

QB22_aeb_out = !LB91_sload_path[13] & !LB91_sload_path[12] & LB91_sload_path[14];


--QB12_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC4_12_U3
--operation mode is normal

QB12_aeb_out = LB91_sload_path[9] & LB91_sload_path[11] & !LB91_sload_path[8] & LB91_sload_path[10];


--QB91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_12_U3
--operation mode is normal

QB91_aeb_out = LB91_sload_path[0] & LB91_sload_path[3] & LB91_sload_path[2] & LB91_sload_path[1];


--QB02_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC1_12_U3
--operation mode is normal

QB02_aeb_out = !LB91_sload_path[7] & LB91_sload_path[4] & !LB91_sload_path[5] & !LB91_sload_path[6];


--JC1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~33 at LC6_9_W3
--operation mode is normal

JC1L6Q_lut_out = W1L94Q & JC1L8Q & LB8L41 # !W1L94Q & (JC1L6Q # JC1L8Q & LB8L41);
JC1L6Q = DFFE(JC1L6Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--CB1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[9] at LC7_5_Y2
--operation mode is normal

CB1_inst10[9]_lut_out = COM_AD_D[9];
CB1_inst10[9] = DFFE(CB1_inst10[9]_lut_out, GLOBAL(MD1_outclock0), , , );


--QB01_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_4_Y2
--operation mode is normal

QB01_agb_out = COM_AD_D[9] & QB01_lcarry[8] & CB1_inst10[9] # !COM_AD_D[9] & (QB01_lcarry[8] # CB1_inst10[9]);


--QB61_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC9_6_U3
--operation mode is normal

QB61_aeb_out = !LB41_sload_path[1] & !LB41_sload_path[2] & LB41_sload_path[3] & LB41_sload_path[0];


--BD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~2 at LC5_4_S3
--operation mode is normal

BD1L43 = BD1L901Q & (BD1L011Q # !HD1L31Q) # !BD1L901Q & BD1L011Q & HD1L31Q;


--BD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3406 at LC5_8_S3
--operation mode is normal

BD1L21 = !J1L48Q & !J1L56Q & !J1L46Q & !J1L26Q;


--BD1L231 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF~58 at LC1_15_S3
--operation mode is normal

BD1L231 = BD1L401Q & (HD1L31Q # !BD1L521Q) # !BD1L401Q & BD1L21 & (HD1L31Q # !BD1L521Q);


--J1L91 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2310 at LC7_13_Q3
--operation mode is normal

J1L91 = !U1L5Q & !S1L61Q & !S1L1Q;


--J1L95 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~151 at LC9_13_Q3
--operation mode is normal

J1L95 = J1L57Q & (S1L41Q & J1L85 # !J1L91);


--J1L06 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~152 at LC7_12_O3
--operation mode is normal

J1L06 = !BD1L46Q & (J1L38Q # !J1L73);


--BD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2~2 at LC2_11_S3
--operation mode is normal

BD1L63 = BD1L111Q & (BD1L211Q # !HD1L31Q) # !BD1L111Q & BD1L211Q & HD1L31Q;


--BD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3407 at LC7_16_S3
--operation mode is normal

BD1L31 = BD1L501Q & !HD1L31Q;


--BD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~22 at LC3_15_S3
--operation mode is normal

BD1L13 = BD1L31 # BD1L221Q # BD1L85Q & !LB51L43;


--BD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3408 at LC6_6_S3
--operation mode is normal

BD1L41 = !QD1_portadataout[0] & !QD1_portadataout[1];


--BD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0~2 at LC5_15_S3
--operation mode is normal

BD1L36 = HD1L31Q & !J1L46Q & BD1L521Q # !HD1L31Q & BD1L021Q;


--BD1L99 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0~2 at LC9_1_S3
--operation mode is normal

BD1L99 = BD1L121Q & (BD1L321Q # HD1L31Q) # !BD1L121Q & BD1L321Q & !HD1L31Q;


--BD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~2 at LC3_7_S3
--operation mode is normal

BD1L65 = BD1L321Q & (BD1L411Q # HD1L31Q) # !BD1L321Q & BD1L411Q & (BD1L4 # !HD1L31Q);


--BD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~32 at LC3_8_S3
--operation mode is normal

BD1L83 = BD1L411Q & J1L26Q;


--BD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~313 at LC10_8_S3
--operation mode is normal

BD1L48 = HD1L31Q & (BD1L83 # BD1L921Q & !SC1_b_non_empty);


--BD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~33 at LC6_7_S3
--operation mode is normal

BD1L93 = BD1L311Q & (LB71L9 & BD1L911Q # !WC1L3Q) # !BD1L311Q & LB71L9 & BD1L911Q;


--BD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~34 at LC10_7_S3
--operation mode is normal

BD1L04 = BD1L93 # BD1L48 # LB51L43 & BD1L85Q;


--WC1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC9_4_T3
--operation mode is normal

WC1L75Q_lut_out = !BD1L521Q & (WC1L75Q # WC1L65Q & !WC1L9);
WC1L75Q = DFFE(WC1L75Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--BD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~2 at LC2_16_S3
--operation mode is normal

BD1L23 = BD1L601Q & (BD1L501Q # !HD1L31Q) # !BD1L601Q & HD1L31Q & BD1L501Q;


--BD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1~2 at LC10_14_S3
--operation mode is normal

BD1L56 = BD1L121Q & (BD1L021Q # !HD1L31Q) # !BD1L121Q & BD1L021Q & HD1L31Q;


--BD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3~2 at LC6_10_S3
--operation mode is normal

BD1L73 = BD1L311Q & (WC1L3Q # BD1L211Q & !HD1L31Q) # !BD1L311Q & BD1L211Q & !HD1L31Q;


--BD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1~2 at LC8_11_S3
--operation mode is normal

BD1L53 = BD1L111Q & (BD1L011Q # HD1L31Q) # !BD1L111Q & BD1L011Q & !HD1L31Q;


--BD1L301Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC6_5_V3
--operation mode is normal

BD1L301Q_lut_out = BD1L101 # BD1L911Q & BD1L02 # !BD1L201;
BD1L301Q = DFFE(BD1L301Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3409 at LC9_5_S3
--operation mode is normal

BD1L51 = BD1L621Q & HD1L31Q;


--BD1L001 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8~2 at LC6_14_S3
--operation mode is normal

BD1L001 = BD1L51 # BD1L421Q & !LB61L8 & !LB71L9;


--BD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3410 at LC10_5_S3
--operation mode is normal

BD1L61 = BD1L721Q & HD1L31Q;


--BD1L561 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8~2 at LC5_5_S3
--operation mode is normal

BD1L561 = BD1L61 # BD1L131Q & !LB61L8 & !LB71L9;


--BD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3411 at LC3_11_Y3
--operation mode is normal

BD1L71 = BD1L031Q & !HD1L31Q;


--BD1L461 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L~2 at LC8_2_S3
--operation mode is normal

BD1L461 = BD1L821Q # BD1L71 # BD1L131Q & LB71L9;


--BD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~59 at LC5_10_S3
--operation mode is normal

BD1L1 = HD1L31Q & BD1L411Q & J1L48Q;


--BD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3412 at LC9_15_S3
--operation mode is normal

BD1L81 = J1L46Q & BD1L521Q & HD1L31Q & !BD1L41;


--BD1L261 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~36 at LC2_13_S3
--operation mode is normal

BD1L261 = LB71L9 & !BD1L421Q # !LB71L9 & (!LB61L8 # !BD1L131Q);


--BD1L161 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~2 at LC7_8_S3
--operation mode is normal

BD1L161 = !HD1L31Q & BD1L721Q # !BD1L261;


--BD1L361 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H~2 at LC6_12_S3
--operation mode is normal

BD1L361 = BD1L921Q & (BD1L031Q # !HD1L31Q) # !BD1L921Q & BD1L031Q & HD1L31Q;


--BD1L89Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC10_15_S3
--operation mode is normal

BD1L89Q_lut_out = BD1L81 # HD1L31Q & BD1L801Q # !BD1L231;
BD1L89Q = DFFE(BD1L89Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--JC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~reg at LC9_9_W3
--operation mode is normal

JC1L91Q_lut_out = JC1L1 # JC1L6Q # JC1L8Q # JC1L9Q;
JC1L91Q = DFFE(JC1L91Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--SC1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC3_13_W2
--operation mode is normal

SC1_b_full_lut_out = !JC1L81Q & (SC1_b_full # JC1L91Q & SC1L3);
SC1_b_full = DFFE(SC1_b_full_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , );


--SC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~81 at LC3_7_W2
--operation mode is normal

SC1L6 = LB9_pre_out[1] # LB9_pre_out[2] # LB9_pre_out[3] # !LB9_sload_path[0];


--JC1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~reg at LC4_9_W3
--operation mode is normal

JC1L81Q_lut_out = JC1L6Q # JC1L71 # JC1L7Q & QB01_agb_out;
JC1L81Q = DFFE(JC1L81Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--SC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~82 at LC6_7_W2
--operation mode is normal

SC1L7 = SC1L6 # LB9_pre_out[5] # LB9_pre_out[4] # !JC1L81Q;


--JC1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg at LC7_13_W3
--operation mode is normal

JC1L21Q_lut_out = JC1L21Q & (!JC1L11Q # !BD1L46Q) # !JC1L21Q & J1L97Q & (!JC1L11Q # !BD1L46Q);
JC1L21Q = DFFE(JC1L21Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--BD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3413 at LC8_16_S3
--operation mode is normal

BD1L91 = BD1L711Q & HD1L31Q;


--BD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8~2 at LC4_14_S3
--operation mode is normal

BD1L26 = BD1L91 # !LB71L9 & !LB61L8 & BD1L911Q;


--BD1L18Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC4_13_S3
--operation mode is normal

BD1L18Q_lut_out = BD1L67 # BD1L77 # BD1L211Q # BD1L08;
BD1L18Q = DFFE(BD1L18Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--TC1_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC12_1_T2
TC1_q[8]_data_in = COM_AD_D[8];
TC1_q[8]_write_enable = SC1_valid_wreq;
TC1_q[8]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[8]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[8]_clear_0 = !JC1L21Q;
TC1_q[8]_clock_enable_1 = SC1_valid_rreq;
TC1_q[8]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[8]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[8] = MEMORY_SEGMENT(TC1_q[8]_data_in, TC1_q[8]_write_enable, TC1_q[8]_clock_0, TC1_q[8]_clock_1, TC1_q[8]_clear_0, , , TC1_q[8]_clock_enable_1, VCC, TC1_q[8]_write_address, TC1_q[8]_read_address);


--TC1_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC10_1_T2
TC1_q[0]_data_in = COM_AD_D[0];
TC1_q[0]_write_enable = SC1_valid_wreq;
TC1_q[0]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[0]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[0]_clear_0 = !JC1L21Q;
TC1_q[0]_clock_enable_1 = SC1_valid_rreq;
TC1_q[0]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[0]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[0] = MEMORY_SEGMENT(TC1_q[0]_data_in, TC1_q[0]_write_enable, TC1_q[0]_clock_0, TC1_q[0]_clock_1, TC1_q[0]_clear_0, , , TC1_q[0]_clock_enable_1, VCC, TC1_q[0]_write_address, TC1_q[0]_read_address);


--BD1L27Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC5_12_S3
--operation mode is normal

BD1L27Q_lut_out = BD1L86 # BD1L96 # BD1L17 # !BD1L66;
BD1L27Q = DFFE(BD1L27Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--DC72L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_7_T3
--operation mode is normal

DC72L1 = BD1L18Q # BD1L27Q & TC1_q[8] # !BD1L27Q & TC1_q[0];


--JB4L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~747 at LC4_11_T3
--operation mode is normal

JB4L8 = (!BD1L18Q & BD1L69Q) & CASCADE(DC09L1);


--BD1L39Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC1_3_S3
--operation mode is normal

BD1L39Q_lut_out = BD1L321Q # BD1L09 # BD1L12 # !BD1L29;
BD1L39Q = DFFE(BD1L39Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L78Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC4_4_S3
--operation mode is normal

BD1L78Q_lut_out = BD1L68 # BD1L28 # !BD1L29;
BD1L78Q = DFFE(BD1L78Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--DC62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_6_O3
--operation mode is normal

DC62L1 = BD1L39Q # BD1L78Q & DC32L2 # !BD1L78Q & DC22L2;


--J1L92Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~reg at LC6_14_O3
--operation mode is normal

J1L92Q_lut_out = J1L82 # J1L6 & (AB1L221 # AB1L121);
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(MD1_outclock0), , , );


--DC42_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC8_7_O3
--operation mode is normal

DC42_result_node = BD1L18Q & (BD1L27Q & J1L92Q # !BD1L27Q & J1L56Q);


--DC62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~26 at LC4_6_O3
--operation mode is normal

DC62L2 = (BD1L78Q & DC52L1 # !BD1L78Q & DC42_result_node # !BD1L39Q) & CASCADE(DC62L1);


--WC1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~836 at LC5_9_T3
--operation mode is normal

WC1L61 = JB4L3 # !BD1L69Q & DC44L2;


--JB4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC2_7_T3
--operation mode is normal

JB4_dffs[4]_lut_out = HD1L31Q & WC1L81 # !HD1L31Q & JB4_dffs[5];
JB4_dffs[4] = DFFE(JB4_dffs[4]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--QB5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_3_D4
--operation mode is normal

QB5_aeb_out = QB4_aeb_out & QB3_aeb_out;


--X1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC10_13_I4
--operation mode is normal

X1L14Q_lut_out = U1L2Q & (X1L4 # X1L24Q & X1L3);
X1L14Q = DFFE(X1L14Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--X1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~29 at LC7_12_I4
--operation mode is normal

X1L6 = EB1L9Q & X1L14Q;


--X1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC7_1_I4
--operation mode is normal

X1_loopcnt[0]_lut_out = X1_loopcnt[0] & !X1L04Q # !X1_loopcnt[0] & X1L24Q;
X1_loopcnt[0] = DFFE(X1_loopcnt[0]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC9_1_I4
--operation mode is normal

X1_loopcnt[1]_lut_out = X1_loopcnt[1] & (!X1_loopcnt[0] & X1L24Q # !X1L04Q) # !X1_loopcnt[1] & X1_loopcnt[0] & X1L24Q;
X1_loopcnt[1] = DFFE(X1_loopcnt[1]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC6_1_I4
--operation mode is normal

X1_loopcnt[2]_lut_out = X1_loopcnt[2] & (!X1L81 & X1L24Q # !X1L04Q) # !X1_loopcnt[2] & X1L81 & X1L24Q;
X1_loopcnt[2] = DFFE(X1_loopcnt[2]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC5_1_I4
--operation mode is normal

X1_loopcnt[3]_lut_out = X1_loopcnt[3] & (X1L24Q & !X1L5 # !X1L04Q) # !X1_loopcnt[3] & X1L24Q & X1L5;
X1_loopcnt[3] = DFFE(X1_loopcnt[3]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~28 at LC8_1_I4
--operation mode is normal

X1L3 = X1_loopcnt[0] & X1_loopcnt[2] & !X1_loopcnt[3] & X1_loopcnt[1];


--X1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC3_14_I4
--operation mode is normal

X1_srg[6]_lut_out = X1L91 # JB1_dffs[6] & X1L14Q;
X1_srg[6] = DFFE(X1_srg[6]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L04Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC7_5_I4
--operation mode is normal

X1L04Q_lut_out = U1L2Q;
X1L04Q = DFFE(X1L04Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--X1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC3_13_I4
--operation mode is normal

X1L71 = X1_srg[6] & (X1L24Q # !X1L04Q & X1_srg[7]) # !X1_srg[6] & !X1L04Q & X1_srg[7];


--X1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3 at LC3_2_I4
--operation mode is normal

X1L72 = U1L2Q & J1L45Q;


--W1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[9] at LC9_5_N2
--operation mode is normal

W1_ina[9]_lut_out = NB21_points[0][9];
W1_ina[9] = DFFE(W1_ina[9]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[9] at LC3_2_D2
--operation mode is normal

W1_ind[9]_lut_out = W1_inc[9];
W1_ind[9] = DFFE(W1_ind[9]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[8] at LC9_5_M2
--operation mode is normal

W1_ind[8]_lut_out = W1_inc[8];
W1_ind[8] = DFFE(W1_ind[8]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[8] at LC4_3_N2
--operation mode is normal

W1_ina[8]_lut_out = NB21_points[0][8];
W1_ina[8] = DFFE(W1_ina[8]_lut_out, GLOBAL(MD1_outclock0), , , );


--UB1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~reg at LC4_10_M2
--operation mode is normal

UB1L7Q_lut_out = !UB1L6 & !UB1L9 & (!UB1L02Q # !LB4_sload_path[4]);
UB1L7Q = DFFE(UB1L7Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--W1_ind[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[5] at LC9_13_M2
--operation mode is normal

W1_ind[5]_lut_out = W1_inc[5];
W1_ind[5] = DFFE(W1_ind[5]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[5] at LC10_5_N2
--operation mode is normal

W1_ina[5]_lut_out = NB21_points[0][5];
W1_ina[5] = DFFE(W1_ina[5]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[4] at LC5_4_M2
--operation mode is normal

W1_ind[4]_lut_out = W1_inc[4];
W1_ind[4] = DFFE(W1_ind[4]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[4] at LC5_6_N2
--operation mode is normal

W1_ina[4]_lut_out = NB21_points[0][4];
W1_ina[4] = DFFE(W1_ina[4]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[2] at LC5_2_I2
--operation mode is normal

W1_ind[2]_lut_out = W1_inc[2];
W1_ind[2] = DFFE(W1_ind[2]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[2] at LC5_10_N2
--operation mode is normal

W1_ina[2]_lut_out = NB21_points[0][2];
W1_ina[2] = DFFE(W1_ina[2]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[3] at LC3_11_E2
--operation mode is normal

W1_ind[3]_lut_out = W1_inc[3];
W1_ind[3] = DFFE(W1_ind[3]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[3] at LC7_5_N2
--operation mode is normal

W1_ina[3]_lut_out = NB21_points[0][3];
W1_ina[3] = DFFE(W1_ina[3]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[0] at LC5_13_M2
--operation mode is normal

W1_ind[0]_lut_out = W1_inc[0];
W1_ind[0] = DFFE(W1_ind[0]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[0] at LC4_7_N2
--operation mode is normal

W1_ina[0]_lut_out = NB21_points[0][0];
W1_ina[0] = DFFE(W1_ina[0]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[1] at LC6_1_A2
--operation mode is normal

W1_ind[1]_lut_out = W1_inc[1];
W1_ind[1] = DFFE(W1_ind[1]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[1] at LC8_6_N2
--operation mode is normal

W1_ina[1]_lut_out = NB21_points[0][1];
W1_ina[1] = DFFE(W1_ina[1]_lut_out, GLOBAL(MD1_outclock0), , , );


--UB1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~reg at LC7_10_M2
--operation mode is normal

UB1L41Q_lut_out = !UB1L21 & !UB1L31 & !UB1L3 & !UB1L9;
UB1L41Q = DFFE(UB1L41Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--W1_ind[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[6] at LC10_5_M2
--operation mode is normal

W1_ind[6]_lut_out = W1_inc[6];
W1_ind[6] = DFFE(W1_ind[6]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[6] at LC9_12_N2
--operation mode is normal

W1_ina[6]_lut_out = NB21_points[0][6];
W1_ina[6] = DFFE(W1_ina[6]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ind[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[7] at LC6_2_M2
--operation mode is normal

W1_ind[7]_lut_out = W1_inc[7];
W1_ind[7] = DFFE(W1_ind[7]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[7] at LC6_3_N2
--operation mode is normal

W1_ina[7]_lut_out = NB21_points[0][7];
W1_ina[7] = DFFE(W1_ina[7]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_min_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|min_level at LC6_15_M2
--operation mode is normal

W1_min_level_lut_out = W1L62 & (W1L411 # W1L7 # !W1L611);
W1_min_level = DFFE(W1_min_level_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~30 at LC9_11_M2
--operation mode is normal

UB1L61Q_lut_out = !UB1L9 & !UB1L2 & (!UB1L02Q # !LB4_sload_path[4]);
UB1L61Q = DFFE(UB1L61Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~20 at LC6_12_M2
--operation mode is normal

UB1L11 = !EB1L8Q & !UB1L61Q & W1_min_level;


--W1_max_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|max_level at LC5_15_M2
--operation mode is normal

W1_max_level_lut_out = W1L62 & (W1L411 # W1L211 & W1L511);
W1_max_level = DFFE(W1_max_level_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--UB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MAX_DUDT~39 at LC6_10_M2
--operation mode is normal

UB1L01 = !LB4_sload_path[2] & (UB1L81Q # W1_max_level & UB1L91Q);


--UB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~392 at LC5_12_M2
--operation mode is normal

UB1L2 = !UB1L61Q & (EB1L8Q # !W1_max_level & !W1_min_level);


--UB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~127 at LC10_3_M2
--operation mode is normal

UB1L4 = UB1L71Q # UB1L12Q & (LB4_sload_path[4] # !EB1L8Q);


--J1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2318 at LC4_13_Q3
--operation mode is normal

J1L22 = (J1L57Q & !E1L4Q & (!L1_inst9 # !S1L81Q)) & CASCADE(J1L32);


--U1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i354~15 at LC10_6_M4
--operation mode is normal

U1L6 = EB1L9Q & !S1L21Q & S1L01Q & U1L72Q;


--AB1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[9] at LC9_12_A4
--operation mode is normal

AB1_dpr_wadr[9]_lut_out = LB7_q[9];
AB1_dpr_wadr[9] = DFFE(AB1_dpr_wadr[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[9] at LC10_12_A4
--operation mode is normal

AB1_dpr_radr[9]_lut_out = F1_rx_dpr_radr_local[9];
AB1_dpr_radr[9] = DFFE(AB1_dpr_radr[9]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[10] at LC7_16_A3
--operation mode is normal

AB1_dpr_wadr[10]_lut_out = LB7_q[10];
AB1_dpr_wadr[10] = DFFE(AB1_dpr_wadr[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[10] at LC4_5_A4
--operation mode is normal

AB1_dpr_radr[10]_lut_out = F1_rx_dpr_radr_local[10];
AB1_dpr_radr[10] = DFFE(AB1_dpr_radr[10]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[11] at LC10_4_A4
--operation mode is normal

AB1_dpr_wadr[11]_lut_out = LB7_q[11];
AB1_dpr_wadr[11] = DFFE(AB1_dpr_wadr[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[11] at LC2_6_A4
--operation mode is normal

AB1_dpr_radr[11]_lut_out = F1_rx_dpr_radr_local[11];
AB1_dpr_radr[11] = DFFE(AB1_dpr_radr[11]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[12] at LC6_4_A4
--operation mode is normal

AB1_dpr_wadr[12]_lut_out = LB7_q[12];
AB1_dpr_wadr[12] = DFFE(AB1_dpr_wadr[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[12] at LC2_7_A4
--operation mode is normal

AB1_dpr_radr[12]_lut_out = F1_rx_dpr_radr_local[12];
AB1_dpr_radr[12] = DFFE(AB1_dpr_radr[12]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~344 at LC7_15_A4
--operation mode is normal

AB1L911 = !AB1L79 & !AB1L101 & !AB1L59 & !AB1L99;


--AB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~352 at LC8_15_A4
--operation mode is normal

AB1L521 = (!AB1L701 & !AB1L301 & !AB1L501) & CASCADE(AB1L911);


--AB1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[7] at LC8_12_A4
--operation mode is normal

AB1_dpr_wadr[7]_lut_out = LB7_q[7];
AB1_dpr_wadr[7] = DFFE(AB1_dpr_wadr[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[7] at LC4_13_A4
--operation mode is normal

AB1_dpr_radr[7]_lut_out = F1_rx_dpr_radr_local[7];
AB1_dpr_radr[7] = DFFE(AB1_dpr_radr[7]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--JC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~35 at LC5_9_W3
--operation mode is normal

JC1L8Q_lut_out = JC1L9Q # JC1L8Q & !LB8L41;
JC1L8Q = DFFE(JC1L8Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--CB1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[8] at LC3_3_Y2
--operation mode is normal

CB1_inst10[8]_lut_out = COM_AD_D[8];
CB1_inst10[8] = DFFE(CB1_inst10[8]_lut_out, GLOBAL(MD1_outclock0), , , );


--WC1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC8_4_T3
--operation mode is normal

WC1L65Q_lut_out = !BD1L521Q & (WC1L7 # WC1L45Q & WC1_last_byte);
WC1L65Q = DFFE(WC1L65Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--WC1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC9_3_T3
--operation mode is normal

WC1L71 = WC1_loopcnt[1] & WC1_loopcnt[2] & !WC1_loopcnt[5] & WC1_loopcnt[0];


--WC1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC3_4_T3
--operation mode is normal

WC1L9 = !WC1_loopcnt[4] # !WC1_loopcnt[3] # !WC1L71;


--BD1L101 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC4_16_S3
--operation mode is normal

BD1L101 = HD1L31Q & (BD1L711Q # BD1L621Q # BD1L721Q);


--BD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3414 at LC3_5_V3
--operation mode is normal

BD1L02 = !LB71L9 & !LB61L8;


--BD1L201 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC5_5_V3
--operation mode is normal

BD1L201 = LB61L8 # LB71L9 # !BD1L421Q & !BD1L131Q;


--JC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~36 at LC3_9_W3
--operation mode is normal

JC1L9Q_lut_out = J1L97Q & !JC1L21Q;
JC1L9Q = DFFE(JC1L9Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--JC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|_~313 at LC10_9_W3
--operation mode is normal

JC1L1 = JC1L7Q & QB01_agb_out;


--SC1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_wreq at LC7_13_W2
--operation mode is normal

SC1_valid_wreq = !SC1_b_full & JC1L91Q;


--SC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC6_13_W2
--operation mode is normal

SC1L1 = SC1_b_full & (!SC1_b_non_empty # !JC1L81Q) # !SC1_b_full & (JC1L91Q $ (!SC1_b_non_empty # !JC1L81Q));


--JC1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~32 at LC7_14_W3
--operation mode is normal

JC1L5Q_lut_out = JC1L3Q # JC1L2 # SC1_b_non_empty & JC1L4Q;
JC1L5Q = DFFE(JC1L5Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--JC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~27 at LC7_9_W3
--operation mode is normal

JC1L71 = JC1L8Q & (LB8L41 # JC1L5Q & BD1L821Q) # !JC1L8Q & JC1L5Q & BD1L821Q;


--JC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~39 at LC5_13_W3
--operation mode is normal

JC1L11Q_lut_out = SC1_b_non_empty & JC1L11Q & !BD1L46Q # !SC1_b_non_empty & (JC1L4Q # JC1L11Q & !BD1L46Q);
JC1L11Q = DFFE(JC1L11Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--BD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~752 at LC5_3_S3
--operation mode is normal

BD1L37 = BD1L711Q # BD1L811Q # BD1L311Q & WC1L3Q;


--BD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~753 at LC3_3_S3
--operation mode is normal

BD1L47 = BD1L701Q # BD1L621Q # BD1L321Q # BD1L721Q;


--BD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~754 at LC1_2_S3
--operation mode is normal

BD1L57 = J1L56Q # !J1L48Q & !J1L26Q # !HD1L31Q;


--BD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~755 at LC8_3_S3
--operation mode is normal

BD1L67 = BD1L37 # BD1L47 # BD1L411Q & BD1L57;


--BD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~756 at LC1_14_S3
--operation mode is normal

BD1L77 = HD1L31Q & (BD1L121Q # BD1L601Q);


--BD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~757 at LC5_13_S3
--operation mode is normal

BD1L87 = !HD1L31Q & (BD1L801Q # BD1L111Q);


--BD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~758 at LC7_13_S3
--operation mode is normal

BD1L97 = BD1L131Q # BD1L911Q;


--BD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~759 at LC10_13_S3
--operation mode is normal

BD1L08 = BD1L421Q # BD1L87 # BD1L97 & !LB71L9;


--SC1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_rreq at LC3_14_W2
--operation mode is normal

SC1_valid_rreq = JC1L81Q & SC1_b_non_empty;


--RC1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC8_13_W2
--operation mode is normal

RC1_rd_ptr_lsb_lut_out = !RC1_rd_ptr_lsb;
RC1_rd_ptr_lsb = DFFE(RC1_rd_ptr_lsb_lut_out, GLOBAL(MD1_outclock0), JC1L21Q, , SC1_valid_rreq);


--BD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~353 at LC9_12_S3
--operation mode is normal

BD1L76 = BD1L901Q # BD1L031Q;


--BD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~354 at LC10_12_S3
--operation mode is normal

BD1L86 = HD1L31Q & (BD1L111Q # BD1L76 # !BD1L64);


--BD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~355 at LC3_13_S3
--operation mode is normal

BD1L96 = BD1L421Q & (BD1L131Q # LB71L9) # !BD1L421Q & BD1L131Q & !LB71L9;


--BD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~356 at LC2_12_S3
--operation mode is normal

BD1L07 = BD1L921Q # BD1L511Q # BD1L801Q;


--BD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~357 at LC8_13_S3
--operation mode is normal

BD1L17 = BD1L721Q # !HD1L31Q & (BD1L07 # !BD1L84);


--BD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3415 at LC1_4_S3
--operation mode is normal

BD1L12 = LB71L9 & BD1L421Q;


--BD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3416 at LC4_1_S3
--operation mode is normal

BD1L22 = BD1L411Q & !HD1L31Q;


--BD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3417 at LC5_2_S3
--operation mode is normal

BD1L32 = !J1L26Q & !J1L48Q & BD1L411Q & !J1L56Q;


--BD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~357 at LC6_1_S3
--operation mode is normal

BD1L88 = BD1L121Q # HD1L31Q & BD1L901Q # !HD1L31Q & BD1L511Q;


--BD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~358 at LC8_1_S3
--operation mode is normal

BD1L98 = BD1L021Q # BD1L521Q & (!HD1L31Q # !J1L46Q);


--BD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~359 at LC10_2_S3
--operation mode is normal

BD1L09 = BD1L98 # BD1L88 # BD1L32 # BD1L22;


--BD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~314 at LC5_6_S3
--operation mode is normal

BD1L58 = BD1L311Q # !HD1L31Q & (BD1L511Q # BD1L521Q);


--BD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~315 at LC8_7_S3
--operation mode is normal

BD1L68 = BD1L48 # BD1L58 # BD1L85Q & LB51L43;


--J1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~134 at LC10_12_O3
--operation mode is normal

J1L52 = J1L01 # J1L85 & J1L2 & F1_com_ctrl_local[0];


--J1L62 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~135 at LC9_13_O3
--operation mode is normal

J1L62 = J1L68Q # J1L38Q # J1L48Q;


--J1L72 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~136 at LC10_13_O3
--operation mode is normal

J1L72 = !E1L4Q & (J1L42Q # !BD1L46Q & J1L62);


--J1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~137 at LC3_13_O3
--operation mode is normal

J1L82 = J1L11 # J1L72 # J1L52 # J1L21;


--TC1_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC7_1_T2
TC1_q[9]_data_in = COM_AD_D[9];
TC1_q[9]_write_enable = SC1_valid_wreq;
TC1_q[9]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[9]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[9]_clear_0 = !JC1L21Q;
TC1_q[9]_clock_enable_1 = SC1_valid_rreq;
TC1_q[9]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[9]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[9] = MEMORY_SEGMENT(TC1_q[9]_data_in, TC1_q[9]_write_enable, TC1_q[9]_clock_0, TC1_q[9]_clock_1, TC1_q[9]_clear_0, , , TC1_q[9]_clock_enable_1, VCC, TC1_q[9]_write_address, TC1_q[9]_read_address);


--TC1_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC14_1_T2
TC1_q[1]_data_in = COM_AD_D[1];
TC1_q[1]_write_enable = SC1_valid_wreq;
TC1_q[1]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[1]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[1]_clear_0 = !JC1L21Q;
TC1_q[1]_clock_enable_1 = SC1_valid_rreq;
TC1_q[1]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[1]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[1] = MEMORY_SEGMENT(TC1_q[1]_data_in, TC1_q[1]_write_enable, TC1_q[1]_clock_0, TC1_q[1]_clock_1, TC1_q[1]_clear_0, , , TC1_q[1]_clock_enable_1, VCC, TC1_q[1]_write_address, TC1_q[1]_read_address);


--DC63L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_10_T3
--operation mode is normal

DC63L1 = BD1L18Q # BD1L27Q & TC1_q[9] # !BD1L27Q & TC1_q[1];


--DC53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC4_8_O3
--operation mode is normal

DC53L1 = BD1L39Q # BD1L78Q & DC23L2 # !BD1L78Q & DC13L2;


--J1L23Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~reg at LC6_9_O3
--operation mode is normal

J1L23Q_lut_out = !E1L4Q & (J1L42Q # J1L13);
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(MD1_outclock0), , , );


--DC33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC8_9_O3
--operation mode is normal

DC33_result_node = BD1L18Q & (BD1L27Q & J1L23Q # !BD1L27Q & J1L48Q);


--DC53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~28 at LC5_8_O3
--operation mode is normal

DC53L2 = (BD1L78Q & DC43L2 # !BD1L78Q & DC33_result_node # !BD1L39Q) & CASCADE(DC53L1);


--WC1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~838 at LC10_7_T3
--operation mode is normal

WC1L81 = JB4L4 # !BD1L69Q & DC35L2;


--JB4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC6_6_T3
--operation mode is normal

JB4_dffs[5]_lut_out = HD1L31Q & WC1L91 # !HD1L31Q & JB4_dffs[6];
JB4_dffs[5] = DFFE(JB4_dffs[5]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--QB3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_3_D4
--operation mode is normal

QB3_aeb_out = LB1_sload_path[1] & !LB1_sload_path[3] & LB1_sload_path[0] & !LB1_sload_path[2];


--X1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~29 at LC4_12_I4
--operation mode is normal

X1L4 = !EB1L9Q & X1L14Q # !X1L04Q;


--X1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC10_1_I4
--operation mode is normal

X1L81 = X1_loopcnt[0] & X1_loopcnt[1];


--X1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~31 at LC3_1_I4
--operation mode is normal

X1L5 = X1_loopcnt[2] & X1_loopcnt[0] & X1_loopcnt[1];


--X1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC7_14_I4
--operation mode is normal

X1_srg[5]_lut_out = X1L02 # JB1_dffs[5] & X1L14Q;
X1_srg[5] = DFFE(X1_srg[5]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC6_14_I4
--operation mode is normal

X1L91 = X1L04Q & X1_srg[5] & X1L24Q # !X1L04Q & (X1_srg[6] # X1_srg[5] & X1L24Q);


--NB21_points[0][9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC2_6_N2
--operation mode is normal

NB21_points[0][9]_lut_out = (LB5_sload_path[0] & HC33L7 # !LB5_sload_path[0] & HC42L7 # !LB5_sload_path[1]) & CASCADE(DC01L1);
NB21_points[0][9] = DFFE(NB21_points[0][9]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[9] at LC5_1_D2
--operation mode is normal

W1_inc[9]_lut_out = W1_inb[9];
W1_inc[9] = DFFE(W1_inc[9]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inc[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[8] at LC6_5_M2
--operation mode is normal

W1_inc[8]_lut_out = W1_inb[8];
W1_inc[8] = DFFE(W1_inc[8]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC10_3_N2
--operation mode is normal

NB21_points[0][8]_lut_out = (DC9L3 # !LB5_sload_path[0] & (HC42L5 $ HC72_sout_node[3])) & CASCADE(DC9L1);
NB21_points[0][8] = DFFE(NB21_points[0][8]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--UB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~48 at LC3_4_M2
--operation mode is normal

UB1L9 = !EB1L8Q & (UB1L12Q # UB1L71Q);


--UB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~64 at LC5_10_M2
--operation mode is normal

UB1L6 = !LB4_sload_path[2] & (UB1L81Q # UB1L91Q) # !UB1L61Q;


--W1_inc[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[5] at LC7_13_M2
--operation mode is normal

W1_inc[5]_lut_out = W1_inb[5];
W1_inc[5] = DFFE(W1_inc[5]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC4_6_N2
--operation mode is normal

NB21_points[0][5]_lut_out = (LB5_sload_path[0] & HC33L1 # !LB5_sload_path[0] & HC42L1 # !LB5_sload_path[1]) & CASCADE(DC6L1);
NB21_points[0][5] = DFFE(NB21_points[0][5]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[4] at LC5_3_M2
--operation mode is normal

W1_inc[4]_lut_out = W1_inb[4];
W1_inc[4] = DFFE(W1_inc[4]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC9_7_N2
--operation mode is normal

NB21_points[0][4]_lut_out = (LB5_sload_path[0] & HC03_sout_node[4] # !LB5_sload_path[0] & HC12_sout_node[4] # !LB5_sload_path[1]) & CASCADE(DC5L1);
NB21_points[0][4] = DFFE(NB21_points[0][4]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[2] at LC3_2_I2
--operation mode is normal

W1_inc[2]_lut_out = W1_inb[2];
W1_inc[2] = DFFE(W1_inc[2]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC8_11_N2
--operation mode is normal

NB21_points[0][2]_lut_out = (LB5_sload_path[0] & HC03_sout_node[2] # !LB5_sload_path[0] & HC12_sout_node[2] # !LB5_sload_path[1]) & CASCADE(DC3L1);
NB21_points[0][2] = DFFE(NB21_points[0][2]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[3] at LC5_10_E2
--operation mode is normal

W1_inc[3]_lut_out = W1_inb[3];
W1_inc[3] = DFFE(W1_inc[3]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC7_6_N2
--operation mode is normal

NB21_points[0][3]_lut_out = (LB5_sload_path[0] & HC03_sout_node[3] # !LB5_sload_path[0] & HC12_sout_node[3] # !LB5_sload_path[1]) & CASCADE(DC4L1);
NB21_points[0][3] = DFFE(NB21_points[0][3]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[0] at LC6_13_M2
--operation mode is normal

W1_inc[0]_lut_out = W1_inb[0];
W1_inc[0] = DFFE(W1_inc[0]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC6_7_N2
--operation mode is normal

NB21_points[0][0]_lut_out = (LB5_sload_path[0] & HC03_sout_node[0] # !LB5_sload_path[0] & HC12_sout_node[0] # !LB5_sload_path[1]) & CASCADE(DC1L1);
NB21_points[0][0] = DFFE(NB21_points[0][0]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[1] at LC3_1_A2
--operation mode is normal

W1_inc[1]_lut_out = W1_inb[1];
W1_inc[1] = DFFE(W1_inc[1]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC10_6_N2
--operation mode is normal

NB21_points[0][1]_lut_out = (LB5_sload_path[0] & HC03_sout_node[1] # !LB5_sload_path[0] & HC12_sout_node[1] # !LB5_sload_path[1]) & CASCADE(DC2L1);
NB21_points[0][1] = DFFE(NB21_points[0][1]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--UB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~393 at LC10_10_M2
--operation mode is normal

UB1L3 = LB4_sload_path[4] & UB1L02Q;


--UB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~101 at LC3_10_M2
--operation mode is normal

UB1L21 = !UB1L61Q & (EB1L8Q # !W1_max_level);


--UB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~102 at LC8_11_M2
--operation mode is normal

UB1L31 = !W1_max_level & UB1L91Q & !LB4_sload_path[2];


--W1_inc[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[6] at LC7_5_M2
--operation mode is normal

W1_inc[6]_lut_out = W1_inb[6];
W1_inc[6] = DFFE(W1_inc[6]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC3_13_N2
--operation mode is normal

NB21_points[0][6]_lut_out = (LB5_sload_path[0] & HC33L3 # !LB5_sload_path[0] & HC42L3 # !LB5_sload_path[1]) & CASCADE(DC7L1);
NB21_points[0][6] = DFFE(NB21_points[0][6]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1_inc[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[7] at LC3_2_M2
--operation mode is normal

W1_inc[7]_lut_out = W1_inb[7];
W1_inc[7] = DFFE(W1_inc[7]_lut_out, GLOBAL(MD1_outclock0), , , );


--NB21_points[0][7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC8_3_N2
--operation mode is normal

NB21_points[0][7]_lut_out = (LB5_sload_path[0] & HC33L4 # !LB5_sload_path[0] & HC42L4 # !LB5_sload_path[1]) & CASCADE(DC8L1);
NB21_points[0][7] = DFFE(NB21_points[0][7]_lut_out, !GLOBAL(MD1_outclock0), Y1_inst5, , );


--W1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~485 at LC3_15_M2
--operation mode is normal

W1L7 = W1L211 # W1L201 & W1L401 & W1L001;


--W1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~84 at LC10_15_M2
--operation mode is normal

W1L611 = !W1L801 & !W1L601 & !W1L011;


--W1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~85 at LC9_15_M2
--operation mode is normal

W1L711 = W1L201 # W1L001 # W1L89 # W1L401;


--W1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~29 at LC7_15_M2
--operation mode is normal

W1L511 = W1L69 # W1L711 # !W1L611;


--J1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2315 at LC2_13_Q3
--operation mode is normal

J1L02 = !S1L61Q & !U1L5Q & !S1L7Q & !S1L1Q;


--J1L32 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2319 at LC3_13_Q3
--operation mode is normal

J1L32 = (!S1L12Q & !S1L22Q & !S1L41Q) & CASCADE(J1L02);


--EB1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC5_9_D4
--operation mode is normal

EB1L22Q_lut_out = UB1L51Q & (EB1L22Q & !EB1_rxcteq9 # !EB1L8Q) # !UB1L51Q & EB1L22Q & !EB1_rxcteq9;
EB1L22Q = DFFE(EB1L22Q_lut_out, GLOBAL(MD1_outclock0), GLOBAL(J1L45Q), , );


--EB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~70 at LC9_10_D4
--operation mode is normal

EB1L61 = (EB1L22Q # EB1L52Q & !LB2_sload_path[3]) & CASCADE(EB1L51);


--AB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~346 at LC1_9_A4
--operation mode is normal

AB1L021 = !AB1L27 & !AB1L86 & !AB1L47 & !AB1L07;


--AB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~353 at LC2_9_A4
--operation mode is normal

AB1L621 = (!AB1L87 & !AB1L67 & !AB1L08) & CASCADE(AB1L021);


--AB1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[1] at LC2_10_A4
--operation mode is normal

AB1_dpr_wadr[1]_lut_out = LB7_q[1];
AB1_dpr_wadr[1] = DFFE(AB1_dpr_wadr[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[1] at LC4_14_A4
--operation mode is normal

AB1_dpr_radr[1]_lut_out = F1_rx_dpr_radr_local[1];
AB1_dpr_radr[1] = DFFE(AB1_dpr_radr[1]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[2] at LC6_12_A3
--operation mode is normal

AB1_dpr_wadr[2]_lut_out = LB7_q[2];
AB1_dpr_wadr[2] = DFFE(AB1_dpr_wadr[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[2] at LC1_14_A4
--operation mode is normal

AB1_dpr_radr[2]_lut_out = F1_rx_dpr_radr_local[2];
AB1_dpr_radr[2] = DFFE(AB1_dpr_radr[2]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[3] at LC3_10_A4
--operation mode is normal

AB1_dpr_wadr[3]_lut_out = LB7_q[3];
AB1_dpr_wadr[3] = DFFE(AB1_dpr_wadr[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[3] at LC7_6_A4
--operation mode is normal

AB1_dpr_radr[3]_lut_out = F1_rx_dpr_radr_local[3];
AB1_dpr_radr[3] = DFFE(AB1_dpr_radr[3]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[4] at LC10_16_A3
--operation mode is normal

AB1_dpr_wadr[4]_lut_out = LB7_q[4];
AB1_dpr_wadr[4] = DFFE(AB1_dpr_wadr[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[4] at LC3_7_A4
--operation mode is normal

AB1_dpr_radr[4]_lut_out = F1_rx_dpr_radr_local[4];
AB1_dpr_radr[4] = DFFE(AB1_dpr_radr[4]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[5] at LC3_9_A4
--operation mode is normal

AB1_dpr_wadr[5]_lut_out = LB7_q[5];
AB1_dpr_wadr[5] = DFFE(AB1_dpr_wadr[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[5] at LC1_13_A4
--operation mode is normal

AB1_dpr_radr[5]_lut_out = F1_rx_dpr_radr_local[5];
AB1_dpr_radr[5] = DFFE(AB1_dpr_radr[5]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--AB1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[6] at LC4_7_A4
--operation mode is normal

AB1_dpr_wadr[6]_lut_out = LB7_q[6];
AB1_dpr_wadr[6] = DFFE(AB1_dpr_wadr[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[6] at LC9_7_A4
--operation mode is normal

AB1_dpr_radr[6]_lut_out = F1_rx_dpr_radr_local[6];
AB1_dpr_radr[6] = DFFE(AB1_dpr_radr[6]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--JC1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~reg at LC6_13_W3
--operation mode is normal

JC1L61Q_lut_out = !JC1L51 & !JC1L11Q & !JC1L31 & !JC1L41;
JC1L61Q = DFFE(JC1L61Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--CB1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[7] at LC9_5_Y2
--operation mode is normal

CB1_inst10[7]_lut_out = COM_AD_D[7];
CB1_inst10[7] = DFFE(CB1_inst10[7]_lut_out, GLOBAL(MD1_outclock0), , , );


--WC1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC7_3_T3
--operation mode is normal

WC1L7 = WC1L65Q & (!WC1_loopcnt[3] # !WC1_loopcnt[4] # !WC1L71);


--WC1L45Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC4_5_T3
--operation mode is normal

WC1L45Q_lut_out = !BD1L521Q & (WC1L4 # WC1L5 # !WC1L35Q);
WC1L45Q = DFFE(WC1L45Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--WC1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC10_5_T3
--operation mode is normal

WC1_last_byte_lut_out = !BD1L521Q & (WC1_last_byte # BD1L311Q);
WC1_last_byte = DFFE(WC1_last_byte_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--WC1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC6_4_T3
--operation mode is normal

WC1L55Q_lut_out = !BD1L521Q & (WC1L6 # WC1L55Q & WC1L8);
WC1L55Q = DFFE(WC1L55Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--WC1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC7_4_T3
--operation mode is normal

WC1L01 = !WC1L65Q & !WC1L55Q;


--JC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|_~314 at LC3_14_W3
--operation mode is normal

JC1L2 = JC1L5Q & !BD1L821Q;


--JC1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~31 at LC10_14_W3
--operation mode is normal

JC1L4Q_lut_out = JC1L01Q;
JC1L4Q = DFFE(JC1L4Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--RC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC5_13_W2
--operation mode is normal

RC1L1 = !RC1_rd_ptr_lsb & SC1_b_non_empty & JC1L81Q;


--VB2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC6_11_Q3
--operation mode is normal

VB2_SRG[8]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i10 # !WC1_crc32_en & VB2_SRG[8];
VB2_SRG[8] = DFFE(VB2_SRG[8]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC5_11_Q3
--operation mode is normal

VB2_SRG[0]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i4 # !WC1_crc32_en & VB2_SRG[0];
VB2_SRG[0] = DFFE(VB2_SRG[0]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC32L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_11_Q3
--operation mode is normal

DC32L1 = BD1L18Q # BD1L27Q & VB2_SRG[8] # !BD1L27Q & VB2_SRG[0];


--VB2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC10_10_Q3
--operation mode is normal

VB2_SRG[24]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[23] # !WC1_crc32_en & VB2_SRG[24];
VB2_SRG[24] = DFFE(VB2_SRG[24]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC8_10_Q3
--operation mode is normal

VB2_SRG[16]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i14 # !WC1_crc32_en & VB2_SRG[16];
VB2_SRG[16] = DFFE(VB2_SRG[16]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_11_Q3
--operation mode is normal

DC32L2 = (BD1L27Q & VB2_SRG[24] # !BD1L27Q & VB2_SRG[16] # !BD1L18Q) & CASCADE(DC32L1);


--DC22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC9_7_D3
--operation mode is normal

DC22L1 = BD1L18Q # BD1L27Q & QD1_portadataout[8] # !BD1L27Q & QD1_portadataout[0];


--DC22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC10_7_D3
--operation mode is normal

DC22L2 = (BD1L27Q & QD1_portadataout[24] # !BD1L27Q & QD1_portadataout[16] # !BD1L18Q) & CASCADE(DC22L1);


--JB2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_2_O1
--operation mode is normal

JB2_dffs[0]_lut_out = JB2_dffs[1] & (LB02_sload_path[0] # !M1L71Q) # !JB2_dffs[1] & M1L71Q & LB02_sload_path[0];
JB2_dffs[0] = DFFE(JB2_dffs[0]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_1_O1
--operation mode is normal

JB5_dffs[0]_lut_out = JB5_dffs[1] & (LB02_sload_path[0] # !JC1L7Q) # !JB5_dffs[1] & JC1L7Q & LB02_sload_path[0];
JB5_dffs[0] = DFFE(JB5_dffs[0]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--DC52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC5_3_O3
--operation mode is normal

DC52L1 = BD1L27Q & JB2_dffs[0] # !BD1L27Q & JB5_dffs[0] # !BD1L18Q;


--J1L03 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~90 at LC3_12_O3
--operation mode is normal

J1L03 = !BD1L46Q & (J1L38Q # J1L58Q # J1L28Q);


--J1L16 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~154 at LC6_8_O3
--operation mode is normal

J1L16 = !LB81_pre_out[15] & !LB81_pre_out[14] & S1L41Q & !RB6L71;


--J1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~91 at LC9_9_O3
--operation mode is normal

J1L13 = J1L03 # J1L57Q & (S1L61Q # J1L16);


--TC1_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC6_1_T2
TC1_q[2]_data_in = COM_AD_D[2];
TC1_q[2]_write_enable = SC1_valid_wreq;
TC1_q[2]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[2]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[2]_clear_0 = !JC1L21Q;
TC1_q[2]_clock_enable_1 = SC1_valid_rreq;
TC1_q[2]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[2]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[2] = MEMORY_SEGMENT(TC1_q[2]_data_in, TC1_q[2]_write_enable, TC1_q[2]_clock_0, TC1_q[2]_clock_1, TC1_q[2]_clear_0, , , TC1_q[2]_clock_enable_1, VCC, TC1_q[2]_write_address, TC1_q[2]_read_address);


--DC54L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_10_T3
--operation mode is normal

DC54L1 = BD1L18Q # !BD1L27Q & TC1_q[2];


--DC44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_9_O3
--operation mode is normal

DC44L1 = BD1L39Q # BD1L78Q & DC14L2 # !BD1L78Q & DC04L2;


--JB2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_3_O1
--operation mode is normal

JB2_dffs[2]_lut_out = JB2_dffs[3] & (LB02_sload_path[2] # !M1L71Q) # !JB2_dffs[3] & M1L71Q & LB02_sload_path[2];
JB2_dffs[2] = DFFE(JB2_dffs[2]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_5_O1
--operation mode is normal

JB5_dffs[2]_lut_out = JC1L7Q & LB02_sload_path[2] # !JC1L7Q & JB5_dffs[3];
JB5_dffs[2] = DFFE(JB5_dffs[2]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--DC34_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC7_9_O3
--operation mode is normal

DC34_result_node = BD1L18Q & (BD1L27Q & JB2_dffs[2] # !BD1L27Q & JB5_dffs[2]);


--DC44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_9_O3
--operation mode is normal

DC44L2 = (BD1L78Q & DC34_result_node # !BD1L78Q & DC24L2 # !BD1L39Q) & CASCADE(DC44L1);


--WC1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC9_6_T3
--operation mode is normal

WC1L91 = JB4L5 # !BD1L69Q & DC26L3;


--JB4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC8_6_T3
--operation mode is normal

JB4_dffs[6]_lut_out = HD1L31Q & WC1L02 # !HD1L31Q & JB4_dffs[7];
JB4_dffs[6] = DFFE(JB4_dffs[6]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--X1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC6_13_I4
--operation mode is normal

X1_srg[4]_lut_out = X1L12 # JB1_dffs[4] & X1L14Q;
X1_srg[4] = DFFE(X1_srg[4]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC5_14_I4
--operation mode is normal

X1L02 = X1L04Q & X1L24Q & X1_srg[4] # !X1L04Q & (X1_srg[5] # X1L24Q & X1_srg[4]);


--Y1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst5 at LC9_2_N2
--operation mode is normal

Y1_inst5_lut_out = VCC;
Y1_inst5 = DFFE(Y1_inst5_lut_out, GLOBAL(LB5L6), GLOBAL(J1L45Q), , );


--W1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[9] at LC3_1_D2
--operation mode is normal

W1_inb[9]_lut_out = W1_ina[9];
W1_inb[9] = DFFE(W1_inb[9]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[8] at LC5_5_M2
--operation mode is normal

W1_inb[8]_lut_out = W1_ina[8];
W1_inb[8] = DFFE(W1_inb[8]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[5] at LC10_13_M2
--operation mode is normal

W1_inb[5]_lut_out = W1_ina[5];
W1_inb[5] = DFFE(W1_inb[5]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[4] at LC7_2_M2
--operation mode is normal

W1_inb[4]_lut_out = W1_ina[4];
W1_inb[4] = DFFE(W1_inb[4]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[2] at LC3_3_I2
--operation mode is normal

W1_inb[2]_lut_out = W1_ina[2];
W1_inb[2] = DFFE(W1_inb[2]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[3] at LC3_10_E2
--operation mode is normal

W1_inb[3]_lut_out = W1_ina[3];
W1_inb[3] = DFFE(W1_inb[3]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[0] at LC3_13_M2
--operation mode is normal

W1_inb[0]_lut_out = W1_ina[0];
W1_inb[0] = DFFE(W1_inb[0]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[1] at LC5_1_A2
--operation mode is normal

W1_inb[1]_lut_out = W1_ina[1];
W1_inb[1] = DFFE(W1_inb[1]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[6] at LC3_5_M2
--operation mode is normal

W1_inb[6]_lut_out = W1_ina[6];
W1_inb[6] = DFFE(W1_inb[6]_lut_out, GLOBAL(MD1_outclock0), , , );


--W1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[7] at LC5_2_M2
--operation mode is normal

W1_inb[7]_lut_out = W1_ina[7];
W1_inb[7] = DFFE(W1_inb[7]_lut_out, GLOBAL(MD1_outclock0), , , );


--AB1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[0] at LC1_10_A4
--operation mode is normal

AB1_dpr_wadr[0]_lut_out = LB7_q[0];
AB1_dpr_wadr[0] = DFFE(AB1_dpr_wadr[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--AB1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[0] at LC10_7_A4
--operation mode is normal

AB1_dpr_radr[0]_lut_out = F1_rx_dpr_radr_local[0];
AB1_dpr_radr[0] = DFFE(AB1_dpr_radr[0]_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , F1L39Q);


--JC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~79 at LC8_9_W3
--operation mode is normal

JC1L31 = JC1L8Q & (LB8L41 # !JC1L21Q & !J1L97Q) # !JC1L8Q & !JC1L21Q & !J1L97Q;


--JC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~80 at LC4_14_W3
--operation mode is normal

JC1L41 = JC1L7Q # JC1L3Q # JC1L5Q # JC1L6Q;


--JC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~37 at LC9_14_W3
--operation mode is normal

JC1L01Q_lut_out = JC1L5Q & BD1L821Q;
JC1L01Q = DFFE(JC1L01Q_lut_out, GLOBAL(MD1_outclock0), !S1L22Q, , );


--JC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~81 at LC3_13_W3
--operation mode is normal

JC1L51 = JC1L01Q # JC1L4Q;


--CB1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[6] at LC5_3_Y2
--operation mode is normal

CB1_inst10[6]_lut_out = COM_AD_D[6];
CB1_inst10[6] = DFFE(CB1_inst10[6]_lut_out, GLOBAL(MD1_outclock0), , , );


--WC1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC1_4_T3
--operation mode is normal

WC1L4 = WC1L71 & WC1L55Q & !WC1_loopcnt[3] & !WC1_loopcnt[4];


--WC1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC10_6_T3
--operation mode is normal

WC1L5 = WC1L45Q & !WC1_last_byte & (!BD1L55Q # !HD1L31Q);


--WC1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC2_11_T3
--operation mode is normal

WC1L35Q_lut_out = !BD1L521Q;
WC1L35Q = DFFE(WC1L35Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(E1L4Q), , );


--WC1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC7_5_T3
--operation mode is normal

WC1L6 = WC1L45Q & BD1L55Q & !WC1_last_byte & HD1L31Q;


--WC1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC10_3_T3
--operation mode is normal

WC1L8 = WC1_loopcnt[4] # WC1_loopcnt[3] # !WC1L71;


--BD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~366 at LC8_4_S3
--operation mode is normal

BD1L29 = (!BD1L8 & !BD1L7 & !BD1L2 & BD1L201) & CASCADE(BD1L19);


--BD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~365 at LC7_4_S3
--operation mode is normal

BD1L19 = !BD1L621Q & !BD1L721Q & (BD1L21 # BD1L401Q);


--VB2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC8_2_Q3
--operation mode is normal

VB2_SRG[7]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i9 # !WC1_crc32_en & VB2_SRG[7];
VB2_SRG[7] = DFFE(VB2_SRG[7]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC5_7_Q3
--operation mode is normal

VB2_SRG[31]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[30] # !WC1_crc32_en & VB2_SRG[31];
VB2_SRG[31] = DFFE(VB2_SRG[31]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC6_10_Q3
--operation mode is normal

VB2_i10 = VB2_SRG[31] $ VB2_SRG[7];


--WC1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC10_4_T3
--operation mode is normal

WC1_crc32_en_lut_out = !BD1L521Q & (WC1L65Q # WC1L55Q);
WC1_crc32_en = DFFE(WC1_crc32_en_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--WC1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC5_4_T3
--operation mode is normal

WC1_crc32_data_lut_out = WC1_srg[7] & (BD1L521Q # !WC1L65Q);
WC1_crc32_data = DFFE(WC1_crc32_data_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC4_10_Q3
--operation mode is normal

VB2_i4 = VB2_SRG[31] $ WC1_crc32_data;


--VB2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC2_6_Q3
--operation mode is normal

VB2_SRG[23]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i16 # !WC1_crc32_en & VB2_SRG[23];
VB2_SRG[23] = DFFE(VB2_SRG[23]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC7_1_Q3
--operation mode is normal

VB2_SRG[15]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[14] # !WC1_crc32_en & VB2_SRG[15];
VB2_SRG[15] = DFFE(VB2_SRG[15]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC9_10_Q3
--operation mode is normal

VB2_i14 = VB2_SRG[31] $ VB2_SRG[15];


--JB2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC10_2_O1
--operation mode is normal

JB2_dffs[1]_lut_out = JB2_dffs[2] & (LB02_sload_path[1] # !M1L71Q) # !JB2_dffs[2] & M1L71Q & LB02_sload_path[1];
JB2_dffs[1] = DFFE(JB2_dffs[1]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--M1L71Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg at LC10_14_O3
--operation mode is normal

M1L71Q_lut_out = M1L5;
M1L71Q = DFFE(M1L71Q_lut_out, GLOBAL(MD1_outclock0), J1L901Q, , );


--L1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36 at LC9_1_O2
--operation mode is normal

L1_inst36 = BD1L131Q # M1L71Q;


--JB5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_1_O1
--operation mode is normal

JB5_dffs[1]_lut_out = JC1L7Q & LB02_sload_path[1] # !JC1L7Q & JB5_dffs[2];
JB5_dffs[1] = DFFE(JB5_dffs[1]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--L1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38 at LC3_10_O3
--operation mode is normal

L1_inst38 = BD1L421Q # JC1L7Q;


--VB2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC7_11_Q3
--operation mode is normal

VB2_SRG[9]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[8] # !WC1_crc32_en & VB2_SRG[9];
VB2_SRG[9] = DFFE(VB2_SRG[9]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC8_11_Q3
--operation mode is normal

VB2_SRG[1]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i5 # !WC1_crc32_en & VB2_SRG[1];
VB2_SRG[1] = DFFE(VB2_SRG[1]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_11_Q3
--operation mode is normal

DC23L1 = BD1L18Q # BD1L27Q & VB2_SRG[9] # !BD1L27Q & VB2_SRG[1];


--VB2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC2_11_Q3
--operation mode is normal

VB2_SRG[25]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[24] # !WC1_crc32_en & VB2_SRG[25];
VB2_SRG[25] = DFFE(VB2_SRG[25]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC1_10_Q3
--operation mode is normal

VB2_SRG[17]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[16] # !WC1_crc32_en & VB2_SRG[17];
VB2_SRG[17] = DFFE(VB2_SRG[17]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_11_Q3
--operation mode is normal

DC23L2 = (BD1L27Q & VB2_SRG[25] # !BD1L27Q & VB2_SRG[17] # !BD1L18Q) & CASCADE(DC23L1);


--DC13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_2_O3
--operation mode is normal

DC13L1 = BD1L18Q # BD1L27Q & QD1_portadataout[9] # !BD1L27Q & QD1_portadataout[1];


--DC13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_2_O3
--operation mode is normal

DC13L2 = (BD1L27Q & QD1_portadataout[25] # !BD1L27Q & QD1_portadataout[17] # !BD1L18Q) & CASCADE(DC13L1);


--DC43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC1_9_O3
--operation mode is normal

DC43L1 = BD1L18Q # !BD1L27Q;


--DC43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_9_O3
--operation mode is normal

DC43L2 = (BD1L27Q & JB2_dffs[1] # !BD1L27Q & JB5_dffs[1] # !BD1L18Q) & CASCADE(DC43L1);


--JB2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_3_O1
--operation mode is normal

JB2_dffs[3]_lut_out = JB2_dffs[4] & (LB02_sload_path[3] # !M1L71Q) # !JB2_dffs[4] & M1L71Q & LB02_sload_path[3];
JB2_dffs[3] = DFFE(JB2_dffs[3]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC2_4_O1
--operation mode is normal

JB5_dffs[3]_lut_out = JC1L7Q & LB02_sload_path[3] # !JC1L7Q & JB5_dffs[4];
JB5_dffs[3] = DFFE(JB5_dffs[3]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--TC1_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC3_1_T2
TC1_q[3]_data_in = COM_AD_D[3];
TC1_q[3]_write_enable = SC1_valid_wreq;
TC1_q[3]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[3]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[3]_clear_0 = !JC1L21Q;
TC1_q[3]_clock_enable_1 = SC1_valid_rreq;
TC1_q[3]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[3]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[3] = MEMORY_SEGMENT(TC1_q[3]_data_in, TC1_q[3]_write_enable, TC1_q[3]_clock_0, TC1_q[3]_clock_1, TC1_q[3]_clear_0, , , TC1_q[3]_clock_enable_1, VCC, TC1_q[3]_write_address, TC1_q[3]_read_address);


--DC45L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_16_T3
--operation mode is normal

DC45L1 = BD1L18Q # !BD1L27Q & TC1_q[3];


--DC35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC5_5_Q3
--operation mode is normal

DC35L1 = BD1L39Q # BD1L78Q & DC05L2 # !BD1L78Q & DC94L2;


--DC35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~28 at LC6_5_Q3
--operation mode is normal

DC35L2 = (BD1L78Q & DC25L2 # !BD1L78Q & DC15L2 # !BD1L39Q) & CASCADE(DC35L1);


--WC1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~840 at LC7_6_T3
--operation mode is normal

WC1L02 = JB4L6 # !BD1L69Q & DC17L3;


--JB4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_6_T3
--operation mode is normal

JB4_dffs[7]_lut_out = JB4_dffs[8] & (WC1L12 # !HD1L31Q) # !JB4_dffs[8] & HD1L31Q & WC1L12;
JB4_dffs[7] = DFFE(JB4_dffs[7]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--X1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC5_12_I4
--operation mode is normal

X1_srg[3]_lut_out = X1L22 # X1L14Q & JB1_dffs[3];
X1_srg[3] = DFFE(X1_srg[3]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC7_13_I4
--operation mode is normal

X1L12 = X1L24Q & (X1_srg[3] # !X1L04Q & X1_srg[4]) # !X1L24Q & !X1L04Q & X1_srg[4];


--HC51L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC1_10_N2
--operation mode is normal

HC51L5 = HC81_sout_node[2] & HC21_sout_node[5] & HC81_sout_node[0] & HC81_sout_node[1];


--HC51L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC8_9_N2
--operation mode is normal

HC51L7 = HC81_sout_node[4] $ (HC81_sout_node[3] & HC51L5);


--HC6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC4_4_N2
--operation mode is normal

HC6L5 = HC9_sout_node[0] & HC9_sout_node[2] & HC9_sout_node[1] & HC3_sout_node[5];


--HC6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC10_4_N2
--operation mode is normal

HC6L7 = HC9_sout_node[4] $ (HC9_sout_node[3] & HC6L5);


--DC01L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC1_6_N2
--operation mode is normal

DC01L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC51L7 # !LB5_sload_path[0] & HC6L7;


--HC33L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC10_14_N2
--operation mode is normal

HC33L5 = HC63_sout_node[2] & HC03_sout_node[5] & HC63_sout_node[1] & HC63_sout_node[0];


--HC33L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC4_13_N2
--operation mode is normal

HC33L7 = HC63_sout_node[4] $ (HC63_sout_node[3] & HC33L5);


--HC42L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC4_8_N2
--operation mode is normal

HC42L5 = HC12_sout_node[5] & HC72_sout_node[1] & HC72_sout_node[0] & HC72_sout_node[2];


--HC42L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC2_8_N2
--operation mode is normal

HC42L7 = HC72_sout_node[4] $ (HC72_sout_node[3] & HC42L5);


--DC9L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC9_9_N2
--operation mode is normal

DC9L2 = LB5_sload_path[1] # LB5_sload_path[0] & (HC81_sout_node[3] $ HC51L5);


--DC9L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC9_3_N2
--operation mode is normal

DC9L1 = DC9L2 # !LB5_sload_path[0] & (HC6L5 $ HC9_sout_node[3]);


--DC9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC1_4_N2
--operation mode is normal

DC9L3 = LB5_sload_path[0] & (HC63_sout_node[3] $ HC33L5) # !LB5_sload_path[1];


--DC6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC3_6_N2
--operation mode is normal

DC6L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC51L1 # !LB5_sload_path[0] & HC6L1;


--DC5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC8_7_N2
--operation mode is normal

DC5L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC21_sout_node[4] # !LB5_sload_path[0] & HC3_sout_node[4];


--DC3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC7_11_N2
--operation mode is normal

DC3L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC21_sout_node[2] # !LB5_sload_path[0] & HC3_sout_node[2];


--DC4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC6_6_N2
--operation mode is normal

DC4L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC21_sout_node[3] # !LB5_sload_path[0] & HC3_sout_node[3];


--DC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC5_7_N2
--operation mode is normal

DC1L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC21_sout_node[0] # !LB5_sload_path[0] & HC3_sout_node[0];


--DC2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC9_6_N2
--operation mode is normal

DC2L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC21_sout_node[1] # !LB5_sload_path[0] & HC3_sout_node[1];


--DC7L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC2_13_N2
--operation mode is normal

DC7L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC51L3 # !LB5_sload_path[0] & HC6L3;


--DC8L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC7_3_N2
--operation mode is normal

DC8L1 = LB5_sload_path[1] # LB5_sload_path[0] & HC51L4 # !LB5_sload_path[0] & HC6L4;


--CB1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[5] at LC8_5_Y2
--operation mode is normal

CB1_inst10[5]_lut_out = COM_AD_D[5];
CB1_inst10[5] = DFFE(CB1_inst10[5]_lut_out, GLOBAL(MD1_outclock0), , , );


--VB2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC9_2_Q3
--operation mode is normal

VB2_SRG[6]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[5] # !WC1_crc32_en & VB2_SRG[6];
VB2_SRG[6] = DFFE(VB2_SRG[6]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC1_2_Q3
--operation mode is normal

VB2_i9 = VB2_SRG[6] $ VB2_SRG[31];


--VB2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC10_6_Q3
--operation mode is normal

VB2_SRG[30]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[29] # !WC1_crc32_en & VB2_SRG[30];
VB2_SRG[30] = DFFE(VB2_SRG[30]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--WC1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC3_10_T3
--operation mode is normal

WC1_srg[7]_lut_out = WC1L11 # WC1L22 # WC1_srg[6] & WC1L55Q;
WC1_srg[7] = DFFE(WC1_srg[7]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--VB2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC3_6_Q3
--operation mode is normal

VB2_SRG[22]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i15 # !WC1_crc32_en & VB2_SRG[22];
VB2_SRG[22] = DFFE(VB2_SRG[22]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC8_6_Q3
--operation mode is normal

VB2_i16 = VB2_SRG[22] $ VB2_SRG[31];


--VB2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC4_2_Q3
--operation mode is normal

VB2_SRG[14]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[13] # !WC1_crc32_en & VB2_SRG[14];
VB2_SRG[14] = DFFE(VB2_SRG[14]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC2_10_Q3
--operation mode is normal

VB2_i5 = VB2_SRG[31] $ VB2_SRG[0];


--VB2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC3_15_Q3
--operation mode is normal

VB2_SRG[10]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i11 # !WC1_crc32_en & VB2_SRG[10];
VB2_SRG[10] = DFFE(VB2_SRG[10]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC6_15_Q3
--operation mode is normal

VB2_SRG[2]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i6 # !WC1_crc32_en & VB2_SRG[2];
VB2_SRG[2] = DFFE(VB2_SRG[2]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_14_Q3
--operation mode is normal

DC14L1 = BD1L18Q # BD1L27Q & VB2_SRG[10] # !BD1L27Q & VB2_SRG[2];


--VB2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC7_15_Q3
--operation mode is normal

VB2_SRG[26]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i17 # !WC1_crc32_en & VB2_SRG[26];
VB2_SRG[26] = DFFE(VB2_SRG[26]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC7_10_Q3
--operation mode is normal

VB2_SRG[18]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[17] # !WC1_crc32_en & VB2_SRG[18];
VB2_SRG[18] = DFFE(VB2_SRG[18]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_14_Q3
--operation mode is normal

DC14L2 = (BD1L27Q & VB2_SRG[26] # !BD1L27Q & VB2_SRG[18] # !BD1L18Q) & CASCADE(DC14L1);


--DC04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC9_10_O3
--operation mode is normal

DC04L1 = BD1L18Q # BD1L27Q & QD1_portadataout[10] # !BD1L27Q & QD1_portadataout[2];


--DC04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC10_10_O3
--operation mode is normal

DC04L2 = (BD1L27Q & QD1_portadataout[26] # !BD1L27Q & QD1_portadataout[18] # !BD1L18Q) & CASCADE(DC04L1);


--JB2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC6_5_O1
--operation mode is normal

JB2_dffs[4]_lut_out = M1L71Q & LB02_sload_path[4] # !M1L71Q & JB2_dffs[5];
JB2_dffs[4] = DFFE(JB2_dffs[4]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_5_O1
--operation mode is normal

JB5_dffs[4]_lut_out = JC1L7Q & LB02_sload_path[4] # !JC1L7Q & JB5_dffs[5];
JB5_dffs[4] = DFFE(JB5_dffs[4]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--DC24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~12 at LC5_10_O3
--operation mode is normal

DC24L2 = (J1L23Q & BD1L27Q # !BD1L18Q) & CASCADE(DC24L1);


--TC1_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC13_1_T2
TC1_q[4]_data_in = COM_AD_D[4];
TC1_q[4]_write_enable = SC1_valid_wreq;
TC1_q[4]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[4]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[4]_clear_0 = !JC1L21Q;
TC1_q[4]_clock_enable_1 = SC1_valid_rreq;
TC1_q[4]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[4]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[4] = MEMORY_SEGMENT(TC1_q[4]_data_in, TC1_q[4]_write_enable, TC1_q[4]_clock_0, TC1_q[4]_clock_1, TC1_q[4]_clear_0, , , TC1_q[4]_clock_enable_1, VCC, TC1_q[4]_write_address, TC1_q[4]_read_address);


--DC36L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_7_T3
--operation mode is normal

DC36L1 = BD1L18Q # !BD1L27Q & TC1_q[4];


--DC26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC2_7_O3
--operation mode is normal

DC26L1 = BD1L39Q # BD1L78Q & DC95L2 # !BD1L78Q & DC85L2;


--DC26L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~24 at LC3_7_O3
--operation mode is normal

DC26L3 = (DC26L2 # DC16L2 & BD1L78Q # !BD1L39Q) & CASCADE(DC26L1);


--WC1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC9_7_T3
--operation mode is normal

WC1L12 = JB4L7 # !BD1L69Q & DC08L3;


--JB4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_9_T3
--operation mode is normal

JB4_dffs[8]_lut_out = JB4_dffs[9] & (WC1L32 # !HD1L31Q) # !JB4_dffs[9] & HD1L31Q & WC1L32;
JB4_dffs[8] = DFFE(JB4_dffs[8]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--X1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC3_12_I4
--operation mode is normal

X1_srg[2]_lut_out = X1L32 # X1L14Q & JB1_dffs[2];
X1_srg[2] = DFFE(X1_srg[2]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC1_12_I4
--operation mode is normal

X1L22 = X1L24Q & (X1_srg[2] # !X1L04Q & X1_srg[3]) # !X1L24Q & !X1L04Q & X1_srg[3];


--HC51L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC9_11_N2
--operation mode is normal

HC51L2 = HC21_sout_node[5] & HC81_sout_node[0];


--HC51L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC10_11_N2
--operation mode is normal

HC51L6 = HC81_sout_node[2] & HC81_sout_node[3] & HC81_sout_node[1] & HC51L2;


--Y1_inst is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst at LC2_12_N2
--operation mode is normal

Y1_inst_lut_out = QB7_aeb_out;
Y1_inst = DFFE(Y1_inst_lut_out, !GLOBAL(MD1_outclock0), !RB3L1, , );


--Y1_inst8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst8 at LC6_9_N2
--operation mode is normal

Y1_inst8 = Y1_inst # !J1L45Q;


--HC6L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC5_3_N2
--operation mode is normal

HC6L2 = HC3_sout_node[5] & HC9_sout_node[0];


--HC6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC2_3_N2
--operation mode is normal

HC6L6 = HC9_sout_node[3] & HC9_sout_node[2] & HC6L2 & HC9_sout_node[1];


--Y1_inst4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst4 at LC3_1_N2
--operation mode is normal

Y1_inst4_lut_out = QB6_aeb_out;
Y1_inst4 = DFFE(Y1_inst4_lut_out, !GLOBAL(MD1_outclock0), !RB2L1, , );


--Y1_inst7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst7 at LC5_1_N2
--operation mode is normal

Y1_inst7 = Y1_inst4 # !J1L45Q;


--HC33L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC3_15_N2
--operation mode is normal

HC33L2 = HC03_sout_node[5] & HC63_sout_node[0];


--HC33L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC6_14_N2
--operation mode is normal

HC33L6 = HC63_sout_node[1] & HC33L2 & HC63_sout_node[2] & HC63_sout_node[3];


--Y1_inst2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst2 at LC1_12_N2
--operation mode is normal

Y1_inst2_lut_out = QB9_aeb_out;
Y1_inst2 = DFFE(Y1_inst2_lut_out, !GLOBAL(MD1_outclock0), !RB5L1, , );


--Y1_inst9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst9 at LC10_13_N2
--operation mode is normal

Y1_inst9 = Y1_inst2 # !J1L45Q;


--HC42L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC10_7_N2
--operation mode is normal

HC42L2 = HC12_sout_node[5] & HC72_sout_node[0];


--HC42L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC3_3_N2
--operation mode is normal

HC42L6 = HC42L2 & HC72_sout_node[1] & HC72_sout_node[3] & HC72_sout_node[2];


--Y1_inst3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst3 at LC10_2_N2
--operation mode is normal

Y1_inst3_lut_out = QB8_aeb_out;
Y1_inst3 = DFFE(Y1_inst3_lut_out, !GLOBAL(MD1_outclock0), !RB4L1, , );


--Y1_inst6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst6 at LC7_9_N2
--operation mode is normal

Y1_inst6 = Y1_inst3 # !J1L45Q;


--HC51L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC2_10_N2
--operation mode is normal

HC51L1 = HC81_sout_node[0] $ HC21_sout_node[5];


--HC6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC8_5_N2
--operation mode is normal

HC6L1 = HC9_sout_node[0] $ HC3_sout_node[5];


--HC33L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC9_14_N2
--operation mode is normal

HC33L1 = HC03_sout_node[5] $ HC63_sout_node[0];


--HC42L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC7_7_N2
--operation mode is normal

HC42L1 = HC12_sout_node[5] $ HC72_sout_node[0];


--HC51L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC4_10_N2
--operation mode is normal

HC51L3 = HC81_sout_node[1] $ (HC21_sout_node[5] & HC81_sout_node[0]);


--HC6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC3_4_N2
--operation mode is normal

HC6L3 = HC9_sout_node[1] $ (HC9_sout_node[0] & HC3_sout_node[5]);


--HC33L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC8_14_N2
--operation mode is normal

HC33L3 = HC63_sout_node[1] $ (HC63_sout_node[0] & HC03_sout_node[5]);


--HC42L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC1_8_N2
--operation mode is normal

HC42L3 = HC72_sout_node[1] $ (HC72_sout_node[0] & HC12_sout_node[5]);


--HC51L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_10_N2
--operation mode is normal

HC51L4 = HC81_sout_node[2] $ (HC21_sout_node[5] & HC81_sout_node[0] & HC81_sout_node[1]);


--HC6L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC2_4_N2
--operation mode is normal

HC6L4 = HC9_sout_node[2] $ (HC3_sout_node[5] & HC9_sout_node[1] & HC9_sout_node[0]);


--HC33L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC7_14_N2
--operation mode is normal

HC33L4 = HC63_sout_node[2] $ (HC63_sout_node[0] & HC63_sout_node[1] & HC03_sout_node[5]);


--HC42L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_8_N2
--operation mode is normal

HC42L4 = HC72_sout_node[2] $ (HC12_sout_node[5] & HC72_sout_node[1] & HC72_sout_node[0]);


--CB1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[4] at LC3_6_Y2
--operation mode is normal

CB1_inst10[4]_lut_out = COM_AD_D[4];
CB1_inst10[4] = DFFE(CB1_inst10[4]_lut_out, GLOBAL(MD1_outclock0), , , );


--VB2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC9_8_Q3
--operation mode is normal

VB2_SRG[5]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i8 # !WC1_crc32_en & VB2_SRG[5];
VB2_SRG[5] = DFFE(VB2_SRG[5]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC3_7_Q3
--operation mode is normal

VB2_SRG[29]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[28] # !WC1_crc32_en & VB2_SRG[29];
VB2_SRG[29] = DFFE(VB2_SRG[29]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--WC1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~842 at LC5_11_T3
--operation mode is normal

WC1L22 = WC1L45Q & (JB4L8 # !BD1L69Q & DC98L3);


--WC1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87 at LC6_11_T3
--operation mode is normal

WC1L11 = !WC1L35Q & WC1_srg[7];


--WC1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC6_16_T3
--operation mode is normal

WC1_srg[6]_lut_out = WC1L21 # WC1L42 # WC1_srg[5] & WC1L55Q;
WC1_srg[6] = DFFE(WC1_srg[6]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--WC1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]~4 at LC2_4_T3
--operation mode is normal

WC1L84 = !BD1L521Q & !E1L4Q;


--VB2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC5_6_Q3
--operation mode is normal

VB2_SRG[21]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[20] # !WC1_crc32_en & VB2_SRG[21];
VB2_SRG[21] = DFFE(VB2_SRG[21]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC9_6_Q3
--operation mode is normal

VB2_i15 = VB2_SRG[31] $ VB2_SRG[21];


--VB2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC10_7_Q3
--operation mode is normal

VB2_SRG[13]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[12] # !WC1_crc32_en & VB2_SRG[13];
VB2_SRG[13] = DFFE(VB2_SRG[13]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC5_10_Q3
--operation mode is normal

VB2_i11 = VB2_SRG[31] $ VB2_SRG[9];


--VB2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC5_16_Q3
--operation mode is normal

VB2_i6 = VB2_SRG[31] $ VB2_SRG[1];


--VB2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC7_16_Q3
--operation mode is normal

VB2_i17 = VB2_SRG[31] $ VB2_SRG[25];


--JB2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC2_3_O1
--operation mode is normal

JB2_dffs[5]_lut_out = JB2_dffs[6] & (LB02_sload_path[5] # !M1L71Q) # !JB2_dffs[6] & M1L71Q & LB02_sload_path[5];
JB2_dffs[5] = DFFE(JB2_dffs[5]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC6_4_O1
--operation mode is normal

JB5_dffs[5]_lut_out = JC1L7Q & LB02_sload_path[5] # !JC1L7Q & JB5_dffs[6];
JB5_dffs[5] = DFFE(JB5_dffs[5]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--VB2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC9_15_Q3
--operation mode is normal

VB2_SRG[11]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i12 # !WC1_crc32_en & VB2_SRG[11];
VB2_SRG[11] = DFFE(VB2_SRG[11]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC5_15_Q3
--operation mode is normal

VB2_SRG[3]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[2] # !WC1_crc32_en & VB2_SRG[3];
VB2_SRG[3] = DFFE(VB2_SRG[3]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_5_Q3
--operation mode is normal

DC05L1 = BD1L18Q # BD1L27Q & VB2_SRG[11] # !BD1L27Q & VB2_SRG[3];


--VB2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC1_6_Q3
--operation mode is normal

VB2_SRG[27]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[26] # !WC1_crc32_en & VB2_SRG[27];
VB2_SRG[27] = DFFE(VB2_SRG[27]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC7_6_Q3
--operation mode is normal

VB2_SRG[19]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[18] # !WC1_crc32_en & VB2_SRG[19];
VB2_SRG[19] = DFFE(VB2_SRG[19]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--DC05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_5_Q3
--operation mode is normal

DC05L2 = (BD1L27Q & VB2_SRG[27] # !BD1L27Q & VB2_SRG[19] # !BD1L18Q) & CASCADE(DC05L1);


--DC94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_5_Q3
--operation mode is normal

DC94L1 = BD1L18Q # BD1L27Q & QD1_portadataout[11] # !BD1L27Q & QD1_portadataout[3];


--DC94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_5_Q3
--operation mode is normal

DC94L2 = (BD1L27Q & QD1_portadataout[27] # !BD1L27Q & QD1_portadataout[19] # !BD1L18Q) & CASCADE(DC94L1);


--DC25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC2_14_O3
--operation mode is normal

DC25L1 = BD1L18Q # BD1L27Q;


--DC25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC3_14_O3
--operation mode is normal

DC25L2 = (BD1L27Q & JB2_dffs[3] # !BD1L27Q & JB5_dffs[3] # !BD1L18Q) & CASCADE(DC25L1);


--DC15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC7_5_Q3
--operation mode is normal

DC15L1 = BD1L18Q # !BD1L27Q & J1L48Q;


--J1L53Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~reg at LC5_12_Q3
--operation mode is normal

J1L53Q_lut_out = J1L43 # J1L58Q & !E1L4Q & !BD1L46Q;
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(MD1_outclock0), , , );


--DC15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~12 at LC8_5_Q3
--operation mode is normal

DC15L2 = (BD1L27Q & J1L53Q # !BD1L18Q) & CASCADE(DC15L1);


--TC1_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC11_1_T2
TC1_q[5]_data_in = COM_AD_D[5];
TC1_q[5]_write_enable = SC1_valid_wreq;
TC1_q[5]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[5]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[5]_clear_0 = !JC1L21Q;
TC1_q[5]_clock_enable_1 = SC1_valid_rreq;
TC1_q[5]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[5]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[5] = MEMORY_SEGMENT(TC1_q[5]_data_in, TC1_q[5]_write_enable, TC1_q[5]_clock_0, TC1_q[5]_clock_1, TC1_q[5]_clear_0, , , TC1_q[5]_clock_enable_1, VCC, TC1_q[5]_write_address, TC1_q[5]_read_address);


--DC27L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC5_5_T3
--operation mode is normal

DC27L1 = BD1L18Q # !BD1L27Q & TC1_q[5];


--DC17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_2_O3
--operation mode is normal

DC17L1 = BD1L39Q # BD1L78Q & DC86L2 # !BD1L78Q & DC76L2;


--DC17L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~24 at LC2_2_O3
--operation mode is normal

DC17L3 = (DC17L2 # BD1L78Q & DC07L2 # !BD1L39Q) & CASCADE(DC17L1);


--WC1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~844 at LC6_10_T3
--operation mode is normal

WC1L32 = JB4L8 # !BD1L69Q & DC98L3;


--JB4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC7_9_T3
--operation mode is normal

JB4_dffs[9]_lut_out = !BD1L24Q # !HD1L31Q;
JB4_dffs[9] = DFFE(JB4_dffs[9]_lut_out, GLOBAL(MD1_outclock0), HD1L01Q, , HD1L21Q);


--X1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC9_12_I4
--operation mode is normal

X1_srg[1]_lut_out = X1L42 # JB1_dffs[1] & X1L14Q;
X1_srg[1] = DFFE(X1_srg[1]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC8_12_I4
--operation mode is normal

X1L32 = X1_srg[1] & (X1L24Q # !X1L04Q & X1_srg[2]) # !X1_srg[1] & !X1L04Q & X1_srg[2];


--RB3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC7_12_N2
--operation mode is normal

RB3L1 = RB3_or_node[0][3] & (HC81_sout_node[3] & HC81_sout_node[4] & HC51L5 # !HC81_sout_node[3] & !HC81_sout_node[4] & !HC51L5);


--RB2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC10_1_N2
--operation mode is normal

RB2L1 = RB2_or_node[0][3] & (HC9_sout_node[4] & HC9_sout_node[3] & HC6L5 # !HC9_sout_node[4] & !HC9_sout_node[3] & !HC6L5);


--RB5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC9_13_N2
--operation mode is normal

RB5L1 = RB5_or_node[0][3] & (HC63_sout_node[3] & HC33L5 & HC63_sout_node[4] # !HC63_sout_node[3] & !HC33L5 & !HC63_sout_node[4]);


--RB4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC8_2_N2
--operation mode is normal

RB4L1 = RB4_or_node[0][3] & (HC72_sout_node[4] & HC72_sout_node[3] & HC42L5 # !HC72_sout_node[4] & !HC72_sout_node[3] & !HC42L5);


--CB1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[3] at LC10_5_Y2
--operation mode is normal

CB1_inst10[3]_lut_out = COM_AD_D[3];
CB1_inst10[3] = DFFE(CB1_inst10[3]_lut_out, GLOBAL(MD1_outclock0), , , );


--VB2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC6_8_Q3
--operation mode is normal

VB2_SRG[4]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i7 # !WC1_crc32_en & VB2_SRG[4];
VB2_SRG[4] = DFFE(VB2_SRG[4]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC10_8_Q3
--operation mode is normal

VB2_i8 = VB2_SRG[31] $ VB2_SRG[4];


--VB2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC4_6_Q3
--operation mode is normal

VB2_SRG[28]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[27] # !WC1_crc32_en & VB2_SRG[28];
VB2_SRG[28] = DFFE(VB2_SRG[28]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--WC1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC5_16_T3
--operation mode is normal

WC1L42 = WC1L45Q & (JB4L7 # DC08L3 & !BD1L69Q);


--WC1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~91 at LC3_16_T3
--operation mode is normal

WC1L21 = !WC1L35Q & WC1_srg[6];


--WC1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC8_5_T3
--operation mode is normal

WC1_srg[5]_lut_out = WC1L52 # WC1L45Q & WC1L02;
WC1_srg[5] = DFFE(WC1_srg[5]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--VB2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC6_6_Q3
--operation mode is normal

VB2_SRG[20]_lut_out = BD1L521Q # WC1_crc32_en & VB2_SRG[19] # !WC1_crc32_en & VB2_SRG[20];
VB2_SRG[20] = DFFE(VB2_SRG[20]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--VB2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC7_8_Q3
--operation mode is normal

VB2_SRG[12]_lut_out = BD1L521Q # WC1_crc32_en & VB2_i13 # !WC1_crc32_en & VB2_SRG[12];
VB2_SRG[12] = DFFE(VB2_SRG[12]_lut_out, GLOBAL(MD1_outclock0), , , !E1L4Q);


--JB2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_5_O1
--operation mode is normal

JB2_dffs[6]_lut_out = M1L71Q & LB02_sload_path[6] # !M1L71Q & JB2_dffs[7];
JB2_dffs[6] = DFFE(JB2_dffs[6]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC4_4_O1
--operation mode is normal

JB5_dffs[6]_lut_out = JC1L7Q & LB02_sload_path[6] # !JC1L7Q & JB5_dffs[7];
JB5_dffs[6] = DFFE(JB5_dffs[6]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--VB2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC6_16_Q3
--operation mode is normal

VB2_i12 = VB2_SRG[31] $ VB2_SRG[10];


--J1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~111 at LC4_13_O3
--operation mode is normal

J1L33 = J1L42Q # !BD1L46Q & (J1L78Q # J1L68Q);


--J1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~112 at LC6_12_Q3
--operation mode is normal

J1L43 = !E1L4Q & (J1L33 # !J1L91 & J1L57Q);


--DC95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_7_Q3
--operation mode is normal

DC95L1 = BD1L18Q # BD1L27Q & VB2_SRG[12] # !BD1L27Q & VB2_SRG[4];


--DC95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_7_Q3
--operation mode is normal

DC95L2 = (BD1L27Q & VB2_SRG[28] # !BD1L27Q & VB2_SRG[20] # !BD1L18Q) & CASCADE(DC95L1);


--DC85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_7_O3
--operation mode is normal

DC85L1 = BD1L18Q # BD1L27Q & QD1_portadataout[12] # !BD1L27Q & QD1_portadataout[4];


--DC85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_7_O3
--operation mode is normal

DC85L2 = (BD1L27Q & QD1_portadataout[28] # !BD1L27Q & QD1_portadataout[20] # !BD1L18Q) & CASCADE(DC85L1);


--DC06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_7_O3
--operation mode is normal

DC06L1 = BD1L18Q # !BD1L27Q & J1L56Q;


--DC98L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|_~45 at LC10_11_T3
--operation mode is normal

DC98L2 = (!BD1L18Q & !BD1L78Q) & CASCADE(DC78L1);


--DC16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC9_7_O3
--operation mode is normal

DC16L1 = BD1L27Q # BD1L18Q;


--DC16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_7_O3
--operation mode is normal

DC16L2 = (BD1L27Q & JB2_dffs[4] # !BD1L27Q & JB5_dffs[4] # !BD1L18Q) & CASCADE(DC16L1);


--TC1_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC9_1_T2
TC1_q[6]_data_in = COM_AD_D[6];
TC1_q[6]_write_enable = SC1_valid_wreq;
TC1_q[6]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[6]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[6]_clear_0 = !JC1L21Q;
TC1_q[6]_clock_enable_1 = SC1_valid_rreq;
TC1_q[6]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[6]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[6] = MEMORY_SEGMENT(TC1_q[6]_data_in, TC1_q[6]_write_enable, TC1_q[6]_clock_0, TC1_q[6]_clock_1, TC1_q[6]_clear_0, , , TC1_q[6]_clock_enable_1, VCC, TC1_q[6]_write_address, TC1_q[6]_read_address);


--DC18L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_16_T3
--operation mode is normal

DC18L1 = BD1L18Q # !BD1L27Q & TC1_q[6];


--DC08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_1_O3
--operation mode is normal

DC08L1 = BD1L39Q # BD1L78Q & DC77L2 # !BD1L78Q & DC67L2;


--DC08L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~24 at LC10_1_O3
--operation mode is normal

DC08L3 = (DC08L2 # DC97L2 & BD1L78Q # !BD1L39Q) & CASCADE(DC08L1);


--X1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC10_12_I4
--operation mode is normal

X1_srg[0]_lut_out = X1_srg[0] & (JB1_dffs[0] & X1L14Q # !X1L04Q) # !X1_srg[0] & JB1_dffs[0] & X1L14Q;
X1_srg[0] = DFFE(X1_srg[0]_lut_out, GLOBAL(MD1_outclock0), , , X1L72);


--X1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC6_11_I4
--operation mode is normal

X1L42 = X1L04Q & X1L24Q & X1_srg[0] # !X1L04Q & (X1_srg[1] # X1L24Q & X1_srg[0]);


--QB7_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_12_N2
--operation mode is normal

QB7_aeb_out = LB5_sload_path[0] & !LB5_sload_path[1];


--QB6_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_2_N2
--operation mode is normal

QB6_aeb_out = !LB5_sload_path[0] & !LB5_sload_path[1];


--QB9_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC8_12_N2
--operation mode is normal

QB9_aeb_out = LB5_sload_path[0] & LB5_sload_path[1];


--QB8_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC1_3_N2
--operation mode is normal

QB8_aeb_out = !LB5_sload_path[0] & LB5_sload_path[1];


--CB1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[2] at LC6_5_Y2
--operation mode is normal

CB1_inst10[2]_lut_out = COM_AD_D[2];
CB1_inst10[2] = DFFE(CB1_inst10[2]_lut_out, GLOBAL(MD1_outclock0), , , );


--VB2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC5_8_Q3
--operation mode is normal

VB2_i7 = VB2_SRG[31] $ VB2_SRG[3];


--TC1_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC5_1_T2
TC1_q[7]_data_in = COM_AD_D[7];
TC1_q[7]_write_enable = SC1_valid_wreq;
TC1_q[7]_clock_0 = GLOBAL(MD1_outclock0);
TC1_q[7]_clock_1 = GLOBAL(MD1_outclock0);
TC1_q[7]_clear_0 = !JC1L21Q;
TC1_q[7]_clock_enable_1 = SC1_valid_rreq;
TC1_q[7]_write_address = WR_ADDR(LB11_sload_path[0], LB11_sload_path[1], LB11_sload_path[2], LB11_sload_path[3], LB11_sload_path[4], LB11_sload_path[5], LB11_sload_path[5]);
TC1_q[7]_read_address = RD_ADDR(TC1L231, LB01_sload_path[0], LB01_sload_path[1], LB01_sload_path[2], LB01_sload_path[3], LB01_sload_path[4], LB01_sload_path[4]);
TC1_q[7] = MEMORY_SEGMENT(TC1_q[7]_data_in, TC1_q[7]_write_enable, TC1_q[7]_clock_0, TC1_q[7]_clock_1, TC1_q[7]_clear_0, , , TC1_q[7]_clock_enable_1, VCC, TC1_q[7]_write_address, TC1_q[7]_read_address);


--DC09L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_11_T3
--operation mode is normal

DC09L1 = BD1L18Q # !BD1L27Q & TC1_q[7];


--DC98L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC7_11_T3
--operation mode is normal

DC98L1 = BD1L39Q # BD1L78Q & DC68L2 # !BD1L78Q & DC58L3;


--DC98L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~24 at LC8_11_T3
--operation mode is normal

DC98L3 = (DC98L2 # DC88L1 & BD1L78Q # !BD1L39Q) & CASCADE(DC98L1);


--WC1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC1_5_T3
--operation mode is normal

WC1_srg[4]_lut_out = WC1L62 # WC1L45Q & WC1L91;
WC1_srg[4] = DFFE(WC1_srg[4]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--WC1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC2_5_T3
--operation mode is normal

WC1L52 = WC1_srg[5] & (WC1L55Q & WC1_srg[4] # !WC1L35Q) # !WC1_srg[5] & WC1L55Q & WC1_srg[4];


--VB2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC3_8_Q3
--operation mode is normal

VB2_i13 = VB2_SRG[31] $ VB2_SRG[11];


--JB2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_5_O1
--operation mode is normal

JB2_dffs[7]_lut_out = M1L71Q & LB02_sload_path[7] # !M1L71Q & JB2_dffs[8];
JB2_dffs[7] = DFFE(JB2_dffs[7]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC8_5_O1
--operation mode is normal

JB5_dffs[7]_lut_out = JB5_dffs[8] & (LB02_sload_path[7] # !JC1L7Q) # !JB5_dffs[8] & JC1L7Q & LB02_sload_path[7];
JB5_dffs[7] = DFFE(JB5_dffs[7]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--DC86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_7_Q3
--operation mode is normal

DC86L1 = BD1L18Q # BD1L27Q & VB2_SRG[13] # !BD1L27Q & VB2_SRG[5];


--DC86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_7_Q3
--operation mode is normal

DC86L2 = (BD1L27Q & VB2_SRG[29] # !BD1L27Q & VB2_SRG[21] # !BD1L18Q) & CASCADE(DC86L1);


--DC76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_1_M3
--operation mode is normal

DC76L1 = BD1L18Q # BD1L27Q & QD1_portadataout[13] # !BD1L27Q & QD1_portadataout[5];


--DC76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_1_M3
--operation mode is normal

DC76L2 = (BD1L27Q & QD1_portadataout[29] # !BD1L27Q & QD1_portadataout[21] # !BD1L18Q) & CASCADE(DC76L1);


--DC96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC9_2_O3
--operation mode is normal

DC96L1 = BD1L18Q # BD1L27Q & J1L26Q # !BD1L27Q & J1L56Q;


--DC07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC1_3_O3
--operation mode is normal

DC07L1 = BD1L18Q # !BD1L27Q;


--DC07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_3_O3
--operation mode is normal

DC07L2 = (BD1L27Q & JB2_dffs[5] # !BD1L27Q & JB5_dffs[5] # !BD1L18Q) & CASCADE(DC07L1);


--CB1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[1] at LC5_5_Y2
--operation mode is normal

CB1_inst10[1]_lut_out = COM_AD_D[1];
CB1_inst10[1] = DFFE(CB1_inst10[1]_lut_out, GLOBAL(MD1_outclock0), , , );


--WC1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC1_7_T3
--operation mode is normal

WC1_srg[3]_lut_out = WC1L72 # WC1L45Q & WC1L81;
WC1_srg[3] = DFFE(WC1_srg[3]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--WC1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~849 at LC5_6_T3
--operation mode is normal

WC1L62 = WC1L55Q & (WC1_srg[3] # !WC1L35Q & WC1_srg[4]) # !WC1L55Q & !WC1L35Q & WC1_srg[4];


--JB2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC2_5_O1
--operation mode is normal

JB2_dffs[8]_lut_out = M1L71Q & LB02_sload_path[8] # !M1L71Q & JB2_dffs[9];
JB2_dffs[8] = DFFE(JB2_dffs[8]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC1_5_O1
--operation mode is normal

JB5_dffs[8]_lut_out = JB5_dffs[9] & (LB02_sload_path[8] # !JC1L7Q) # !JB5_dffs[9] & JC1L7Q & LB02_sload_path[8];
JB5_dffs[8] = DFFE(JB5_dffs[8]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--DC77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC2_2_Q3
--operation mode is normal

DC77L1 = BD1L18Q # BD1L27Q & VB2_SRG[14] # !BD1L27Q & VB2_SRG[6];


--DC77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC3_2_Q3
--operation mode is normal

DC77L2 = (BD1L27Q & VB2_SRG[30] # !BD1L27Q & VB2_SRG[22] # !BD1L18Q) & CASCADE(DC77L1);


--DC67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_1_O3
--operation mode is normal

DC67L1 = BD1L18Q # BD1L27Q & QD1_portadataout[14] # !BD1L27Q & QD1_portadataout[6];


--DC67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_1_O3
--operation mode is normal

DC67L2 = (BD1L27Q & QD1_portadataout[30] # !BD1L27Q & QD1_portadataout[22] # !BD1L18Q) & CASCADE(DC67L1);


--DC87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_1_O3
--operation mode is normal

DC87L1 = BD1L18Q # BD1L27Q & J1L26Q # !BD1L27Q & J1L56Q;


--DC97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC7_1_O3
--operation mode is normal

DC97L1 = BD1L18Q # !BD1L27Q;


--DC97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC8_1_O3
--operation mode is normal

DC97L2 = (BD1L27Q & JB2_dffs[6] # !BD1L27Q & JB5_dffs[6] # !BD1L18Q) & CASCADE(DC97L1);


--CB1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[0] at LC3_5_Y2
--operation mode is normal

CB1_inst10[0]_lut_out = COM_AD_D[0];
CB1_inst10[0] = DFFE(CB1_inst10[0]_lut_out, GLOBAL(MD1_outclock0), , , );


--DC68L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_2_Q3
--operation mode is normal

DC68L1 = BD1L18Q # BD1L27Q & VB2_SRG[15] # !BD1L27Q & VB2_SRG[7];


--DC68L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_2_Q3
--operation mode is normal

DC68L2 = (BD1L27Q & VB2_SRG[31] # !BD1L27Q & VB2_SRG[23] # !BD1L18Q) & CASCADE(DC68L1);


--BD1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC4_9_S3
--operation mode is normal

BD1L75Q_lut_out = BD1_SV5 & (!BD1_SV4 # !BD1_SV1 # !BD1L42) # !BD1_SV5 & BD1L42 & !BD1_SV1 & !BD1_SV4;
BD1L75Q = DFFE(BD1L75Q_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--DC58L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC10_9_S3
--operation mode is normal

DC58L2 = BD1L75Q & QD1_portadataout[15] # !BD1L75Q & A_nB;


--DC58L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_9_S3
--operation mode is normal

DC58L1 = BD1L18Q # BD1L27Q & DC58L2 # !BD1L27Q & QD1_portadataout[7];


--DC58L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC3_9_S3
--operation mode is normal

DC58L3 = (BD1L27Q & QD1_portadataout[31] # !BD1L27Q & QD1_portadataout[23] # !BD1L18Q) & CASCADE(DC58L1);


--DC78L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~1 at LC9_11_T3
--operation mode is normal

DC78L1 = BD1L18Q # A_nB & BD1L27Q;


--DC88L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC6_2_O3
--operation mode is normal

DC88L1 = BD1L27Q & JB2_dffs[7] # !BD1L27Q & JB5_dffs[7] # !BD1L18Q;


--WC1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC6_8_T3
--operation mode is normal

WC1_srg[2]_lut_out = WC1L82 # WC1L45Q & WC1L61;
WC1_srg[2] = DFFE(WC1_srg[2]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--WC1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~851 at LC5_7_T3
--operation mode is normal

WC1L72 = WC1L35Q & WC1L55Q & WC1_srg[2] # !WC1L35Q & (WC1_srg[3] # WC1L55Q & WC1_srg[2]);


--JB2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC5_5_O1
--operation mode is normal

JB2_dffs[9]_lut_out = M1L71Q & LB02_sload_path[9] # !M1L71Q & JB2_dffs[10];
JB2_dffs[9] = DFFE(JB2_dffs[9]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC4_5_O1
--operation mode is normal

JB5_dffs[9]_lut_out = JB5_dffs[10] & (LB02_sload_path[9] # !JC1L7Q) # !JB5_dffs[10] & JC1L7Q & LB02_sload_path[9];
JB5_dffs[9] = DFFE(JB5_dffs[9]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--BD1_SV4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4 at LC6_9_S3
--operation mode is normal

BD1_SV4_lut_out = BD1L23 # BD1L851 # !BD1L151;
BD1_SV4 = DFFE(BD1_SV4_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1_SV1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1 at LC4_8_S3
--operation mode is normal

BD1_SV1_lut_out = BD1L441 # BD1L04 # !BD1L641 # !BD1L541;
BD1_SV1 = DFFE(BD1_SV1_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1_SV0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0 at LC5_14_S3
--operation mode is normal

BD1_SV0_lut_out = BD1L731 & !BD1L531 & !BD1L631 & !BD1L431;
BD1_SV0 = DFFE(BD1_SV0_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1_SV2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2 at LC9_11_S3
--operation mode is normal

BD1_SV2_lut_out = BD1L541 & BD1L151 & !BD1L841 & !BD1L941;
BD1_SV2 = DFFE(BD1_SV2_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1_SV3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3 at LC4_10_S3
--operation mode is normal

BD1_SV3_lut_out = !BD1L551 & !BD1L451 & BD1L931 & BD1L79;
BD1_SV3 = DFFE(BD1_SV3_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--BD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3418 at LC7_14_S3
--operation mode is normal

BD1L42 = BD1_SV2 & !BD1_SV3 & BD1_SV0;


--BD1_SV5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV5 at LC7_9_S3
--operation mode is normal

BD1_SV5_lut_out = BD1_SV5 & (!BD1_SV4 # !BD1_SV1 # !BD1L42) # !BD1_SV5 & BD1L42 & !BD1_SV1 & !BD1_SV4;
BD1_SV5 = DFFE(BD1_SV5_lut_out, GLOBAL(MD1_outclock0), !GLOBAL(J1L42Q), , );


--WC1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC7_8_T3
--operation mode is normal

WC1_srg[1]_lut_out = WC1L31 # WC1L92 # WC1L55Q & WC1_srg[0];
WC1_srg[1] = DFFE(WC1_srg[1]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--WC1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~853 at LC10_8_T3
--operation mode is normal

WC1L82 = WC1L35Q & WC1L55Q & WC1_srg[1] # !WC1L35Q & (WC1_srg[2] # WC1L55Q & WC1_srg[1]);


--JB2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC9_4_O1
--operation mode is normal

JB2_dffs[10]_lut_out = M1L71Q & LB02_sload_path[10] # !M1L71Q & JB2_dffs[11];
JB2_dffs[10] = DFFE(JB2_dffs[10]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC2_7_O1
--operation mode is normal

JB5_dffs[10]_lut_out = JB5_dffs[11] & (LB02_sload_path[10] # !JC1L7Q) # !JB5_dffs[11] & JC1L7Q & LB02_sload_path[10];
JB5_dffs[10] = DFFE(JB5_dffs[10]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--BD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3419 at LC6_8_S3
--operation mode is normal

BD1L52 = J1L46Q & BD1L521Q & HD1L31Q;


--BD1L751 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4~73 at LC8_9_S3
--operation mode is normal

BD1L751 = BD1L36 # BD1L33 # BD1L52 & !BD1L41;


--BD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3420 at LC7_2_S3
--operation mode is normal

BD1L62 = BD1L321Q & HD1L31Q;


--BD1L141 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~117 at LC7_1_S3
--operation mode is normal

BD1L141 = !BD1L22 & !BD1L62 & !BD1L361 & !BD1L32;


--BD1L241 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~118 at LC3_6_S3
--operation mode is normal

BD1L241 = !BD1L801Q & (!BD1L411Q # !J1L48Q) # !HD1L31Q;


--BD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3421 at LC8_6_S3
--operation mode is normal

BD1L72 = !LB71L9 & !LB61L8 & BD1L131Q;


--BD1L341 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~119 at LC10_6_S3
--operation mode is normal

BD1L341 = !BD1L72 & !BD1L3 & !BD1L61 & BD1L241;


--BD1L851 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4~74 at LC1_9_S3
--operation mode is normal

BD1L851 = BD1L161 # BD1L751 # !BD1L341 # !BD1L141;


--BD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3422 at LC8_5_S3
--operation mode is normal

BD1L82 = BD1L621Q & !HD1L31Q;


--BD1L061 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME~29 at LC5_7_S3
--operation mode is normal

BD1L061 = !BD1L2 & (LB71L9 # !BD1L421Q # !LB61L8);


--BD1L441 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~120 at LC2_7_S3
--operation mode is normal

BD1L441 = BD1L82 # BD1L9 # !BD1L061 # !BD1L06;


--BD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE~38 at LC1_12_S3
--operation mode is normal

BD1L16 = BD1L811Q # !LB71L9 & BD1L911Q & LB61L8;


--BD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3423 at LC7_12_S3
--operation mode is normal

BD1L92 = !HD1L31Q & BD1L711Q;


--BD1L541 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~121 at LC7_11_S3
--operation mode is normal

BD1L541 = !BD1L95 & !BD1L16 & !BD1L461 & !BD1L92;


--BD1L641 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~122 at LC1_7_S3
--operation mode is normal

BD1L641 = !BD1L361 & !BD1L65 & BD1L341 & !BD1L161;


--BD1L431 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~124 at LC2_14_S3
--operation mode is normal

BD1L431 = BD1L26 # BD1L561 # BD1L461 # BD1L001;


--BD1L531 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~125 at LC4_15_S3
--operation mode is normal

BD1L531 = BD1L2 # BD1L36 # BD1L7 # BD1L82;


--BD1L631 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~126 at LC9_13_S3
--operation mode is normal

BD1L631 = BD1L99 # !HD1L31Q & BD1L721Q # !BD1L261;


--BD1L731 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~127 at LC8_14_S3
--operation mode is normal

BD1L731 = BD1L231 & BD1L931 & !BD1L81;


--BD1L841 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~99 at LC1_10_S3
--operation mode is normal

BD1L841 = BD1L46Q # BD1L63 # BD1L21 & !BD1L401Q;


--BD1L941 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~100 at LC3_5_S3
--operation mode is normal

BD1L941 = BD1L99 # BD1L561 # BD1L43 # !BD1L241;


--BD1L351 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~104 at LC4_12_S3
--operation mode is normal

BD1L351 = BD1L701Q # HD1L31Q & BD1L601Q # !HD1L31Q & BD1L801Q;


--BD1L451 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~105 at LC4_11_S3
--operation mode is normal

BD1L451 = BD1L351 # BD1L92 # BD1L73 # BD1L16;


--BD1L551 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~106 at LC3_10_S3
--operation mode is normal

BD1L551 = BD1L63 # BD1L3 # BD1L1 # !BD1L06;


--BD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3424 at LC2_10_S3
--operation mode is normal

BD1L03 = !HD1L31Q & BD1L521Q;


--BD1L79 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~43 at LC10_10_S3
--operation mode is normal

BD1L79 = !BD1L03 & !BD1L81 & (BD1L21 # BD1L401Q);


--WC1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~855 at LC6_9_T3
--operation mode is normal

WC1L92 = WC1L45Q & (JB4L2 # !BD1L69Q & DC53L2);


--WC1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111 at LC8_8_T3
--operation mode is normal

WC1L31 = !WC1L35Q & WC1_srg[1];


--WC1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC8_7_T3
--operation mode is normal

WC1_srg[0]_lut_out = WC1L45Q & (WC1L41 # WC1_srg[0] & !WC1L35Q) # !WC1L45Q & WC1_srg[0] & !WC1L35Q;
WC1_srg[0] = DFFE(WC1_srg[0]_lut_out, GLOBAL(MD1_outclock0), , , WC1L84);


--JB2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC6_3_O1
--operation mode is normal

JB2_dffs[11]_lut_out = M1L71Q & LB02_sload_path[11] # !M1L71Q & JB2_dffs[12];
JB2_dffs[11] = DFFE(JB2_dffs[11]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_7_O1
--operation mode is normal

JB5_dffs[11]_lut_out = JB5_dffs[12] & (LB02_sload_path[11] # !JC1L7Q) # !JB5_dffs[12] & JC1L7Q & LB02_sload_path[11];
JB5_dffs[11] = DFFE(JB5_dffs[11]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC1_2_O1
--operation mode is normal

JB2_dffs[12]_lut_out = JB2_dffs[13] & (LB02_sload_path[12] # !M1L71Q) # !JB2_dffs[13] & M1L71Q & LB02_sload_path[12];
JB2_dffs[12] = DFFE(JB2_dffs[12]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC10_7_O1
--operation mode is normal

JB5_dffs[12]_lut_out = JB5_dffs[13] & (LB02_sload_path[12] # !JC1L7Q) # !JB5_dffs[13] & JC1L7Q & LB02_sload_path[12];
JB5_dffs[12] = DFFE(JB5_dffs[12]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--BD1L051 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~104 at LC8_10_S3
--operation mode is normal

BD1L051 = !BD1L03 & !BD1L73 & (BD1L21 # BD1L401Q);


--BD1L151 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~106 at LC9_10_S3
--operation mode is normal

BD1L151 = (!BD1L51 & !BD1L53 & (!BD1L02 # !BD1L421Q)) & CASCADE(BD1L051);


--BD1L831 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~131 at LC1_8_S3
--operation mode is normal

BD1L831 = !BD1L46Q & !BD1L9 & (BD1L401Q # !BD1L21);


--BD1L931 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~133 at LC2_8_S3
--operation mode is normal

BD1L931 = (!BD1L56 & (HD1L31Q & !BD1L031Q # !HD1L31Q & !BD1L921Q)) & CASCADE(BD1L831);


--JB2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC3_2_O1
--operation mode is normal

JB2_dffs[13]_lut_out = JB2_dffs[14] & (LB02_sload_path[13] # !M1L71Q) # !JB2_dffs[14] & M1L71Q & LB02_sload_path[13];
JB2_dffs[13] = DFFE(JB2_dffs[13]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC7_7_O1
--operation mode is normal

JB5_dffs[13]_lut_out = JB5_dffs[14] & (LB02_sload_path[13] # !JC1L7Q) # !JB5_dffs[14] & JC1L7Q & LB02_sload_path[13];
JB5_dffs[13] = DFFE(JB5_dffs[13]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC5_2_O1
--operation mode is normal

JB2_dffs[14]_lut_out = JB2_dffs[15] & (LB02_sload_path[14] # !M1L71Q) # !JB2_dffs[15] & M1L71Q & LB02_sload_path[14];
JB2_dffs[14] = DFFE(JB2_dffs[14]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC9_7_O1
--operation mode is normal

JB5_dffs[14]_lut_out = JB5_dffs[15] & (LB02_sload_path[14] # !JC1L7Q) # !JB5_dffs[15] & JC1L7Q & LB02_sload_path[14];
JB5_dffs[14] = DFFE(JB5_dffs[14]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC8_2_O1
--operation mode is normal

JB2_dffs[15]_lut_out = JB2_dffs[16] & (LB02_sload_path[15] # !M1L71Q) # !JB2_dffs[16] & M1L71Q & LB02_sload_path[15];
JB2_dffs[15] = DFFE(JB2_dffs[15]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC5_7_O1
--operation mode is normal

JB5_dffs[15]_lut_out = JB5_dffs[16] & (LB02_sload_path[15] # !JC1L7Q) # !JB5_dffs[16] & JC1L7Q & LB02_sload_path[15];
JB5_dffs[15] = DFFE(JB5_dffs[15]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC4_2_O1
--operation mode is normal

JB2_dffs[16]_lut_out = JB2_dffs[17] & (LB02_sload_path[16] # !M1L71Q) # !JB2_dffs[17] & M1L71Q & LB02_sload_path[16];
JB2_dffs[16] = DFFE(JB2_dffs[16]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC1_7_O1
--operation mode is normal

JB5_dffs[16]_lut_out = JB5_dffs[17] & (LB02_sload_path[16] # !JC1L7Q) # !JB5_dffs[17] & JC1L7Q & LB02_sload_path[16];
JB5_dffs[16] = DFFE(JB5_dffs[16]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC8_3_O1
--operation mode is normal

JB2_dffs[17]_lut_out = JB2_dffs[18] & (LB02_sload_path[17] # !M1L71Q) # !JB2_dffs[18] & M1L71Q & LB02_sload_path[17];
JB2_dffs[17] = DFFE(JB2_dffs[17]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC3_7_O1
--operation mode is normal

JB5_dffs[17]_lut_out = JB5_dffs[18] & (LB02_sload_path[17] # !JC1L7Q) # !JB5_dffs[18] & JC1L7Q & LB02_sload_path[17];
JB5_dffs[17] = DFFE(JB5_dffs[17]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC7_4_O1
--operation mode is normal

JB2_dffs[18]_lut_out = JB2_dffs[19] & (LB02_sload_path[18] # !M1L71Q) # !JB2_dffs[19] & M1L71Q & LB02_sload_path[18];
JB2_dffs[18] = DFFE(JB2_dffs[18]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC6_7_O1
--operation mode is normal

JB5_dffs[18]_lut_out = JB5_dffs[19] & (LB02_sload_path[18] # !JC1L7Q) # !JB5_dffs[19] & JC1L7Q & LB02_sload_path[18];
JB5_dffs[18] = DFFE(JB5_dffs[18]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC10_4_O1
--operation mode is normal

JB2_dffs[19]_lut_out = JB2_dffs[20] & (LB02_sload_path[19] # !M1L71Q) # !JB2_dffs[20] & M1L71Q & LB02_sload_path[19];
JB2_dffs[19] = DFFE(JB2_dffs[19]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_7_O1
--operation mode is normal

JB5_dffs[19]_lut_out = JB5_dffs[20] & (LB02_sload_path[19] # !JC1L7Q) # !JB5_dffs[20] & JC1L7Q & LB02_sload_path[19];
JB5_dffs[19] = DFFE(JB5_dffs[19]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC1_4_O1
--operation mode is normal

JB2_dffs[20]_lut_out = JB2_dffs[21] & (LB02_sload_path[20] # !M1L71Q) # !JB2_dffs[21] & M1L71Q & LB02_sload_path[20];
JB2_dffs[20] = DFFE(JB2_dffs[20]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_9_O1
--operation mode is normal

JB5_dffs[20]_lut_out = JB5_dffs[21] & (LB02_sload_path[20] # !JC1L7Q) # !JB5_dffs[21] & JC1L7Q & LB02_sload_path[20];
JB5_dffs[20] = DFFE(JB5_dffs[20]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_4_O1
--operation mode is normal

JB2_dffs[21]_lut_out = JB2_dffs[22] & (LB02_sload_path[21] # !M1L71Q) # !JB2_dffs[22] & M1L71Q & LB02_sload_path[21];
JB2_dffs[21] = DFFE(JB2_dffs[21]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_9_O1
--operation mode is normal

JB5_dffs[21]_lut_out = JB5_dffs[22] & (LB02_sload_path[21] # !JC1L7Q) # !JB5_dffs[22] & JC1L7Q & LB02_sload_path[21];
JB5_dffs[21] = DFFE(JB5_dffs[21]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC3_4_O1
--operation mode is normal

JB2_dffs[22]_lut_out = M1L71Q & LB02_sload_path[22] # !M1L71Q & JB2_dffs[23];
JB2_dffs[22] = DFFE(JB2_dffs[22]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_9_O1
--operation mode is normal

JB5_dffs[22]_lut_out = JB5_dffs[23] & (LB02_sload_path[22] # !JC1L7Q) # !JB5_dffs[23] & JC1L7Q & LB02_sload_path[22];
JB5_dffs[22] = DFFE(JB5_dffs[22]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC4_3_O1
--operation mode is normal

JB2_dffs[23]_lut_out = M1L71Q & LB02_sload_path[23] # !M1L71Q & JB2_dffs[24];
JB2_dffs[23] = DFFE(JB2_dffs[23]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC2_9_O1
--operation mode is normal

JB5_dffs[23]_lut_out = JB5_dffs[24] & (LB02_sload_path[23] # !JC1L7Q) # !JB5_dffs[24] & JC1L7Q & LB02_sload_path[23];
JB5_dffs[23] = DFFE(JB5_dffs[23]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_2_O1
--operation mode is normal

JB2_dffs[24]_lut_out = JB2_dffs[25] & (LB02_sload_path[24] # !M1L71Q) # !JB2_dffs[25] & M1L71Q & LB02_sload_path[24];
JB2_dffs[24] = DFFE(JB2_dffs[24]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC4_9_O1
--operation mode is normal

JB5_dffs[24]_lut_out = JB5_dffs[25] & (LB02_sload_path[24] # !JC1L7Q) # !JB5_dffs[25] & JC1L7Q & LB02_sload_path[24];
JB5_dffs[24] = DFFE(JB5_dffs[24]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC9_3_O1
--operation mode is normal

JB2_dffs[25]_lut_out = M1L71Q & LB02_sload_path[25] # !M1L71Q & JB2_dffs[26];
JB2_dffs[25] = DFFE(JB2_dffs[25]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC1_9_O1
--operation mode is normal

JB5_dffs[25]_lut_out = JB5_dffs[26] & (LB02_sload_path[25] # !JC1L7Q) # !JB5_dffs[26] & JC1L7Q & LB02_sload_path[25];
JB5_dffs[25] = DFFE(JB5_dffs[25]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC6_2_O1
--operation mode is normal

JB2_dffs[26]_lut_out = JB2_dffs[27] & (LB02_sload_path[26] # !M1L71Q) # !JB2_dffs[27] & M1L71Q & LB02_sload_path[26];
JB2_dffs[26] = DFFE(JB2_dffs[26]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_9_O1
--operation mode is normal

JB5_dffs[26]_lut_out = JB5_dffs[27] & (LB02_sload_path[26] # !JC1L7Q) # !JB5_dffs[27] & JC1L7Q & LB02_sload_path[26];
JB5_dffs[26] = DFFE(JB5_dffs[26]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC7_3_O1
--operation mode is normal

JB2_dffs[27]_lut_out = JB2_dffs[28] & (LB02_sload_path[27] # !M1L71Q) # !JB2_dffs[28] & M1L71Q & LB02_sload_path[27];
JB2_dffs[27] = DFFE(JB2_dffs[27]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC6_9_O1
--operation mode is normal

JB5_dffs[27]_lut_out = JB5_dffs[28] & (LB02_sload_path[27] # !JC1L7Q) # !JB5_dffs[28] & JC1L7Q & LB02_sload_path[27];
JB5_dffs[27] = DFFE(JB5_dffs[27]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC5_15_O1
--operation mode is normal

JB2_dffs[28]_lut_out = JB2_dffs[29] & (LB02_sload_path[28] # !M1L71Q) # !JB2_dffs[29] & M1L71Q & LB02_sload_path[28];
JB2_dffs[28] = DFFE(JB2_dffs[28]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC10_9_O1
--operation mode is normal

JB5_dffs[28]_lut_out = JB5_dffs[29] & (LB02_sload_path[28] # !JC1L7Q) # !JB5_dffs[29] & JC1L7Q & LB02_sload_path[28];
JB5_dffs[28] = DFFE(JB5_dffs[28]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC5_4_O1
--operation mode is normal

JB2_dffs[29]_lut_out = JB2_dffs[30] & (LB02_sload_path[29] # !M1L71Q) # !JB2_dffs[30] & M1L71Q & LB02_sload_path[29];
JB2_dffs[29] = DFFE(JB2_dffs[29]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC3_9_O1
--operation mode is normal

JB5_dffs[29]_lut_out = JB5_dffs[30] & (LB02_sload_path[29] # !JC1L7Q) # !JB5_dffs[30] & JC1L7Q & LB02_sload_path[29];
JB5_dffs[29] = DFFE(JB5_dffs[29]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC5_16_O1
--operation mode is normal

JB2_dffs[30]_lut_out = M1L71Q & LB02_sload_path[30] # !M1L71Q & JB2_dffs[31];
JB2_dffs[30] = DFFE(JB2_dffs[30]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC7_11_O1
--operation mode is normal

JB5_dffs[30]_lut_out = JB5_dffs[31] & (LB02_sload_path[30] # !JC1L7Q) # !JB5_dffs[31] & JC1L7Q & LB02_sload_path[30];
JB5_dffs[30] = DFFE(JB5_dffs[30]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC7_15_O1
--operation mode is normal

JB2_dffs[31]_lut_out = JB2_dffs[32] & (LB02_sload_path[31] # !M1L71Q) # !JB2_dffs[32] & M1L71Q & LB02_sload_path[31];
JB2_dffs[31] = DFFE(JB2_dffs[31]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC1_11_O1
--operation mode is normal

JB5_dffs[31]_lut_out = JB5_dffs[32] & (LB02_sload_path[31] # !JC1L7Q) # !JB5_dffs[32] & JC1L7Q & LB02_sload_path[31];
JB5_dffs[31] = DFFE(JB5_dffs[31]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_16_O1
--operation mode is normal

JB2_dffs[32]_lut_out = JB2_dffs[33] & (LB02_sload_path[32] # !M1L71Q) # !JB2_dffs[33] & M1L71Q & LB02_sload_path[32];
JB2_dffs[32] = DFFE(JB2_dffs[32]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC4_11_O1
--operation mode is normal

JB5_dffs[32]_lut_out = JB5_dffs[33] & (LB02_sload_path[32] # !JC1L7Q) # !JB5_dffs[33] & JC1L7Q & LB02_sload_path[32];
JB5_dffs[32] = DFFE(JB5_dffs[32]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC10_16_O1
--operation mode is normal

JB2_dffs[33]_lut_out = JB2_dffs[34] & (LB02_sload_path[33] # !M1L71Q) # !JB2_dffs[34] & M1L71Q & LB02_sload_path[33];
JB2_dffs[33] = DFFE(JB2_dffs[33]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC5_11_O1
--operation mode is normal

JB5_dffs[33]_lut_out = JB5_dffs[34] & (LB02_sload_path[33] # !JC1L7Q) # !JB5_dffs[34] & JC1L7Q & LB02_sload_path[33];
JB5_dffs[33] = DFFE(JB5_dffs[33]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC9_16_O1
--operation mode is normal

JB2_dffs[34]_lut_out = JB2_dffs[35] & (LB02_sload_path[34] # !M1L71Q) # !JB2_dffs[35] & M1L71Q & LB02_sload_path[34];
JB2_dffs[34] = DFFE(JB2_dffs[34]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC2_11_O1
--operation mode is normal

JB5_dffs[34]_lut_out = JB5_dffs[35] & (LB02_sload_path[34] # !JC1L7Q) # !JB5_dffs[35] & JC1L7Q & LB02_sload_path[34];
JB5_dffs[34] = DFFE(JB5_dffs[34]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_16_O1
--operation mode is normal

JB2_dffs[35]_lut_out = M1L71Q & LB02_sload_path[35] # !M1L71Q & JB2_dffs[36];
JB2_dffs[35] = DFFE(JB2_dffs[35]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC9_11_O1
--operation mode is normal

JB5_dffs[35]_lut_out = JB5_dffs[36] & (LB02_sload_path[35] # !JC1L7Q) # !JB5_dffs[36] & JC1L7Q & LB02_sload_path[35];
JB5_dffs[35] = DFFE(JB5_dffs[35]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC10_15_O1
--operation mode is normal

JB2_dffs[36]_lut_out = JB2_dffs[37] & (LB02_sload_path[36] # !M1L71Q) # !JB2_dffs[37] & M1L71Q & LB02_sload_path[36];
JB2_dffs[36] = DFFE(JB2_dffs[36]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC8_11_O1
--operation mode is normal

JB5_dffs[36]_lut_out = JB5_dffs[37] & (LB02_sload_path[36] # !JC1L7Q) # !JB5_dffs[37] & JC1L7Q & LB02_sload_path[36];
JB5_dffs[36] = DFFE(JB5_dffs[36]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC4_15_O1
--operation mode is normal

JB2_dffs[37]_lut_out = JB2_dffs[38] & (LB02_sload_path[37] # !M1L71Q) # !JB2_dffs[38] & M1L71Q & LB02_sload_path[37];
JB2_dffs[37] = DFFE(JB2_dffs[37]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC8_15_O1
--operation mode is normal

JB5_dffs[37]_lut_out = JC1L7Q & LB02_sload_path[37] # !JC1L7Q & JB5_dffs[38];
JB5_dffs[37] = DFFE(JB5_dffs[37]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC8_16_O1
--operation mode is normal

JB2_dffs[38]_lut_out = JB2_dffs[39] & (LB02_sload_path[38] # !M1L71Q) # !JB2_dffs[39] & M1L71Q & LB02_sload_path[38];
JB2_dffs[38] = DFFE(JB2_dffs[38]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC10_11_O1
--operation mode is normal

JB5_dffs[38]_lut_out = JB5_dffs[39] & (LB02_sload_path[38] # !JC1L7Q) # !JB5_dffs[39] & JC1L7Q & LB02_sload_path[38];
JB5_dffs[38] = DFFE(JB5_dffs[38]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC6_11_O1
--operation mode is normal

JB2_dffs[39]_lut_out = JB2_dffs[40] & (LB02_sload_path[39] # !M1L71Q) # !JB2_dffs[40] & M1L71Q & LB02_sload_path[39];
JB2_dffs[39] = DFFE(JB2_dffs[39]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC3_11_O1
--operation mode is normal

JB5_dffs[39]_lut_out = JB5_dffs[40] & (LB02_sload_path[39] # !JC1L7Q) # !JB5_dffs[40] & JC1L7Q & LB02_sload_path[39];
JB5_dffs[39] = DFFE(JB5_dffs[39]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC7_13_O1
--operation mode is normal

JB2_dffs[40]_lut_out = JB2_dffs[41] & (LB02_sload_path[40] # !M1L71Q) # !JB2_dffs[41] & M1L71Q & LB02_sload_path[40];
JB2_dffs[40] = DFFE(JB2_dffs[40]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC6_13_O1
--operation mode is normal

JB5_dffs[40]_lut_out = JC1L7Q & LB02_sload_path[40] # !JC1L7Q & JB5_dffs[41];
JB5_dffs[40] = DFFE(JB5_dffs[40]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC9_14_O1
--operation mode is normal

JB2_dffs[41]_lut_out = JB2_dffs[42] & (LB02_sload_path[41] # !M1L71Q) # !JB2_dffs[42] & M1L71Q & LB02_sload_path[41];
JB2_dffs[41] = DFFE(JB2_dffs[41]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC3_13_O1
--operation mode is normal

JB5_dffs[41]_lut_out = JC1L7Q & LB02_sload_path[41] # !JC1L7Q & JB5_dffs[42];
JB5_dffs[41] = DFFE(JB5_dffs[41]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC6_15_O1
--operation mode is normal

JB2_dffs[42]_lut_out = M1L71Q & LB02_sload_path[42] # !M1L71Q & JB2_dffs[43];
JB2_dffs[42] = DFFE(JB2_dffs[42]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC2_15_O1
--operation mode is normal

JB5_dffs[42]_lut_out = JB5_dffs[43] & (LB02_sload_path[42] # !JC1L7Q) # !JB5_dffs[43] & LB02_sload_path[42] & JC1L7Q;
JB5_dffs[42] = DFFE(JB5_dffs[42]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC9_15_O1
--operation mode is normal

JB2_dffs[43]_lut_out = M1L71Q & LB02_sload_path[43] # !M1L71Q & JB2_dffs[44];
JB2_dffs[43] = DFFE(JB2_dffs[43]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC3_15_O1
--operation mode is normal

JB5_dffs[43]_lut_out = JB5_dffs[44] & (LB02_sload_path[43] # !JC1L7Q) # !JB5_dffs[44] & LB02_sload_path[43] & JC1L7Q;
JB5_dffs[43] = DFFE(JB5_dffs[43]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC8_13_O1
--operation mode is normal

JB2_dffs[44]_lut_out = M1L71Q & LB02_sload_path[44] # !M1L71Q & JB2_dffs[45];
JB2_dffs[44] = DFFE(JB2_dffs[44]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC10_13_O1
--operation mode is normal

JB5_dffs[44]_lut_out = JC1L7Q & LB02_sload_path[44] # !JC1L7Q & JB5_dffs[45];
JB5_dffs[44] = DFFE(JB5_dffs[44]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC9_13_O1
--operation mode is normal

JB2_dffs[45]_lut_out = JB2_dffs[46] & (LB02_sload_path[45] # !M1L71Q) # !JB2_dffs[46] & M1L71Q & LB02_sload_path[45];
JB2_dffs[45] = DFFE(JB2_dffs[45]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC5_13_O1
--operation mode is normal

JB5_dffs[45]_lut_out = JC1L7Q & LB02_sload_path[45] # !JC1L7Q & JB5_dffs[46];
JB5_dffs[45] = DFFE(JB5_dffs[45]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC10_14_O1
--operation mode is normal

JB2_dffs[46]_lut_out = M1L71Q & LB02_sload_path[46] # !M1L71Q & JB2_dffs[47];
JB2_dffs[46] = DFFE(JB2_dffs[46]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC1_13_O1
--operation mode is normal

JB5_dffs[46]_lut_out = JC1L7Q & LB02_sload_path[46] # !JC1L7Q & JB5_dffs[47];
JB5_dffs[46] = DFFE(JB5_dffs[46]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--JB2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC4_13_O1
--operation mode is normal

JB2_dffs[47]_lut_out = M1L71Q & LB02_sload_path[47];
JB2_dffs[47] = DFFE(JB2_dffs[47]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst36);


--JB5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC2_13_O1
--operation mode is normal

JB5_dffs[47]_lut_out = JC1L7Q & LB02_sload_path[47];
JB5_dffs[47] = DFFE(JB5_dffs[47]_lut_out, GLOBAL(MD1_outclock0), , , L1_inst38);


--EB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~36 at LC2_13_M4
--operation mode is normal

EB1L7 = EB1L9Q # !EB1L8Q & !UB1L51Q;


--BD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~240 at LC1_16_S3
--operation mode is normal

BD1L34 = !HD1L31Q & (BD1L901Q # BD1L721Q # BD1L44);


--BD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~242 at LC3_16_S3
--operation mode is normal

BD1L44 = BD1L801Q # BD1L921Q # BD1L621Q;


--SC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC5_7_W2
--operation mode is normal

SC1L3 = LB9_pre_out[5] & LB9_pre_out[1] & LB9_sload_path[0] & SC1L4;


--SC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC10_8_W2
--operation mode is normal

SC1L4 = LB9_pre_out[3] & LB9_pre_out[4] & SC1_b_non_empty & LB9_pre_out[2];


--BD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~308 at LC6_5_S3
--operation mode is normal

BD1L28 = BD1L901Q # BD1L211Q # BD1L38 # BD1L011Q;


--BD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~312 at LC2_4_S3
--operation mode is normal

BD1L38 = BD1L111Q # LB71L9 & (BD1L421Q # BD1L911Q);


--F1L65 is slaveregister:slaveregister_inst|i~1065 at LC10_12_A3
--operation mode is normal

F1L65 = (YC1L97 # YC1L77 # YC1L18 # YC1L48) & CASCADE(YC1L4);


--YC1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~339 at LC4_3_A3
--operation mode is normal

YC1L48 = YC1L38 # YC1L57 & (YC1L36 # YC1L58);


--YC1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~343 at LC1_2_A3
--operation mode is normal

YC1L58 = YC1L56 # YC1L76 # YC1L96 # YC1L68;


--YC1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~347 at LC10_3_A3
--operation mode is normal

YC1L68 = YC1L37 # YC1L17 # YC1L16 & YC1L95;


--QB41_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC10_9_U3
--operation mode is normal

QB41_aeb_out = LB31_sload_path[4];


--QB4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC8_3_D4
--operation mode is normal

QB4_aeb_out = LB1_sload_path[4];


--JB4L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~740 at LC4_7_T3
--operation mode is normal

JB4L1 = (!BD1L18Q & BD1L69Q) & CASCADE(DC72L1);


--JB4L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~741 at LC10_10_T3
--operation mode is normal

JB4L2 = (!BD1L18Q & BD1L69Q) & CASCADE(DC63L1);


--JB4L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~742 at LC8_10_T3
--operation mode is normal

JB4L3 = (!BD1L18Q & BD1L69Q) & CASCADE(DC54L1);


--JB4L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~743 at LC10_16_T3
--operation mode is normal

JB4L4 = (!BD1L18Q & BD1L69Q) & CASCADE(DC45L1);


--JB4L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~744 at LC7_7_T3
--operation mode is normal

JB4L5 = (!BD1L18Q & BD1L69Q) & CASCADE(DC36L1);


--JB4L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~745 at LC6_5_T3
--operation mode is normal

JB4L6 = (!BD1L18Q & BD1L69Q) & CASCADE(DC27L1);


--DC26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|_~35 at LC7_7_O3
--operation mode is normal

DC26L2 = (!BD1L18Q & !BD1L78Q) & CASCADE(DC06L1);


--JB4L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|_~746 at LC2_16_T3
--operation mode is normal

JB4L7 = (!BD1L18Q & BD1L69Q) & CASCADE(DC18L1);


--DC17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|_~35 at LC10_2_O3
--operation mode is normal

DC17L2 = (!BD1L78Q & !BD1L18Q) & CASCADE(DC96L1);


--DC08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|_~35 at LC2_1_O3
--operation mode is normal

DC08L2 = (!BD1L18Q & !BD1L78Q) & CASCADE(DC87L1);


--DC24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC4_10_O3
--operation mode is normal

DC24L1 = BD1L18Q;


--RB6L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC9_8_L3
--operation mode is normal

RB6L71 = RB6_or_node[0][6];


--TC1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC10_13_W2
--operation mode is normal

TC1L231 = !RC1_rd_ptr_lsb;


--LB8L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_W3
--operation mode is normal

LB8L41 = !LB8_cout;


--LB5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_7_N2
--operation mode is normal

LB5L6 = !LB5_cout;


--LB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_3_D4
--operation mode is normal

LB1L31 = !LB1_cout;


--LB61L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC4_6_V3
--operation mode is normal

LB61L8 = LB61_cout;


--LB71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_6_V3
--operation mode is normal

LB71L9 = !LB71_cout;


--LB51L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_7_N3
--operation mode is normal

LB51L43 = !LB51_the_carries[10];


--LB31L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_9_U3
--operation mode is normal

LB31L31 = !LB31_cout;


--LB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_6_U3
--operation mode is normal

LB41L11 = LB41_cout;


--LB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC5_6_V3
--operation mode is arithmetic

LB71L3 = CARRY(LB61L8);


--~GND is ~GND at LC3_2_T3
--operation mode is normal

~GND = GND;


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--CLK3p is CLK3p at Pin_M25
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--CLK2p is CLK2p at Pin_P20
--operation mode is input

CLK2p = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(VCC);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(L1_inst23[7]);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(L1_inst23[6]);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(L1_inst23[6]);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(L1_inst23[6]);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(L1_inst23[6]);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(L1_inst23[6]);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(L1_inst23[6]);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(L1_inst23[0]);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output

ATWDTrigger_0 = OUTPUT(GND);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(GND);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(GND);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(GND);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(GND);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(GND);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(GND);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(GND);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(GND);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(VCC);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(GND);


--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output

ATWDTrigger_1 = OUTPUT(GND);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(GND);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(GND);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(GND);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(GND);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(GND);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(GND);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(GND);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(GND);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(VCC);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(GND);


--TC[7] is TC[7] at Pin_U24
--operation mode is output

TC[7] = OUTPUT(F1L201Q);


--TC[6] is TC[6] at Pin_T7
--operation mode is output

TC[6] = OUTPUT(F1L001Q);


--TC[5] is TC[5] at Pin_V3
--operation mode is output

TC[5] = OUTPUT(F1L99Q);


--TC[4] is TC[4] at Pin_A18
--operation mode is output

TC[4] = OUTPUT(F1L89Q);


--TC[3] is TC[3] at Pin_A20
--operation mode is output

TC[3] = OUTPUT(F1L79Q);


--TC[2] is TC[2] at Pin_B22
--operation mode is output

TC[2] = OUTPUT(F1L69Q);


--TC[1] is TC[1] at Pin_B18
--operation mode is output

TC[1] = OUTPUT(F1L59Q);


--TC[0] is TC[0] at Pin_B20
--operation mode is output

TC[0] = OUTPUT(F1L49Q);


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--TD2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

TD2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(PD1L55, PD1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--TD3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

TD3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(PD1L65, PD1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--TD4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

TD4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(PD1L75, PD1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--TD5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

TD5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(PD1L85, PD1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--TD6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

TD6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(PD1L95, PD1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--TD7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

TD7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(PD1L06, PD1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--TD8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

TD8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(PD1L16, PD1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--TD9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

TD9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(PD1L26, PD1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--TD01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

TD01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(PD1L36, PD1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--TD11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

TD11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(PD1L46, PD1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--TD21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

TD21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(PD1L56, PD1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--TD31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

TD31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(PD1L66, PD1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--TD41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

TD41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(PD1L76, PD1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--TD51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

TD51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(PD1L86, PD1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--TD61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

TD61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(PD1L96, PD1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--TD71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

TD71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(PD1L07, PD1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(PD1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(PD1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(PD1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(PD1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(PD1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(PD1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(PD1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(PD1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(PD1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(PD1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(PD1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(PD1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(PD1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(PD1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(PD1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(PD1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(PD1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(PD1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(PD1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(PD1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(PD1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(PD1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(PD1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(PD1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(PD1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(PD1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(PD1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(PD1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(PD1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(PD1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(PD1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(PD1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(PD1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(PD1L37);


--UD1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

UD1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(PD1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();




