# Automatic_Washing_Machine
Developed finite state machine (FSM) logic to control washing cycles. Utilized Verilog’s hardware description capabilities to design the washing machine’s logic
