<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='284' type='SmallVector&lt;int, 8&gt;'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='281'>/// The OpIdx-th cell contains the index in NewVRegs where the VRegs of the
    /// OpIdx-th operand starts. -1 means we do not have such mapping yet.
    /// Note: We use a SmallVector to avoid heap allocation for most cases.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='656' u='m' c='_ZN4llvm16RegisterBankInfo14OperandsMapperC1ERNS_12MachineInstrERKNS0_18InstructionMappingERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='665' u='m' c='_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='672' u='m' c='_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='728' u='m' c='_ZN4llvm16RegisterBankInfo14OperandsMapper8setVRegsEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='736' u='m' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='770' u='m' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='773' u='m' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='790' u='m' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb'/>
