SCHM0106

HEADER
{
 FREEID 1496
 VARIABLES
 {
  #ARCHITECTURE="pipeline"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #CONVERSIONFUNCTION1="std_logic_vectordddb85a2d4fd480e9e2a2bf2123f961fdddb85a2d4fd480e9e2a2bf2123f961fdddb85a2d4fd480e9e2a2bf2123f961f"
  #CONVERSIONFUNCTION2="std_ulogic_vectordddb85a2d4fd480e9e2a2bf2123f961fdddb85a2d4fd480e9e2a2bf2123f961fdddb85a2d4fd480e9e2a2bf2123f961f"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"cte_4\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000001008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #ENTITY="pipeline"
  #LANGUAGE="VHDL"
  AUTHOR="Fabio Fusimoto Pires"
  COMPANY="Poli-USP"
  CREATIONDATE="02/06/2019"
  PAGECOUNT="2"
  TITLE="No Title"
 }
 SYMBOL "#default" "coprocessador" "coprocessador"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559498126"
    #NAME="coprocessador"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fe7ab99-bc29-497b-88e0-d7f3267105a3"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,260)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,200,260)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,14,72,134)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,14,152,134)
     ALIGN 1
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 5
    }
    PIN  2, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="requisita_inter"
      #SIDE="top"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,10), (10,10), (0,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="end_inter(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,10), (10,10), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Estagio_EX" "Estagio_EX"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559498965"
    #NAME="Estagio_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fea2ad51-4dcc-4930-a47b-93502655ebb8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,520,820)
    FREEID 65
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,498,800)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,110,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (310,468,495,492)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,139,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (290,508,495,532)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,142,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,159,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,148,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (348,638,372,795)
     ALIGN 9
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 8
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,159,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,158,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,153,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (388,632,412,795)
     ALIGN 9
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 8
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,177,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,548,158,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,588,158,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (428,664,452,795)
     ALIGN 9
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 8
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (468,675,492,795)
     ALIGN 9
     MARGINS (1,1)
     PARENT 34
     ORIENTATION 8
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,176,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,508,160,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (375,28,495,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,668,220,692)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
     ORIENTATION 2
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,728,218,752)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
     ORIENTATION 2
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (360,68,495,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (371,108,495,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,538,332,795)
     ALIGN 1
     MARGINS (1,1)
     PARENT 52
     ORIENTATION 7
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,768,263,792)
     ALIGN 6
     MARGINS (1,1)
     PARENT 54
     ORIENTATION 2
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,583,292,795)
     ALIGN 1
     MARGINS (1,1)
     PARENT 56
     ORIENTATION 7
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,168,495,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (367,208,495,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (385,248,495,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EX_Flush"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (520,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EX_MEM_EscreveReg"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EX_MEM_en"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (520,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEM_WB_EscreveReg"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_EX_in(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_MEM_in(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_WB_in(2:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (360,820)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EX_MEM_Rd(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_Rd(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_Rs(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_Rt(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (400,820)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEM_WB_Rd(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="PC_mais_4(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="R1_in_ID(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="R2_in_ID(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (440,820)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Rd_MEM(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (480,820)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Rd_WB(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="end_desvio(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="end_salto(25:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (520,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MEM_WB_en"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Overflow_para_estagio_ID"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (0,740)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="jump_para_estagio_IF"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (520,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_MEM_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (520,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_WB_O(2:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (320,820)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="LeMem_para_estagio_ID(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,780)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PC_jump_para_estagio_ID(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (280,820)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rt_para_estagio_ID(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (520,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="oper_2_ULA_O(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (520,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="r_ULA_o(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (520,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="r_dst_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Estagio_ID" "Estagio_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559498268"
    #NAME="Estagio_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8e2e14de-a739-4ef9-b82d-1a2b40734333"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,660)
    FREEID 49
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,640)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,133,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,116,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (258,148,335,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (28,462,52,635)
     ALIGN 9
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,507,92,635)
     ALIGN 9
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 8
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,151,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,491,132,635)
     ALIGN 9
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 8
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,519,172,635)
     ALIGN 9
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 8
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (250,28,335,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (195,68,335,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,102,372)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,408,147,432)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (217,188,335,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,228,335,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (211,268,335,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,308,335,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (243,348,335,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (244,388,335,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (249,428,335,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (162,468,335,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (174,508,335,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (240,548,335,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (240,588,335,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EscreveReg"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_en"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (360,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Overflow"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (40,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_LeMem(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (80,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_Rt(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IF_ID_in(63:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (120,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="dados_reg(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (160,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="num_reg(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EX_Flush"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (360,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EX_MEM_en_O"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IF_Flush"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="hazard_dados"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (360,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_EX_O(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (360,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_MEM_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (360,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_WB_O(2:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (360,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PC_4_O(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (360,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rd_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (360,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rs_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (360,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rt_O(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (360,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="end_desvio_o(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (360,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="end_salto_O(25:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (360,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="r1_O(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (360,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="r2_O(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Estagio_IF" "Estagio_IF"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559589470"
    #NAME="Estagio_IF"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="012b6e91-c59b-42de-88a5-a735b00aa639"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,580)
    FREEID 40
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,560)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (279,448,355,472)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (278,308,355,332)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,65,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,94,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (233,368,355,392)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (312,408,355,432)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,426,252,555)
     ALIGN 9
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 8
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,328,182,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,393,92,555)
     ALIGN 9
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 8
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,371,132,555)
     ALIGN 9
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 8
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,424,172,555)
     ALIGN 9
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 8
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,450,212,555)
     ALIGN 9
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 8
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (264,28,355,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (285,488,355,512)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (217,188,355,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  36, 0, 0
    {
     TEXT "$#NAME"
     RECT (284,528,357,552)
     ALIGN 6
     MARGINS (1,1)
     PARENT 35
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,394,292,557)
     ALIGN 9
     MARGINS (1,1)
     PARENT 38
     ORIENTATION 5
    }
    PIN  2, 0, 0
    {
     COORD (380,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Excecao"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (380,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #NAME="IF_Flush"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Inter"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ac_inter"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (380,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="hazard_dados"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (380,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="jump"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="miss_cache_D"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="\"00000000000000000000000000000100\""
      #LENGTH="20"
      #NAME="Cte_4_Input(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (80,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="PC_excecao(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (120,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="PC_interrupcao(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (160,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="PC_jump(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (200,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_I(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (380,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ID_EX_en"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (380,500)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="R_I_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (380,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IF_ID_out(63:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  35, 0, 0
    {
     COORD (380,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MODIFIED=""
      #NAME="Done_in"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (280,580)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MODIFIED=""
      #NAME="end_cache_I(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Estagio_MEM" "Estagio_MEM"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559589509"
    #NAME="Estagio_MEM"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="166db0e6-674c-4ddf-ae5d-1f8999699cf2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,620)
    FREEID 43
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,598)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,145,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,159,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,148,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (388,314,412,595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,168,186,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,208,131,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,248,134,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,528,332,595)
     ALIGN 1
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 7
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,523,292,595)
     ALIGN 1
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 7
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,548,174,572)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (276,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (348,321,372,606)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 7
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (232,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (281,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (257,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  36, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,468,132,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 35
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,507,252,597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 38
     ORIENTATION 5
    }
    TEXT  42, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,426,212,597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 41
     ORIENTATION 5
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEM_WB_en"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_MEM_in(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_WB_in(2:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_ULOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (400,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in_MEM_PRINCIPAL(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="oper_2_ULA(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="r_ULA(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="r_dst_in(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (320,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="R_D_O"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (280,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="W_D_O"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="miss_cache_dados"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="C_WB_Out(2:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (360,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_out_MEM_PRINCIPAL(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mem_data_Out(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="r_ula_Out(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="reg_dest_Out(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  35, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MODIFIED=""
      #NAME="EscreveReg"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (240,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MODIFIED=""
      #NAME="Done_D_I"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  41, 0, 0
    {
     COORD (200,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MODIFIED=""
      #NAME="end_cache_D(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Estagio_WB" "Estagio_WB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559498853"
    #NAME="Estagio_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0fd7fdf3-e57d-469d-8544-d79b721c8e86"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,220)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,148,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,192,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,143,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,167,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (227,28,335,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,74,292,159)
     ALIGN 1
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 7
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,46,332,131)
     ALIGN 1
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 7
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C_WB_in(2:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mem_data_in(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="r_ula_in(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reg_dest_in(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EscreveReg"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (280,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WB_out(31:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (320,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WB_reg_out(4:0)"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memoria_principal" "memoria_principal"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1559589566"
    #NAME="memoria_principal"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ab469686-dc54-482f-9b61-43db22c9d1f2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,960,260)
    FREEID 31
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,960,260)
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,14,132,47)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,14,212,122)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (900,48,946,72)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (905,88,946,112)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (813,148,946,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (793,208,946,232)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  22, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,14,72,79)
     ALIGN 1
     MARGINS (1,1)
     PARENT 21
     ORIENTATION 5
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (874,8,947,32)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (775,108,946,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,188,177,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  6, 0, 0
    {
     COORD (120,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="R_I"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="Data_I(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,10), (10,10), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (960,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="W_D"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (960,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="R_D"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (960,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="Data_in_I(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (960,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="Data_out_D(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  21, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #MODIFIED="1"
      #NAME="Done_I"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (10,10), (-10,10), (0,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (960,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #MODIFIED="1"
      #NAME="Done_D"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (960,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="end_cache_D(31:0)"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="end_cache_I(31:0)"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3200,1500)
  MARGINS (0,0,0,0)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="0"
  }
 }
 
 BODY
 {
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Estagio_EX"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="Estagio_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fea2ad51-4dcc-4930-a47b-93502655ebb8"
   }
   COORD (1440,100)
   VERTEXES ( (2,1231), (6,1233), (10,1225), (12,1227), (14,1229), (26,1249), (18,1235), (20,1237), (22,1239), (36,1241), (38,1243), (28,1245), (30,1247), (42,1258), (44,1264), (54,1274), (56,1276), (52,1278), (16,1308), (24,1306), (32,1312), (34,1305), (40,1299), (48,1297), (50,1295), (58,1293), (60,1291), (62,1289), (4,1304), (8,1302) )
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,64,1479,99)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24
  }
  TEXT  26, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1460,920,1613,955)
   MARGINS (1,1)
   PARENT 24
  }
  INSTANCE  27, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Estagio_IF"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="Estagio_IF"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="012b6e91-c59b-42de-88a5-a735b00aa639"
   }
   COORD (300,140)
   VERTEXES ( (6,1268), (8,1333), (16,1335), (20,1270), (22,1275), (24,1273), (14,1280), (38,1330), (28,1251), (32,1222), (4,1262), (10,1260), (12,1265), (2,1259), (30,1266), (35,1325) )
   PINPROP 16,"#PORTFUNCTION","std_logic_vector"
  }
  TEXT  28, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (300,104,339,139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 27
  }
  TEXT  29, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (560,720,700,755)
   MARGINS (1,1)
   PARENT 27
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Estagio_ID"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="Estagio_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8e2e14de-a739-4ef9-b82d-1a2b40734333"
   }
   COORD (900,100)
   VERTEXES ( (2,1323), (4,1250), (12,1223), (22,1263), (24,1261), (8,1279), (10,1277), (14,1287), (16,1284), (18,1230), (20,1232), (6,1257), (26,1224), (28,1226), (30,1228), (32,1248), (34,1234), (36,1236), (38,1238), (40,1240), (42,1242), (44,1244), (46,1246) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (900,64,939,99)
   ALIGN 8
   MARGINS (1,1)
   PARENT 30
  }
  TEXT  32, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1100,760,1243,795)
   MARGINS (1,1)
   PARENT 30
  }
  INSTANCE  33, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Estagio_MEM"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="Estagio_MEM"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="166db0e6-674c-4ddf-ae5d-1f8999699cf2"
   }
   COORD (2080,100)
   VERTEXES ( (2,1298), (4,1296), (6,1294), (10,1292), (12,1290), (14,1288), (35,1303), (22,1281), (41,1328), (38,1327), (20,1315), (18,1317), (26,1319), (8,1322), (24,1252), (28,1313), (30,1254), (32,1309) )
   PINPROP 6,"#PORTFUNCTION","std_ulogic_vector"
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2080,64,2119,99)
   ALIGN 8
   MARGINS (1,1)
   PARENT 33
  }
  TEXT  35, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2100,720,2280,755)
   MARGINS (1,1)
   PARENT 33
  }
  INSTANCE  36, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Estagio_WB"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="Estagio_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0fd7fdf3-e57d-469d-8544-d79b721c8e86"
   }
   COORD (2660,100)
   VERTEXES ( (2,1253), (4,1314), (6,1255), (8,1310), (12,1285), (14,1282), (10,1300) )
  }
  TEXT  37, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2660,64,2699,99)
   ALIGN 8
   MARGINS (1,1)
   PARENT 36
  }
  TEXT  38, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2660,320,2824,355)
   MARGINS (1,1)
   PARENT 36
  }
  NET BUS  41, 0, 0
  NET WIRE  45, 0, 0
  NET BUS  58, 0, 0
  NET BUS  62, 0, 0
  NET BUS  66, 0, 0
  NET WIRE  78, 0, 0
  NET WIRE  82, 0, 0
  NET BUS  86, 0, 0
  NET BUS  90, 0, 0
  NET BUS  94, 0, 0
  NET BUS  98, 0, 0
  NET BUS  102, 0, 0
  NET BUS  106, 0, 0
  NET BUS  110, 0, 0
  NET BUS  114, 0, 0
  NET WIRE  118, 0, 0
  NET WIRE  122, 0, 0
  NET WIRE  183, 0, 0
  NET BUS  204, 0, 0
  NET BUS  208, 0, 0
  NET BUS  212, 0, 0
  NET BUS  216, 0, 0
  NET BUS  220, 0, 0
  NET BUS  224, 0, 0
  NET BUS  232, 0, 0
  INSTANCE  238, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memoria_principal"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="memoria_principal"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ab469686-dc54-482f-9b61-43db22c9d1f2"
   }
   COORD (720,1100)
   VERTEXES ( (28,1331), (21,1324), (6,1267), (8,1272), (24,1326), (12,1316), (14,1318), (26,1329), (16,1320), (18,1321) )
  }
  TEXT  239, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (720,1360,963,1395)
   MARGINS (1,1)
   PARENT 238
  }
  TEXT  240, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (720,1064,759,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 238
  }
  NET WIRE  393, 0, 0
  NET WIRE  474, 0, 0
  INSTANCE  480, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="coprocessador"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="coprocessador"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fe7ab99-bc29-497b-88e0-d7f3267105a3"
   }
   COORD (280,1040)
   VERTEXES ( (2,1269), (4,1271) )
  }
  TEXT  481, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,1300,474,1335)
   MARGINS (1,1)
   PARENT 480
  }
  TEXT  482, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,1004,319,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 480
  }
  NET WIRE  485, 0, 0
  NET WIRE  497, 0, 0
  NET WIRE  505, 0, 0
  {
   VARIABLES
   {
    #NAME="uc_prop_407"
   }
  }
  NET BUS  551, 0, 0
  NET BUS  555, 0, 0
  NET BUS  563, 0, 0
  NET BUS  569, 0, 0
  NET BUS  577, 0, 0
  NET WIRE  628, 0, 0
  NET WIRE  632, 0, 0
  NET BUS  696, 0, 0
  NET BUS  703, 0, 0
  NET BUS  716, 0, 0
  NET BUS  728, 0, 0
  NET WIRE  744, 0, 0
  NET WIRE  750, 0, 0
  NET BUS  756, 0, 0
  NET BUS  762, 0, 0
  NET WIRE  1086, 0, 0
  NET WIRE  1092, 0, 0
  NET BUS  1166, 0, 0
  NET BUS  1172, 0, 0
  INSTANCE  1210, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #INITIAL_VALUE="'1'"
    #LIBRARY="#terminals"
    #REFERENCE="AC_INTER"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (280,340)
   VERTEXES ( (2,1332) )
  }
  TEXT  1211, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (84,323,229,358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1210
  }
  NET WIRE  1214, 0, 0
  INSTANCE  1216, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #INITIAL_VALUE="\"00000000000000000000000000000100\""
    #LIBRARY="#terminals"
    #REFERENCE="CTE_4(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC_VECTOR"
   }
   COORD (280,480)
   VERTEXES ( (2,1334) )
  }
  TEXT  1217, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (60,463,229,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1216
  }
  NET BUS  1220, 0, 0
  VTX  1222, 0, 0
  {
   COORD (680,340)
  }
  VTX  1223, 0, 0
  {
   COORD (900,340)
  }
  VTX  1224, 0, 0
  {
   COORD (1260,300)
  }
  VTX  1225, 0, 0
  {
   COORD (1440,300)
  }
  VTX  1226, 0, 0
  {
   COORD (1260,340)
  }
  VTX  1227, 0, 0
  {
   COORD (1440,340)
  }
  VTX  1228, 0, 0
  {
   COORD (1260,380)
  }
  VTX  1229, 0, 0
  {
   COORD (1440,380)
  }
  VTX  1230, 0, 0
  {
   COORD (1260,140)
  }
  VTX  1231, 0, 0
  {
   COORD (1440,140)
  }
  VTX  1232, 0, 0
  {
   COORD (1260,180)
  }
  VTX  1233, 0, 0
  {
   COORD (1440,180)
  }
  VTX  1234, 0, 0
  {
   COORD (1260,460)
  }
  VTX  1235, 0, 0
  {
   COORD (1440,460)
  }
  VTX  1236, 0, 0
  {
   COORD (1260,500)
  }
  VTX  1237, 0, 0
  {
   COORD (1440,500)
  }
  VTX  1238, 0, 0
  {
   COORD (1260,540)
  }
  VTX  1239, 0, 0
  {
   COORD (1440,540)
  }
  VTX  1240, 0, 0
  {
   COORD (1260,580)
  }
  VTX  1241, 0, 0
  {
   COORD (1440,580)
  }
  VTX  1242, 0, 0
  {
   COORD (1260,620)
  }
  VTX  1243, 0, 0
  {
   COORD (1440,620)
  }
  VTX  1244, 0, 0
  {
   COORD (1260,660)
  }
  VTX  1245, 0, 0
  {
   COORD (1440,660)
  }
  VTX  1246, 0, 0
  {
   COORD (1260,700)
  }
  VTX  1247, 0, 0
  {
   COORD (1440,700)
  }
  VTX  1248, 0, 0
  {
   COORD (1260,420)
  }
  VTX  1249, 0, 0
  {
   COORD (1440,420)
  }
  VTX  1250, 0, 0
  {
   COORD (900,180)
  }
  VTX  1251, 0, 0
  {
   COORD (680,180)
  }
  VTX  1252, 0, 0
  {
   COORD (2520,140)
  }
  VTX  1253, 0, 0
  {
   COORD (2660,140)
  }
  VTX  1254, 0, 0
  {
   COORD (2520,220)
  }
  VTX  1255, 0, 0
  {
   COORD (2660,220)
  }
  VTX  1256, 0, 0
  {
   COORD (1360,780)
  }
  VTX  1257, 0, 0
  {
   COORD (1260,260)
  }
  VTX  1258, 0, 0
  {
   COORD (1440,780)
  }
  VTX  1259, 0, 0
  {
   COORD (680,600)
  }
  VTX  1260, 0, 0
  {
   COORD (680,520)
  }
  VTX  1261, 0, 0
  {
   COORD (900,520)
  }
  VTX  1262, 0, 0
  {
   COORD (680,460)
  }
  VTX  1263, 0, 0
  {
   COORD (900,460)
  }
  VTX  1264, 0, 0
  {
   COORD (1440,840)
  }
  VTX  1265, 0, 0
  {
   COORD (680,560)
  }
  VTX  1266, 0, 0
  {
   COORD (680,640)
  }
  VTX  1267, 0, 0
  {
   COORD (840,1100)
  }
  VTX  1268, 0, 0
  {
   COORD (300,300)
  }
  VTX  1269, 0, 0
  {
   COORD (340,1040)
  }
  VTX  1270, 0, 0
  {
   COORD (420,720)
  }
  VTX  1271, 0, 0
  {
   COORD (420,1040)
  }
  VTX  1272, 0, 0
  {
   COORD (920,1100)
  }
  VTX  1273, 0, 0
  {
   COORD (500,720)
  }
  VTX  1274, 0, 0
  {
   COORD (1440,880)
  }
  VTX  1275, 0, 0
  {
   COORD (460,720)
  }
  VTX  1276, 0, 0
  {
   COORD (1720,920)
  }
  VTX  1277, 0, 0
  {
   COORD (980,760)
  }
  VTX  1278, 0, 0
  {
   COORD (1760,920)
  }
  VTX  1279, 0, 0
  {
   COORD (940,760)
  }
  VTX  1280, 0, 0
  {
   COORD (540,720)
  }
  VTX  1281, 0, 0
  {
   COORD (2080,660)
  }
  VTX  1282, 0, 0
  {
   COORD (2980,320)
  }
  VTX  1283, 0, 0
  {
   COORD (1840,1060)
  }
  VTX  1284, 0, 0
  {
   COORD (1060,760)
  }
  VTX  1285, 0, 0
  {
   COORD (2940,320)
  }
  VTX  1286, 0, 0
  {
   COORD (1920,1040)
  }
  VTX  1287, 0, 0
  {
   COORD (1020,760)
  }
  VTX  1288, 0, 0
  {
   COORD (2080,360)
  }
  VTX  1289, 0, 0
  {
   COORD (1960,360)
  }
  VTX  1290, 0, 0
  {
   COORD (2080,320)
  }
  VTX  1291, 0, 0
  {
   COORD (1960,320)
  }
  VTX  1292, 0, 0
  {
   COORD (2080,280)
  }
  VTX  1293, 0, 0
  {
   COORD (1960,280)
  }
  VTX  1294, 0, 0
  {
   COORD (2080,220)
  }
  VTX  1295, 0, 0
  {
   COORD (1960,220)
  }
  VTX  1296, 0, 0
  {
   COORD (2080,180)
  }
  VTX  1297, 0, 0
  {
   COORD (1960,180)
  }
  VTX  1298, 0, 0
  {
   COORD (2080,140)
  }
  VTX  1299, 0, 0
  {
   COORD (1960,140)
  }
  VTX  1300, 0, 0
  {
   COORD (3020,140)
  }
  VTX  1301, 0, 0
  {
   COORD (2020,60)
  }
  VTX  1302, 0, 0
  {
   COORD (1960,620)
  }
  VTX  1303, 0, 0
  {
   COORD (2080,580)
  }
  VTX  1304, 0, 0
  {
   COORD (1960,580)
  }
  VTX  1305, 0, 0
  {
   COORD (1920,920)
  }
  VTX  1306, 0, 0
  {
   COORD (1840,920)
  }
  VTX  1307, 0, 0
  {
   COORD (2560,260)
  }
  VTX  1308, 0, 0
  {
   COORD (1800,920)
  }
  VTX  1309, 0, 0
  {
   COORD (2520,260)
  }
  VTX  1310, 0, 0
  {
   COORD (2660,260)
  }
  VTX  1311, 0, 0
  {
   COORD (2620,180)
  }
  VTX  1312, 0, 0
  {
   COORD (1880,920)
  }
  VTX  1313, 0, 0
  {
   COORD (2520,180)
  }
  VTX  1314, 0, 0
  {
   COORD (2660,180)
  }
  VTX  1315, 0, 0
  {
   COORD (2360,720)
  }
  VTX  1316, 0, 0
  {
   COORD (1680,1160)
  }
  VTX  1317, 0, 0
  {
   COORD (2400,720)
  }
  VTX  1318, 0, 0
  {
   COORD (1680,1200)
  }
  VTX  1319, 0, 0
  {
   COORD (2440,720)
  }
  VTX  1320, 0, 0
  {
   COORD (1680,1260)
  }
  VTX  1321, 0, 0
  {
   COORD (1680,1320)
  }
  VTX  1322, 0, 0
  {
   COORD (2480,720)
  }
  VTX  1323, 0, 0
  {
   COORD (900,140)
  }
  VTX  1324, 0, 0
  {
   COORD (780,1100)
  }
  VTX  1325, 0, 0
  {
   COORD (680,680)
  }
  VTX  1326, 0, 0
  {
   COORD (1680,1120)
  }
  VTX  1327, 0, 0
  {
   COORD (2320,720)
  }
  VTX  1328, 0, 0
  {
   COORD (2280,720)
  }
  VTX  1329, 0, 0
  {
   COORD (1680,1220)
  }
  VTX  1330, 0, 0
  {
   COORD (580,720)
  }
  VTX  1331, 0, 0
  {
   COORD (720,1300)
  }
  VTX  1332, 0, 0
  {
   COORD (280,340)
  }
  VTX  1333, 0, 0
  {
   COORD (300,340)
  }
  VTX  1334, 0, 0
  {
   COORD (280,480)
  }
  VTX  1335, 0, 0
  {
   COORD (300,480)
  }
  BUS  1336, 0, 0
  {
   NET 41
   VTX 1222, 1223
  }
  BUS  1337, 0, 0
  {
   NET 58
   VTX 1224, 1225
  }
  BUS  1338, 0, 0
  {
   NET 62
   VTX 1226, 1227
  }
  BUS  1339, 0, 0
  {
   NET 66
   VTX 1228, 1229
  }
  WIRE  1340, 0, 0
  {
   NET 78
   VTX 1230, 1231
  }
  WIRE  1341, 0, 0
  {
   NET 82
   VTX 1232, 1233
  }
  BUS  1342, 0, 0
  {
   NET 86
   VTX 1234, 1235
  }
  BUS  1343, 0, 0
  {
   NET 90
   VTX 1236, 1237
  }
  BUS  1344, 0, 0
  {
   NET 94
   VTX 1238, 1239
  }
  BUS  1345, 0, 0
  {
   NET 98
   VTX 1240, 1241
  }
  BUS  1346, 0, 0
  {
   NET 102
   VTX 1242, 1243
  }
  BUS  1347, 0, 0
  {
   NET 106
   VTX 1244, 1245
  }
  BUS  1348, 0, 0
  {
   NET 110
   VTX 1246, 1247
  }
  BUS  1349, 0, 0
  {
   NET 114
   VTX 1248, 1249
  }
  WIRE  1350, 0, 0
  {
   NET 45
   VTX 1250, 1251
  }
  BUS  1351, 0, 0
  {
   NET 224
   VTX 1252, 1253
  }
  BUS  1352, 0, 0
  {
   NET 232
   VTX 1254, 1255
  }
  VTX  1353, 0, 0
  {
   COORD (1360,260)
  }
  WIRE  1354, 0, 0
  {
   NET 393
   VTX 1256, 1353
  }
  WIRE  1355, 0, 0
  {
   NET 393
   VTX 1353, 1257
  }
  WIRE  1356, 0, 0
  {
   NET 393
   VTX 1256, 1258
  }
  VTX  1357, 0, 0
  {
   COORD (900,600)
  }
  WIRE  1358, 0, 0
  {
   NET 393
   VTX 1259, 1357
  }
  VTX  1359, 0, 0
  {
   COORD (900,780)
  }
  WIRE  1360, 0, 0
  {
   NET 393
   VTX 1357, 1359
  }
  WIRE  1361, 0, 0
  {
   NET 393
   VTX 1359, 1256
  }
  WIRE  1362, 0, 0
  {
   NET 122
   VTX 1260, 1261
  }
  WIRE  1363, 0, 0
  {
   NET 118
   VTX 1262, 1263
  }
  VTX  1364, 0, 0
  {
   COORD (860,840)
  }
  WIRE  1365, 0, 0
  {
   NET 474
   VTX 1264, 1364
  }
  VTX  1366, 0, 0
  {
   COORD (860,560)
  }
  WIRE  1367, 0, 0
  {
   NET 474
   VTX 1364, 1366
  }
  WIRE  1368, 0, 0
  {
   NET 474
   VTX 1366, 1265
  }
  VTX  1369, 0, 0
  {
   COORD (840,640)
  }
  WIRE  1370, 0, 0
  {
   NET 505
   VTX 1266, 1369
  }
  WIRE  1371, 0, 0
  {
   NET 505
   VTX 1369, 1267
  }
  VTX  1372, 0, 0
  {
   COORD (200,300)
  }
  WIRE  1373, 0, 0
  {
   NET 485
   VTX 1268, 1372
  }
  VTX  1374, 0, 0
  {
   COORD (200,800)
  }
  WIRE  1375, 0, 0
  {
   NET 485
   VTX 1372, 1374
  }
  VTX  1376, 0, 0
  {
   COORD (340,800)
  }
  WIRE  1377, 0, 0
  {
   NET 485
   VTX 1374, 1376
  }
  WIRE  1378, 0, 0
  {
   NET 485
   VTX 1376, 1269
  }
  BUS  1379, 0, 0
  {
   NET 551
   VTX 1270, 1271
  }
  VTX  1380, 0, 0
  {
   COORD (920,940)
  }
  BUS  1381, 0, 0
  {
   NET 555
   VTX 1272, 1380
  }
  VTX  1382, 0, 0
  {
   COORD (500,940)
  }
  BUS  1383, 0, 0
  {
   NET 555
   VTX 1380, 1382
  }
  BUS  1384, 0, 0
  {
   NET 555
   VTX 1382, 1273
  }
  VTX  1385, 0, 0
  {
   COORD (460,880)
  }
  BUS  1386, 0, 0
  {
   NET 563
   VTX 1274, 1385
  }
  BUS  1387, 0, 0
  {
   NET 563
   VTX 1385, 1275
  }
  VTX  1388, 0, 0
  {
   COORD (1720,960)
  }
  BUS  1389, 0, 0
  {
   NET 569
   VTX 1276, 1388
  }
  VTX  1390, 0, 0
  {
   COORD (980,960)
  }
  BUS  1391, 0, 0
  {
   NET 569
   VTX 1388, 1390
  }
  BUS  1392, 0, 0
  {
   NET 569
   VTX 1390, 1277
  }
  VTX  1393, 0, 0
  {
   COORD (1760,980)
  }
  BUS  1394, 0, 0
  {
   NET 577
   VTX 1278, 1393
  }
  VTX  1395, 0, 0
  {
   COORD (940,980)
  }
  BUS  1396, 0, 0
  {
   NET 577
   VTX 1393, 1395
  }
  BUS  1397, 0, 0
  {
   NET 577
   VTX 1395, 1279
  }
  VTX  1398, 0, 0
  {
   COORD (540,1000)
  }
  WIRE  1399, 0, 0
  {
   NET 497
   VTX 1280, 1398
  }
  VTX  1400, 0, 0
  {
   COORD (2040,1000)
  }
  WIRE  1401, 0, 0
  {
   NET 497
   VTX 1398, 1400
  }
  VTX  1402, 0, 0
  {
   COORD (2040,660)
  }
  WIRE  1403, 0, 0
  {
   NET 497
   VTX 1400, 1402
  }
  WIRE  1404, 0, 0
  {
   NET 497
   VTX 1402, 1281
  }
  VTX  1405, 0, 0
  {
   COORD (2980,1060)
  }
  BUS  1406, 0, 0
  {
   NET 703
   VTX 1282, 1405
  }
  BUS  1407, 0, 0
  {
   NET 703
   VTX 1405, 1283
  }
  VTX  1408, 0, 0
  {
   COORD (1060,1060)
  }
  BUS  1409, 0, 0
  {
   NET 703
   VTX 1283, 1408
  }
  BUS  1410, 0, 0
  {
   NET 703
   VTX 1408, 1284
  }
  VTX  1411, 0, 0
  {
   COORD (2940,1040)
  }
  BUS  1412, 0, 0
  {
   NET 696
   VTX 1285, 1411
  }
  BUS  1413, 0, 0
  {
   NET 696
   VTX 1411, 1286
  }
  VTX  1414, 0, 0
  {
   COORD (1020,1040)
  }
  BUS  1415, 0, 0
  {
   NET 696
   VTX 1286, 1414
  }
  BUS  1416, 0, 0
  {
   NET 696
   VTX 1414, 1287
  }
  BUS  1417, 0, 0
  {
   NET 220
   VTX 1288, 1289
  }
  BUS  1418, 0, 0
  {
   NET 216
   VTX 1290, 1291
  }
  BUS  1419, 0, 0
  {
   NET 212
   VTX 1292, 1293
  }
  BUS  1420, 0, 0
  {
   NET 208
   VTX 1294, 1295
  }
  BUS  1421, 0, 0
  {
   NET 204
   VTX 1296, 1297
  }
  WIRE  1422, 0, 0
  {
   NET 183
   VTX 1298, 1299
  }
  VTX  1423, 0, 0
  {
   COORD (3040,140)
  }
  WIRE  1424, 0, 0
  {
   NET 632
   VTX 1300, 1423
  }
  VTX  1425, 0, 0
  {
   COORD (3040,60)
  }
  WIRE  1426, 0, 0
  {
   NET 632
   VTX 1423, 1425
  }
  WIRE  1427, 0, 0
  {
   NET 632
   VTX 1425, 1301
  }
  VTX  1428, 0, 0
  {
   COORD (2020,620)
  }
  WIRE  1429, 0, 0
  {
   NET 632
   VTX 1301, 1428
  }
  WIRE  1430, 0, 0
  {
   NET 632
   VTX 1428, 1302
  }
  WIRE  1431, 0, 0
  {
   NET 628
   VTX 1303, 1304
  }
  BUS  1432, 0, 0
  {
   NET 696
   VTX 1286, 1305
  }
  BUS  1433, 0, 0
  {
   NET 703
   VTX 1283, 1306
  }
  VTX  1434, 0, 0
  {
   COORD (2560,980)
  }
  BUS  1435, 0, 0
  {
   NET 716
   VTX 1307, 1434
  }
  VTX  1436, 0, 0
  {
   COORD (1800,980)
  }
  BUS  1437, 0, 0
  {
   NET 716
   VTX 1434, 1436
  }
  BUS  1438, 0, 0
  {
   NET 716
   VTX 1436, 1308
  }
  BUS  1439, 0, 0
  {
   NET 716
   VTX 1309, 1307
  }
  BUS  1440, 0, 0
  {
   NET 716
   VTX 1307, 1310
  }
  VTX  1441, 0, 0
  {
   COORD (2620,940)
  }
  BUS  1442, 0, 0
  {
   NET 728
   VTX 1311, 1441
  }
  VTX  1443, 0, 0
  {
   COORD (1880,940)
  }
  BUS  1444, 0, 0
  {
   NET 728
   VTX 1441, 1443
  }
  BUS  1445, 0, 0
  {
   NET 728
   VTX 1443, 1312
  }
  BUS  1446, 0, 0
  {
   NET 728
   VTX 1313, 1311
  }
  BUS  1447, 0, 0
  {
   NET 728
   VTX 1311, 1314
  }
  VTX  1448, 0, 0
  {
   COORD (2360,1160)
  }
  WIRE  1449, 0, 0
  {
   NET 744
   VTX 1315, 1448
  }
  WIRE  1450, 0, 0
  {
   NET 744
   VTX 1448, 1316
  }
  VTX  1451, 0, 0
  {
   COORD (2400,1200)
  }
  WIRE  1452, 0, 0
  {
   NET 750
   VTX 1317, 1451
  }
  WIRE  1453, 0, 0
  {
   NET 750
   VTX 1451, 1318
  }
  VTX  1454, 0, 0
  {
   COORD (2440,1260)
  }
  BUS  1455, 0, 0
  {
   NET 756
   VTX 1319, 1454
  }
  BUS  1456, 0, 0
  {
   NET 756
   VTX 1454, 1320
  }
  VTX  1457, 0, 0
  {
   COORD (2480,1320)
  }
  BUS  1458, 0, 0
  {
   NET 762
   VTX 1321, 1457
  }
  BUS  1459, 0, 0
  {
   NET 762
   VTX 1457, 1322
  }
  VTX  1460, 0, 0
  {
   COORD (860,60)
  }
  WIRE  1461, 0, 0
  {
   NET 632
   VTX 1301, 1460
  }
  VTX  1462, 0, 0
  {
   COORD (860,140)
  }
  WIRE  1463, 0, 0
  {
   NET 632
   VTX 1460, 1462
  }
  WIRE  1464, 0, 0
  {
   NET 632
   VTX 1462, 1323
  }
  VTX  1465, 0, 0
  {
   COORD (780,680)
  }
  WIRE  1466, 0, 0
  {
   NET 1086
   VTX 1324, 1465
  }
  WIRE  1467, 0, 0
  {
   NET 1086
   VTX 1465, 1325
  }
  VTX  1468, 0, 0
  {
   COORD (2320,1120)
  }
  WIRE  1469, 0, 0
  {
   NET 1092
   VTX 1326, 1468
  }
  WIRE  1470, 0, 0
  {
   NET 1092
   VTX 1468, 1327
  }
  VTX  1471, 0, 0
  {
   COORD (2280,1220)
  }
  BUS  1472, 0, 0
  {
   NET 1166
   VTX 1328, 1471
  }
  BUS  1473, 0, 0
  {
   NET 1166
   VTX 1471, 1329
  }
  VTX  1474, 0, 0
  {
   COORD (580,1300)
  }
  BUS  1475, 0, 0
  {
   NET 1172
   VTX 1330, 1474
  }
  BUS  1476, 0, 0
  {
   NET 1172
   VTX 1474, 1331
  }
  WIRE  1477, 0, 0
  {
   NET 1214
   VTX 1332, 1333
  }
  BUS  1478, 0, 0
  {
   NET 1220
   VTX 1334, 1335
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3200,1500)
  MARGINS (0,0,0,0)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1519133026"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  1479, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2340,1266,2457,1319)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1480, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2514,1262,3184,1322)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1481, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2338,1326,2409,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1482, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2511,1322,3181,1382)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1483, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (2540,1140,2835,1241)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  1484, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2338,1444,2417,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1485, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2510,1440,3180,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1486, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2336,1384,2464,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1487, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2510,1394,3170,1429)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  1488, 0, 0
  {
   PAGEALIGN 10
   RECT (2320,1120,3201,1501)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1489, 0, 0
  {
   PAGEALIGN 10
   RECT (2320,1320,3201,1321)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1490, 0, 0
  {
   PAGEALIGN 10
   RECT (2320,1260,3201,1261)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1491, 0, 0
  {
   PAGEALIGN 10
   RECT (2320,1380,3201,1381)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1492, 0, 0
  {
   PAGEALIGN 10
   RECT (2320,1440,3201,1441)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1493, 0, 0
  {
   PAGEALIGN 10
   RECT (2500,1120,2501,1261)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  1494, 0, 0
  {
   PAGEALIGN 10
   RECT (2500,1260,2501,1501)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  1495, 0, 0
  {
   PAGEALIGN 10
   RECT (2340,1180,2479,1225)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

