
Optocoupler.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000087c  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         0000096c  00000000  00000000  000008d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      000009b7  00000000  00000000  0000123c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 36 00 	call	0x6c	; 0x6c <main>
  64:	0c 94 3c 04 	jmp	0x878	; 0x878 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <main>:
#include "../Include/LIB/STD_TYPES.h"

#include "../Include/MCAL/DIO/DIO_Interface.h"
//#include "../Include/MCAL/DIO/DIO_Private.h"
int main(void)
{
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	cd b7       	in	r28, 0x3d	; 61
  72:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPortDirection(DIO_PORTA,0x01);
  74:	80 e0       	ldi	r24, 0x00	; 0
  76:	61 e0       	ldi	r22, 0x01	; 1
  78:	0e 94 95 03 	call	0x72a	; 0x72a <MDIO_voidSetPortDirection>
//		_delay_ms(1000);
//		MDIO_voidSetPinValue(DIO_PORTA,PIN0,DIO_INPUT);
//		_delay_ms(1000);

		//H Bridge Relay
		MDIO_voidSetPinValue(DIO_PORTA,PIN0,DIO_OUTPUT);
  7c:	80 e0       	ldi	r24, 0x00	; 0
  7e:	60 e0       	ldi	r22, 0x00	; 0
  80:	41 e0       	ldi	r20, 0x01	; 1
  82:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <MDIO_voidSetPinValue>
		MDIO_voidSetPinValue(DIO_PORTA,PIN1,DIO_INPUT);
  86:	80 e0       	ldi	r24, 0x00	; 0
  88:	61 e0       	ldi	r22, 0x01	; 1
  8a:	40 e0       	ldi	r20, 0x00	; 0
  8c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <MDIO_voidSetPinValue>
  90:	f5 cf       	rjmp	.-22     	; 0x7c <main+0x10>

00000092 <MDIO_voidSetPinDirection>:


// MDIO_voidSetPinDirection(DIO_PORTA, PIN0, DIO_OUTPUT);

void MDIO_voidSetPinDirection(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_DIRECTION_e A_pinDirection)
{
  92:	df 93       	push	r29
  94:	cf 93       	push	r28
  96:	cd b7       	in	r28, 0x3d	; 61
  98:	de b7       	in	r29, 0x3e	; 62
  9a:	2d 97       	sbiw	r28, 0x0d	; 13
  9c:	0f b6       	in	r0, 0x3f	; 63
  9e:	f8 94       	cli
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	0f be       	out	0x3f, r0	; 63
  a4:	cd bf       	out	0x3d, r28	; 61
  a6:	89 83       	std	Y+1, r24	; 0x01
  a8:	6a 83       	std	Y+2, r22	; 0x02
  aa:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinDirection <= DIO_OUTPUT) )
  ac:	89 81       	ldd	r24, Y+1	; 0x01
  ae:	84 30       	cpi	r24, 0x04	; 4
  b0:	08 f0       	brcs	.+2      	; 0xb4 <MDIO_voidSetPinDirection+0x22>
  b2:	09 c1       	rjmp	.+530    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
  b4:	8a 81       	ldd	r24, Y+2	; 0x02
  b6:	88 30       	cpi	r24, 0x08	; 8
  b8:	08 f0       	brcs	.+2      	; 0xbc <MDIO_voidSetPinDirection+0x2a>
  ba:	05 c1       	rjmp	.+522    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
  bc:	8b 81       	ldd	r24, Y+3	; 0x03
  be:	82 30       	cpi	r24, 0x02	; 2
  c0:	08 f0       	brcs	.+2      	; 0xc4 <MDIO_voidSetPinDirection+0x32>
  c2:	01 c1       	rjmp	.+514    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
	{
		switch (A_portID)
  c4:	89 81       	ldd	r24, Y+1	; 0x01
  c6:	28 2f       	mov	r18, r24
  c8:	30 e0       	ldi	r19, 0x00	; 0
  ca:	3d 87       	std	Y+13, r19	; 0x0d
  cc:	2c 87       	std	Y+12, r18	; 0x0c
  ce:	8c 85       	ldd	r24, Y+12	; 0x0c
  d0:	9d 85       	ldd	r25, Y+13	; 0x0d
  d2:	81 30       	cpi	r24, 0x01	; 1
  d4:	91 05       	cpc	r25, r1
  d6:	09 f4       	brne	.+2      	; 0xda <MDIO_voidSetPinDirection+0x48>
  d8:	4f c0       	rjmp	.+158    	; 0x178 <MDIO_voidSetPinDirection+0xe6>
  da:	2c 85       	ldd	r18, Y+12	; 0x0c
  dc:	3d 85       	ldd	r19, Y+13	; 0x0d
  de:	22 30       	cpi	r18, 0x02	; 2
  e0:	31 05       	cpc	r19, r1
  e2:	2c f4       	brge	.+10     	; 0xee <MDIO_voidSetPinDirection+0x5c>
  e4:	8c 85       	ldd	r24, Y+12	; 0x0c
  e6:	9d 85       	ldd	r25, Y+13	; 0x0d
  e8:	00 97       	sbiw	r24, 0x00	; 0
  ea:	71 f0       	breq	.+28     	; 0x108 <MDIO_voidSetPinDirection+0x76>
  ec:	ec c0       	rjmp	.+472    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
  ee:	2c 85       	ldd	r18, Y+12	; 0x0c
  f0:	3d 85       	ldd	r19, Y+13	; 0x0d
  f2:	22 30       	cpi	r18, 0x02	; 2
  f4:	31 05       	cpc	r19, r1
  f6:	09 f4       	brne	.+2      	; 0xfa <MDIO_voidSetPinDirection+0x68>
  f8:	77 c0       	rjmp	.+238    	; 0x1e8 <MDIO_voidSetPinDirection+0x156>
  fa:	8c 85       	ldd	r24, Y+12	; 0x0c
  fc:	9d 85       	ldd	r25, Y+13	; 0x0d
  fe:	83 30       	cpi	r24, 0x03	; 3
 100:	91 05       	cpc	r25, r1
 102:	09 f4       	brne	.+2      	; 0x106 <MDIO_voidSetPinDirection+0x74>
 104:	a9 c0       	rjmp	.+338    	; 0x258 <MDIO_voidSetPinDirection+0x1c6>
 106:	df c0       	rjmp	.+446    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
		{
		case DIO_PORTA:
			switch (A_pinDirection)
 108:	8b 81       	ldd	r24, Y+3	; 0x03
 10a:	28 2f       	mov	r18, r24
 10c:	30 e0       	ldi	r19, 0x00	; 0
 10e:	3b 87       	std	Y+11, r19	; 0x0b
 110:	2a 87       	std	Y+10, r18	; 0x0a
 112:	8a 85       	ldd	r24, Y+10	; 0x0a
 114:	9b 85       	ldd	r25, Y+11	; 0x0b
 116:	00 97       	sbiw	r24, 0x00	; 0
 118:	31 f0       	breq	.+12     	; 0x126 <MDIO_voidSetPinDirection+0x94>
 11a:	2a 85       	ldd	r18, Y+10	; 0x0a
 11c:	3b 85       	ldd	r19, Y+11	; 0x0b
 11e:	21 30       	cpi	r18, 0x01	; 1
 120:	31 05       	cpc	r19, r1
 122:	b1 f0       	breq	.+44     	; 0x150 <MDIO_voidSetPinDirection+0xbe>
 124:	d0 c0       	rjmp	.+416    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRA_REG,A_pinID);
 126:	aa e3       	ldi	r26, 0x3A	; 58
 128:	b0 e0       	ldi	r27, 0x00	; 0
 12a:	ea e3       	ldi	r30, 0x3A	; 58
 12c:	f0 e0       	ldi	r31, 0x00	; 0
 12e:	80 81       	ld	r24, Z
 130:	48 2f       	mov	r20, r24
 132:	8a 81       	ldd	r24, Y+2	; 0x02
 134:	28 2f       	mov	r18, r24
 136:	30 e0       	ldi	r19, 0x00	; 0
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	02 2e       	mov	r0, r18
 13e:	02 c0       	rjmp	.+4      	; 0x144 <MDIO_voidSetPinDirection+0xb2>
 140:	88 0f       	add	r24, r24
 142:	99 1f       	adc	r25, r25
 144:	0a 94       	dec	r0
 146:	e2 f7       	brpl	.-8      	; 0x140 <MDIO_voidSetPinDirection+0xae>
 148:	80 95       	com	r24
 14a:	84 23       	and	r24, r20
 14c:	8c 93       	st	X, r24
 14e:	bb c0       	rjmp	.+374    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRA_REG,A_pinID);
 150:	aa e3       	ldi	r26, 0x3A	; 58
 152:	b0 e0       	ldi	r27, 0x00	; 0
 154:	ea e3       	ldi	r30, 0x3A	; 58
 156:	f0 e0       	ldi	r31, 0x00	; 0
 158:	80 81       	ld	r24, Z
 15a:	48 2f       	mov	r20, r24
 15c:	8a 81       	ldd	r24, Y+2	; 0x02
 15e:	28 2f       	mov	r18, r24
 160:	30 e0       	ldi	r19, 0x00	; 0
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	02 2e       	mov	r0, r18
 168:	02 c0       	rjmp	.+4      	; 0x16e <MDIO_voidSetPinDirection+0xdc>
 16a:	88 0f       	add	r24, r24
 16c:	99 1f       	adc	r25, r25
 16e:	0a 94       	dec	r0
 170:	e2 f7       	brpl	.-8      	; 0x16a <MDIO_voidSetPinDirection+0xd8>
 172:	84 2b       	or	r24, r20
 174:	8c 93       	st	X, r24
 176:	a7 c0       	rjmp	.+334    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinDirection)
 178:	8b 81       	ldd	r24, Y+3	; 0x03
 17a:	28 2f       	mov	r18, r24
 17c:	30 e0       	ldi	r19, 0x00	; 0
 17e:	39 87       	std	Y+9, r19	; 0x09
 180:	28 87       	std	Y+8, r18	; 0x08
 182:	88 85       	ldd	r24, Y+8	; 0x08
 184:	99 85       	ldd	r25, Y+9	; 0x09
 186:	00 97       	sbiw	r24, 0x00	; 0
 188:	31 f0       	breq	.+12     	; 0x196 <MDIO_voidSetPinDirection+0x104>
 18a:	28 85       	ldd	r18, Y+8	; 0x08
 18c:	39 85       	ldd	r19, Y+9	; 0x09
 18e:	21 30       	cpi	r18, 0x01	; 1
 190:	31 05       	cpc	r19, r1
 192:	b1 f0       	breq	.+44     	; 0x1c0 <MDIO_voidSetPinDirection+0x12e>
 194:	98 c0       	rjmp	.+304    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRB_REG,A_pinID);
 196:	a7 e3       	ldi	r26, 0x37	; 55
 198:	b0 e0       	ldi	r27, 0x00	; 0
 19a:	e7 e3       	ldi	r30, 0x37	; 55
 19c:	f0 e0       	ldi	r31, 0x00	; 0
 19e:	80 81       	ld	r24, Z
 1a0:	48 2f       	mov	r20, r24
 1a2:	8a 81       	ldd	r24, Y+2	; 0x02
 1a4:	28 2f       	mov	r18, r24
 1a6:	30 e0       	ldi	r19, 0x00	; 0
 1a8:	81 e0       	ldi	r24, 0x01	; 1
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	02 2e       	mov	r0, r18
 1ae:	02 c0       	rjmp	.+4      	; 0x1b4 <MDIO_voidSetPinDirection+0x122>
 1b0:	88 0f       	add	r24, r24
 1b2:	99 1f       	adc	r25, r25
 1b4:	0a 94       	dec	r0
 1b6:	e2 f7       	brpl	.-8      	; 0x1b0 <MDIO_voidSetPinDirection+0x11e>
 1b8:	80 95       	com	r24
 1ba:	84 23       	and	r24, r20
 1bc:	8c 93       	st	X, r24
 1be:	83 c0       	rjmp	.+262    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRB_REG,A_pinID);
 1c0:	a7 e3       	ldi	r26, 0x37	; 55
 1c2:	b0 e0       	ldi	r27, 0x00	; 0
 1c4:	e7 e3       	ldi	r30, 0x37	; 55
 1c6:	f0 e0       	ldi	r31, 0x00	; 0
 1c8:	80 81       	ld	r24, Z
 1ca:	48 2f       	mov	r20, r24
 1cc:	8a 81       	ldd	r24, Y+2	; 0x02
 1ce:	28 2f       	mov	r18, r24
 1d0:	30 e0       	ldi	r19, 0x00	; 0
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 2e       	mov	r0, r18
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <MDIO_voidSetPinDirection+0x14c>
 1da:	88 0f       	add	r24, r24
 1dc:	99 1f       	adc	r25, r25
 1de:	0a 94       	dec	r0
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <MDIO_voidSetPinDirection+0x148>
 1e2:	84 2b       	or	r24, r20
 1e4:	8c 93       	st	X, r24
 1e6:	6f c0       	rjmp	.+222    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinDirection)
 1e8:	8b 81       	ldd	r24, Y+3	; 0x03
 1ea:	28 2f       	mov	r18, r24
 1ec:	30 e0       	ldi	r19, 0x00	; 0
 1ee:	3f 83       	std	Y+7, r19	; 0x07
 1f0:	2e 83       	std	Y+6, r18	; 0x06
 1f2:	8e 81       	ldd	r24, Y+6	; 0x06
 1f4:	9f 81       	ldd	r25, Y+7	; 0x07
 1f6:	00 97       	sbiw	r24, 0x00	; 0
 1f8:	31 f0       	breq	.+12     	; 0x206 <MDIO_voidSetPinDirection+0x174>
 1fa:	2e 81       	ldd	r18, Y+6	; 0x06
 1fc:	3f 81       	ldd	r19, Y+7	; 0x07
 1fe:	21 30       	cpi	r18, 0x01	; 1
 200:	31 05       	cpc	r19, r1
 202:	b1 f0       	breq	.+44     	; 0x230 <MDIO_voidSetPinDirection+0x19e>
 204:	60 c0       	rjmp	.+192    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRC_REG,A_pinID);
 206:	a4 e3       	ldi	r26, 0x34	; 52
 208:	b0 e0       	ldi	r27, 0x00	; 0
 20a:	e4 e3       	ldi	r30, 0x34	; 52
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	80 81       	ld	r24, Z
 210:	48 2f       	mov	r20, r24
 212:	8a 81       	ldd	r24, Y+2	; 0x02
 214:	28 2f       	mov	r18, r24
 216:	30 e0       	ldi	r19, 0x00	; 0
 218:	81 e0       	ldi	r24, 0x01	; 1
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	02 2e       	mov	r0, r18
 21e:	02 c0       	rjmp	.+4      	; 0x224 <MDIO_voidSetPinDirection+0x192>
 220:	88 0f       	add	r24, r24
 222:	99 1f       	adc	r25, r25
 224:	0a 94       	dec	r0
 226:	e2 f7       	brpl	.-8      	; 0x220 <MDIO_voidSetPinDirection+0x18e>
 228:	80 95       	com	r24
 22a:	84 23       	and	r24, r20
 22c:	8c 93       	st	X, r24
 22e:	4b c0       	rjmp	.+150    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRC_REG,A_pinID);
 230:	a4 e3       	ldi	r26, 0x34	; 52
 232:	b0 e0       	ldi	r27, 0x00	; 0
 234:	e4 e3       	ldi	r30, 0x34	; 52
 236:	f0 e0       	ldi	r31, 0x00	; 0
 238:	80 81       	ld	r24, Z
 23a:	48 2f       	mov	r20, r24
 23c:	8a 81       	ldd	r24, Y+2	; 0x02
 23e:	28 2f       	mov	r18, r24
 240:	30 e0       	ldi	r19, 0x00	; 0
 242:	81 e0       	ldi	r24, 0x01	; 1
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	02 2e       	mov	r0, r18
 248:	02 c0       	rjmp	.+4      	; 0x24e <MDIO_voidSetPinDirection+0x1bc>
 24a:	88 0f       	add	r24, r24
 24c:	99 1f       	adc	r25, r25
 24e:	0a 94       	dec	r0
 250:	e2 f7       	brpl	.-8      	; 0x24a <MDIO_voidSetPinDirection+0x1b8>
 252:	84 2b       	or	r24, r20
 254:	8c 93       	st	X, r24
 256:	37 c0       	rjmp	.+110    	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinDirection)
 258:	8b 81       	ldd	r24, Y+3	; 0x03
 25a:	28 2f       	mov	r18, r24
 25c:	30 e0       	ldi	r19, 0x00	; 0
 25e:	3d 83       	std	Y+5, r19	; 0x05
 260:	2c 83       	std	Y+4, r18	; 0x04
 262:	8c 81       	ldd	r24, Y+4	; 0x04
 264:	9d 81       	ldd	r25, Y+5	; 0x05
 266:	00 97       	sbiw	r24, 0x00	; 0
 268:	31 f0       	breq	.+12     	; 0x276 <MDIO_voidSetPinDirection+0x1e4>
 26a:	2c 81       	ldd	r18, Y+4	; 0x04
 26c:	3d 81       	ldd	r19, Y+5	; 0x05
 26e:	21 30       	cpi	r18, 0x01	; 1
 270:	31 05       	cpc	r19, r1
 272:	b1 f0       	breq	.+44     	; 0x2a0 <MDIO_voidSetPinDirection+0x20e>
 274:	28 c0       	rjmp	.+80     	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRD_REG,A_pinID);
 276:	a1 e3       	ldi	r26, 0x31	; 49
 278:	b0 e0       	ldi	r27, 0x00	; 0
 27a:	e1 e3       	ldi	r30, 0x31	; 49
 27c:	f0 e0       	ldi	r31, 0x00	; 0
 27e:	80 81       	ld	r24, Z
 280:	48 2f       	mov	r20, r24
 282:	8a 81       	ldd	r24, Y+2	; 0x02
 284:	28 2f       	mov	r18, r24
 286:	30 e0       	ldi	r19, 0x00	; 0
 288:	81 e0       	ldi	r24, 0x01	; 1
 28a:	90 e0       	ldi	r25, 0x00	; 0
 28c:	02 2e       	mov	r0, r18
 28e:	02 c0       	rjmp	.+4      	; 0x294 <MDIO_voidSetPinDirection+0x202>
 290:	88 0f       	add	r24, r24
 292:	99 1f       	adc	r25, r25
 294:	0a 94       	dec	r0
 296:	e2 f7       	brpl	.-8      	; 0x290 <MDIO_voidSetPinDirection+0x1fe>
 298:	80 95       	com	r24
 29a:	84 23       	and	r24, r20
 29c:	8c 93       	st	X, r24
 29e:	13 c0       	rjmp	.+38     	; 0x2c6 <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRD_REG,A_pinID);
 2a0:	a1 e3       	ldi	r26, 0x31	; 49
 2a2:	b0 e0       	ldi	r27, 0x00	; 0
 2a4:	e1 e3       	ldi	r30, 0x31	; 49
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	80 81       	ld	r24, Z
 2aa:	48 2f       	mov	r20, r24
 2ac:	8a 81       	ldd	r24, Y+2	; 0x02
 2ae:	28 2f       	mov	r18, r24
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	02 2e       	mov	r0, r18
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <MDIO_voidSetPinDirection+0x22c>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	0a 94       	dec	r0
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <MDIO_voidSetPinDirection+0x228>
 2c2:	84 2b       	or	r24, r20
 2c4:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
 2c6:	2d 96       	adiw	r28, 0x0d	; 13
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	f8 94       	cli
 2cc:	de bf       	out	0x3e, r29	; 62
 2ce:	0f be       	out	0x3f, r0	; 63
 2d0:	cd bf       	out	0x3d, r28	; 61
 2d2:	cf 91       	pop	r28
 2d4:	df 91       	pop	r29
 2d6:	08 95       	ret

000002d8 <MDIO_voidSetPinValue>:


void MDIO_voidSetPinValue(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_VALUE_e A_pinValue)
{
 2d8:	df 93       	push	r29
 2da:	cf 93       	push	r28
 2dc:	cd b7       	in	r28, 0x3d	; 61
 2de:	de b7       	in	r29, 0x3e	; 62
 2e0:	2d 97       	sbiw	r28, 0x0d	; 13
 2e2:	0f b6       	in	r0, 0x3f	; 63
 2e4:	f8 94       	cli
 2e6:	de bf       	out	0x3e, r29	; 62
 2e8:	0f be       	out	0x3f, r0	; 63
 2ea:	cd bf       	out	0x3d, r28	; 61
 2ec:	89 83       	std	Y+1, r24	; 0x01
 2ee:	6a 83       	std	Y+2, r22	; 0x02
 2f0:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinValue <= DIO_SET) )
 2f2:	89 81       	ldd	r24, Y+1	; 0x01
 2f4:	84 30       	cpi	r24, 0x04	; 4
 2f6:	08 f0       	brcs	.+2      	; 0x2fa <MDIO_voidSetPinValue+0x22>
 2f8:	09 c1       	rjmp	.+530    	; 0x50c <MDIO_voidSetPinValue+0x234>
 2fa:	8a 81       	ldd	r24, Y+2	; 0x02
 2fc:	88 30       	cpi	r24, 0x08	; 8
 2fe:	08 f0       	brcs	.+2      	; 0x302 <MDIO_voidSetPinValue+0x2a>
 300:	05 c1       	rjmp	.+522    	; 0x50c <MDIO_voidSetPinValue+0x234>
 302:	8b 81       	ldd	r24, Y+3	; 0x03
 304:	82 30       	cpi	r24, 0x02	; 2
 306:	08 f0       	brcs	.+2      	; 0x30a <MDIO_voidSetPinValue+0x32>
 308:	01 c1       	rjmp	.+514    	; 0x50c <MDIO_voidSetPinValue+0x234>
	{
		switch (A_portID)
 30a:	89 81       	ldd	r24, Y+1	; 0x01
 30c:	28 2f       	mov	r18, r24
 30e:	30 e0       	ldi	r19, 0x00	; 0
 310:	3d 87       	std	Y+13, r19	; 0x0d
 312:	2c 87       	std	Y+12, r18	; 0x0c
 314:	8c 85       	ldd	r24, Y+12	; 0x0c
 316:	9d 85       	ldd	r25, Y+13	; 0x0d
 318:	81 30       	cpi	r24, 0x01	; 1
 31a:	91 05       	cpc	r25, r1
 31c:	09 f4       	brne	.+2      	; 0x320 <MDIO_voidSetPinValue+0x48>
 31e:	4f c0       	rjmp	.+158    	; 0x3be <MDIO_voidSetPinValue+0xe6>
 320:	2c 85       	ldd	r18, Y+12	; 0x0c
 322:	3d 85       	ldd	r19, Y+13	; 0x0d
 324:	22 30       	cpi	r18, 0x02	; 2
 326:	31 05       	cpc	r19, r1
 328:	2c f4       	brge	.+10     	; 0x334 <MDIO_voidSetPinValue+0x5c>
 32a:	8c 85       	ldd	r24, Y+12	; 0x0c
 32c:	9d 85       	ldd	r25, Y+13	; 0x0d
 32e:	00 97       	sbiw	r24, 0x00	; 0
 330:	71 f0       	breq	.+28     	; 0x34e <MDIO_voidSetPinValue+0x76>
 332:	ec c0       	rjmp	.+472    	; 0x50c <MDIO_voidSetPinValue+0x234>
 334:	2c 85       	ldd	r18, Y+12	; 0x0c
 336:	3d 85       	ldd	r19, Y+13	; 0x0d
 338:	22 30       	cpi	r18, 0x02	; 2
 33a:	31 05       	cpc	r19, r1
 33c:	09 f4       	brne	.+2      	; 0x340 <MDIO_voidSetPinValue+0x68>
 33e:	77 c0       	rjmp	.+238    	; 0x42e <MDIO_voidSetPinValue+0x156>
 340:	8c 85       	ldd	r24, Y+12	; 0x0c
 342:	9d 85       	ldd	r25, Y+13	; 0x0d
 344:	83 30       	cpi	r24, 0x03	; 3
 346:	91 05       	cpc	r25, r1
 348:	09 f4       	brne	.+2      	; 0x34c <MDIO_voidSetPinValue+0x74>
 34a:	a9 c0       	rjmp	.+338    	; 0x49e <MDIO_voidSetPinValue+0x1c6>
 34c:	df c0       	rjmp	.+446    	; 0x50c <MDIO_voidSetPinValue+0x234>
		{
		case DIO_PORTA:
			switch (A_pinValue)
 34e:	8b 81       	ldd	r24, Y+3	; 0x03
 350:	28 2f       	mov	r18, r24
 352:	30 e0       	ldi	r19, 0x00	; 0
 354:	3b 87       	std	Y+11, r19	; 0x0b
 356:	2a 87       	std	Y+10, r18	; 0x0a
 358:	8a 85       	ldd	r24, Y+10	; 0x0a
 35a:	9b 85       	ldd	r25, Y+11	; 0x0b
 35c:	00 97       	sbiw	r24, 0x00	; 0
 35e:	31 f0       	breq	.+12     	; 0x36c <MDIO_voidSetPinValue+0x94>
 360:	2a 85       	ldd	r18, Y+10	; 0x0a
 362:	3b 85       	ldd	r19, Y+11	; 0x0b
 364:	21 30       	cpi	r18, 0x01	; 1
 366:	31 05       	cpc	r19, r1
 368:	b1 f0       	breq	.+44     	; 0x396 <MDIO_voidSetPinValue+0xbe>
 36a:	d0 c0       	rjmp	.+416    	; 0x50c <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTA_REG,A_pinID);
 36c:	ab e3       	ldi	r26, 0x3B	; 59
 36e:	b0 e0       	ldi	r27, 0x00	; 0
 370:	eb e3       	ldi	r30, 0x3B	; 59
 372:	f0 e0       	ldi	r31, 0x00	; 0
 374:	80 81       	ld	r24, Z
 376:	48 2f       	mov	r20, r24
 378:	8a 81       	ldd	r24, Y+2	; 0x02
 37a:	28 2f       	mov	r18, r24
 37c:	30 e0       	ldi	r19, 0x00	; 0
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 2e       	mov	r0, r18
 384:	02 c0       	rjmp	.+4      	; 0x38a <MDIO_voidSetPinValue+0xb2>
 386:	88 0f       	add	r24, r24
 388:	99 1f       	adc	r25, r25
 38a:	0a 94       	dec	r0
 38c:	e2 f7       	brpl	.-8      	; 0x386 <MDIO_voidSetPinValue+0xae>
 38e:	80 95       	com	r24
 390:	84 23       	and	r24, r20
 392:	8c 93       	st	X, r24
 394:	bb c0       	rjmp	.+374    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTA_REG,A_pinID);
 396:	ab e3       	ldi	r26, 0x3B	; 59
 398:	b0 e0       	ldi	r27, 0x00	; 0
 39a:	eb e3       	ldi	r30, 0x3B	; 59
 39c:	f0 e0       	ldi	r31, 0x00	; 0
 39e:	80 81       	ld	r24, Z
 3a0:	48 2f       	mov	r20, r24
 3a2:	8a 81       	ldd	r24, Y+2	; 0x02
 3a4:	28 2f       	mov	r18, r24
 3a6:	30 e0       	ldi	r19, 0x00	; 0
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	90 e0       	ldi	r25, 0x00	; 0
 3ac:	02 2e       	mov	r0, r18
 3ae:	02 c0       	rjmp	.+4      	; 0x3b4 <MDIO_voidSetPinValue+0xdc>
 3b0:	88 0f       	add	r24, r24
 3b2:	99 1f       	adc	r25, r25
 3b4:	0a 94       	dec	r0
 3b6:	e2 f7       	brpl	.-8      	; 0x3b0 <MDIO_voidSetPinValue+0xd8>
 3b8:	84 2b       	or	r24, r20
 3ba:	8c 93       	st	X, r24
 3bc:	a7 c0       	rjmp	.+334    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinValue)
 3be:	8b 81       	ldd	r24, Y+3	; 0x03
 3c0:	28 2f       	mov	r18, r24
 3c2:	30 e0       	ldi	r19, 0x00	; 0
 3c4:	39 87       	std	Y+9, r19	; 0x09
 3c6:	28 87       	std	Y+8, r18	; 0x08
 3c8:	88 85       	ldd	r24, Y+8	; 0x08
 3ca:	99 85       	ldd	r25, Y+9	; 0x09
 3cc:	00 97       	sbiw	r24, 0x00	; 0
 3ce:	31 f0       	breq	.+12     	; 0x3dc <MDIO_voidSetPinValue+0x104>
 3d0:	28 85       	ldd	r18, Y+8	; 0x08
 3d2:	39 85       	ldd	r19, Y+9	; 0x09
 3d4:	21 30       	cpi	r18, 0x01	; 1
 3d6:	31 05       	cpc	r19, r1
 3d8:	b1 f0       	breq	.+44     	; 0x406 <MDIO_voidSetPinValue+0x12e>
 3da:	98 c0       	rjmp	.+304    	; 0x50c <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTB_REG,A_pinID);
 3dc:	a8 e3       	ldi	r26, 0x38	; 56
 3de:	b0 e0       	ldi	r27, 0x00	; 0
 3e0:	e8 e3       	ldi	r30, 0x38	; 56
 3e2:	f0 e0       	ldi	r31, 0x00	; 0
 3e4:	80 81       	ld	r24, Z
 3e6:	48 2f       	mov	r20, r24
 3e8:	8a 81       	ldd	r24, Y+2	; 0x02
 3ea:	28 2f       	mov	r18, r24
 3ec:	30 e0       	ldi	r19, 0x00	; 0
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	90 e0       	ldi	r25, 0x00	; 0
 3f2:	02 2e       	mov	r0, r18
 3f4:	02 c0       	rjmp	.+4      	; 0x3fa <MDIO_voidSetPinValue+0x122>
 3f6:	88 0f       	add	r24, r24
 3f8:	99 1f       	adc	r25, r25
 3fa:	0a 94       	dec	r0
 3fc:	e2 f7       	brpl	.-8      	; 0x3f6 <MDIO_voidSetPinValue+0x11e>
 3fe:	80 95       	com	r24
 400:	84 23       	and	r24, r20
 402:	8c 93       	st	X, r24
 404:	83 c0       	rjmp	.+262    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTB_REG,A_pinID);
 406:	a8 e3       	ldi	r26, 0x38	; 56
 408:	b0 e0       	ldi	r27, 0x00	; 0
 40a:	e8 e3       	ldi	r30, 0x38	; 56
 40c:	f0 e0       	ldi	r31, 0x00	; 0
 40e:	80 81       	ld	r24, Z
 410:	48 2f       	mov	r20, r24
 412:	8a 81       	ldd	r24, Y+2	; 0x02
 414:	28 2f       	mov	r18, r24
 416:	30 e0       	ldi	r19, 0x00	; 0
 418:	81 e0       	ldi	r24, 0x01	; 1
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	02 2e       	mov	r0, r18
 41e:	02 c0       	rjmp	.+4      	; 0x424 <MDIO_voidSetPinValue+0x14c>
 420:	88 0f       	add	r24, r24
 422:	99 1f       	adc	r25, r25
 424:	0a 94       	dec	r0
 426:	e2 f7       	brpl	.-8      	; 0x420 <MDIO_voidSetPinValue+0x148>
 428:	84 2b       	or	r24, r20
 42a:	8c 93       	st	X, r24
 42c:	6f c0       	rjmp	.+222    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinValue)
 42e:	8b 81       	ldd	r24, Y+3	; 0x03
 430:	28 2f       	mov	r18, r24
 432:	30 e0       	ldi	r19, 0x00	; 0
 434:	3f 83       	std	Y+7, r19	; 0x07
 436:	2e 83       	std	Y+6, r18	; 0x06
 438:	8e 81       	ldd	r24, Y+6	; 0x06
 43a:	9f 81       	ldd	r25, Y+7	; 0x07
 43c:	00 97       	sbiw	r24, 0x00	; 0
 43e:	31 f0       	breq	.+12     	; 0x44c <MDIO_voidSetPinValue+0x174>
 440:	2e 81       	ldd	r18, Y+6	; 0x06
 442:	3f 81       	ldd	r19, Y+7	; 0x07
 444:	21 30       	cpi	r18, 0x01	; 1
 446:	31 05       	cpc	r19, r1
 448:	b1 f0       	breq	.+44     	; 0x476 <MDIO_voidSetPinValue+0x19e>
 44a:	60 c0       	rjmp	.+192    	; 0x50c <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTC_REG,A_pinID);
 44c:	a5 e3       	ldi	r26, 0x35	; 53
 44e:	b0 e0       	ldi	r27, 0x00	; 0
 450:	e5 e3       	ldi	r30, 0x35	; 53
 452:	f0 e0       	ldi	r31, 0x00	; 0
 454:	80 81       	ld	r24, Z
 456:	48 2f       	mov	r20, r24
 458:	8a 81       	ldd	r24, Y+2	; 0x02
 45a:	28 2f       	mov	r18, r24
 45c:	30 e0       	ldi	r19, 0x00	; 0
 45e:	81 e0       	ldi	r24, 0x01	; 1
 460:	90 e0       	ldi	r25, 0x00	; 0
 462:	02 2e       	mov	r0, r18
 464:	02 c0       	rjmp	.+4      	; 0x46a <MDIO_voidSetPinValue+0x192>
 466:	88 0f       	add	r24, r24
 468:	99 1f       	adc	r25, r25
 46a:	0a 94       	dec	r0
 46c:	e2 f7       	brpl	.-8      	; 0x466 <MDIO_voidSetPinValue+0x18e>
 46e:	80 95       	com	r24
 470:	84 23       	and	r24, r20
 472:	8c 93       	st	X, r24
 474:	4b c0       	rjmp	.+150    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTC_REG,A_pinID);
 476:	a5 e3       	ldi	r26, 0x35	; 53
 478:	b0 e0       	ldi	r27, 0x00	; 0
 47a:	e5 e3       	ldi	r30, 0x35	; 53
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	80 81       	ld	r24, Z
 480:	48 2f       	mov	r20, r24
 482:	8a 81       	ldd	r24, Y+2	; 0x02
 484:	28 2f       	mov	r18, r24
 486:	30 e0       	ldi	r19, 0x00	; 0
 488:	81 e0       	ldi	r24, 0x01	; 1
 48a:	90 e0       	ldi	r25, 0x00	; 0
 48c:	02 2e       	mov	r0, r18
 48e:	02 c0       	rjmp	.+4      	; 0x494 <MDIO_voidSetPinValue+0x1bc>
 490:	88 0f       	add	r24, r24
 492:	99 1f       	adc	r25, r25
 494:	0a 94       	dec	r0
 496:	e2 f7       	brpl	.-8      	; 0x490 <MDIO_voidSetPinValue+0x1b8>
 498:	84 2b       	or	r24, r20
 49a:	8c 93       	st	X, r24
 49c:	37 c0       	rjmp	.+110    	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinValue)
 49e:	8b 81       	ldd	r24, Y+3	; 0x03
 4a0:	28 2f       	mov	r18, r24
 4a2:	30 e0       	ldi	r19, 0x00	; 0
 4a4:	3d 83       	std	Y+5, r19	; 0x05
 4a6:	2c 83       	std	Y+4, r18	; 0x04
 4a8:	8c 81       	ldd	r24, Y+4	; 0x04
 4aa:	9d 81       	ldd	r25, Y+5	; 0x05
 4ac:	00 97       	sbiw	r24, 0x00	; 0
 4ae:	31 f0       	breq	.+12     	; 0x4bc <MDIO_voidSetPinValue+0x1e4>
 4b0:	2c 81       	ldd	r18, Y+4	; 0x04
 4b2:	3d 81       	ldd	r19, Y+5	; 0x05
 4b4:	21 30       	cpi	r18, 0x01	; 1
 4b6:	31 05       	cpc	r19, r1
 4b8:	b1 f0       	breq	.+44     	; 0x4e6 <MDIO_voidSetPinValue+0x20e>
 4ba:	28 c0       	rjmp	.+80     	; 0x50c <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTD_REG,A_pinID);
 4bc:	a2 e3       	ldi	r26, 0x32	; 50
 4be:	b0 e0       	ldi	r27, 0x00	; 0
 4c0:	e2 e3       	ldi	r30, 0x32	; 50
 4c2:	f0 e0       	ldi	r31, 0x00	; 0
 4c4:	80 81       	ld	r24, Z
 4c6:	48 2f       	mov	r20, r24
 4c8:	8a 81       	ldd	r24, Y+2	; 0x02
 4ca:	28 2f       	mov	r18, r24
 4cc:	30 e0       	ldi	r19, 0x00	; 0
 4ce:	81 e0       	ldi	r24, 0x01	; 1
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	02 2e       	mov	r0, r18
 4d4:	02 c0       	rjmp	.+4      	; 0x4da <MDIO_voidSetPinValue+0x202>
 4d6:	88 0f       	add	r24, r24
 4d8:	99 1f       	adc	r25, r25
 4da:	0a 94       	dec	r0
 4dc:	e2 f7       	brpl	.-8      	; 0x4d6 <MDIO_voidSetPinValue+0x1fe>
 4de:	80 95       	com	r24
 4e0:	84 23       	and	r24, r20
 4e2:	8c 93       	st	X, r24
 4e4:	13 c0       	rjmp	.+38     	; 0x50c <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTD_REG,A_pinID);
 4e6:	a2 e3       	ldi	r26, 0x32	; 50
 4e8:	b0 e0       	ldi	r27, 0x00	; 0
 4ea:	e2 e3       	ldi	r30, 0x32	; 50
 4ec:	f0 e0       	ldi	r31, 0x00	; 0
 4ee:	80 81       	ld	r24, Z
 4f0:	48 2f       	mov	r20, r24
 4f2:	8a 81       	ldd	r24, Y+2	; 0x02
 4f4:	28 2f       	mov	r18, r24
 4f6:	30 e0       	ldi	r19, 0x00	; 0
 4f8:	81 e0       	ldi	r24, 0x01	; 1
 4fa:	90 e0       	ldi	r25, 0x00	; 0
 4fc:	02 2e       	mov	r0, r18
 4fe:	02 c0       	rjmp	.+4      	; 0x504 <MDIO_voidSetPinValue+0x22c>
 500:	88 0f       	add	r24, r24
 502:	99 1f       	adc	r25, r25
 504:	0a 94       	dec	r0
 506:	e2 f7       	brpl	.-8      	; 0x500 <MDIO_voidSetPinValue+0x228>
 508:	84 2b       	or	r24, r20
 50a:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
 50c:	2d 96       	adiw	r28, 0x0d	; 13
 50e:	0f b6       	in	r0, 0x3f	; 63
 510:	f8 94       	cli
 512:	de bf       	out	0x3e, r29	; 62
 514:	0f be       	out	0x3f, r0	; 63
 516:	cd bf       	out	0x3d, r28	; 61
 518:	cf 91       	pop	r28
 51a:	df 91       	pop	r29
 51c:	08 95       	ret

0000051e <MDIO_getPinValue>:




DIO_VALUE_e MDIO_getPinValue(DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
 51e:	df 93       	push	r29
 520:	cf 93       	push	r28
 522:	00 d0       	rcall	.+0      	; 0x524 <MDIO_getPinValue+0x6>
 524:	00 d0       	rcall	.+0      	; 0x526 <MDIO_getPinValue+0x8>
 526:	0f 92       	push	r0
 528:	cd b7       	in	r28, 0x3d	; 61
 52a:	de b7       	in	r29, 0x3e	; 62
 52c:	8a 83       	std	Y+2, r24	; 0x02
 52e:	6b 83       	std	Y+3, r22	; 0x03
	DIO_VALUE_e local_PinValue;

	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
 530:	8a 81       	ldd	r24, Y+2	; 0x02
 532:	84 30       	cpi	r24, 0x04	; 4
 534:	08 f0       	brcs	.+2      	; 0x538 <MDIO_getPinValue+0x1a>
 536:	6b c0       	rjmp	.+214    	; 0x60e <MDIO_getPinValue+0xf0>
 538:	8b 81       	ldd	r24, Y+3	; 0x03
 53a:	88 30       	cpi	r24, 0x08	; 8
 53c:	08 f0       	brcs	.+2      	; 0x540 <MDIO_getPinValue+0x22>
 53e:	67 c0       	rjmp	.+206    	; 0x60e <MDIO_getPinValue+0xf0>
	{
		switch (A_portID)
 540:	8a 81       	ldd	r24, Y+2	; 0x02
 542:	28 2f       	mov	r18, r24
 544:	30 e0       	ldi	r19, 0x00	; 0
 546:	3d 83       	std	Y+5, r19	; 0x05
 548:	2c 83       	std	Y+4, r18	; 0x04
 54a:	4c 81       	ldd	r20, Y+4	; 0x04
 54c:	5d 81       	ldd	r21, Y+5	; 0x05
 54e:	41 30       	cpi	r20, 0x01	; 1
 550:	51 05       	cpc	r21, r1
 552:	41 f1       	breq	.+80     	; 0x5a4 <MDIO_getPinValue+0x86>
 554:	8c 81       	ldd	r24, Y+4	; 0x04
 556:	9d 81       	ldd	r25, Y+5	; 0x05
 558:	82 30       	cpi	r24, 0x02	; 2
 55a:	91 05       	cpc	r25, r1
 55c:	34 f4       	brge	.+12     	; 0x56a <MDIO_getPinValue+0x4c>
 55e:	2c 81       	ldd	r18, Y+4	; 0x04
 560:	3d 81       	ldd	r19, Y+5	; 0x05
 562:	21 15       	cp	r18, r1
 564:	31 05       	cpc	r19, r1
 566:	61 f0       	breq	.+24     	; 0x580 <MDIO_getPinValue+0x62>
 568:	52 c0       	rjmp	.+164    	; 0x60e <MDIO_getPinValue+0xf0>
 56a:	4c 81       	ldd	r20, Y+4	; 0x04
 56c:	5d 81       	ldd	r21, Y+5	; 0x05
 56e:	42 30       	cpi	r20, 0x02	; 2
 570:	51 05       	cpc	r21, r1
 572:	51 f1       	breq	.+84     	; 0x5c8 <MDIO_getPinValue+0xaa>
 574:	8c 81       	ldd	r24, Y+4	; 0x04
 576:	9d 81       	ldd	r25, Y+5	; 0x05
 578:	83 30       	cpi	r24, 0x03	; 3
 57a:	91 05       	cpc	r25, r1
 57c:	b9 f1       	breq	.+110    	; 0x5ec <MDIO_getPinValue+0xce>
 57e:	47 c0       	rjmp	.+142    	; 0x60e <MDIO_getPinValue+0xf0>
		{
		case DIO_PORTA:
			local_PinValue = GET_BIT(PINA_REG,A_pinID);
 580:	e9 e3       	ldi	r30, 0x39	; 57
 582:	f0 e0       	ldi	r31, 0x00	; 0
 584:	80 81       	ld	r24, Z
 586:	28 2f       	mov	r18, r24
 588:	30 e0       	ldi	r19, 0x00	; 0
 58a:	8b 81       	ldd	r24, Y+3	; 0x03
 58c:	88 2f       	mov	r24, r24
 58e:	90 e0       	ldi	r25, 0x00	; 0
 590:	a9 01       	movw	r20, r18
 592:	02 c0       	rjmp	.+4      	; 0x598 <MDIO_getPinValue+0x7a>
 594:	55 95       	asr	r21
 596:	47 95       	ror	r20
 598:	8a 95       	dec	r24
 59a:	e2 f7       	brpl	.-8      	; 0x594 <MDIO_getPinValue+0x76>
 59c:	ca 01       	movw	r24, r20
 59e:	81 70       	andi	r24, 0x01	; 1
 5a0:	89 83       	std	Y+1, r24	; 0x01
 5a2:	35 c0       	rjmp	.+106    	; 0x60e <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTB:
			local_PinValue = GET_BIT(PINB_REG,A_pinID);
 5a4:	e6 e3       	ldi	r30, 0x36	; 54
 5a6:	f0 e0       	ldi	r31, 0x00	; 0
 5a8:	80 81       	ld	r24, Z
 5aa:	28 2f       	mov	r18, r24
 5ac:	30 e0       	ldi	r19, 0x00	; 0
 5ae:	8b 81       	ldd	r24, Y+3	; 0x03
 5b0:	88 2f       	mov	r24, r24
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	a9 01       	movw	r20, r18
 5b6:	02 c0       	rjmp	.+4      	; 0x5bc <MDIO_getPinValue+0x9e>
 5b8:	55 95       	asr	r21
 5ba:	47 95       	ror	r20
 5bc:	8a 95       	dec	r24
 5be:	e2 f7       	brpl	.-8      	; 0x5b8 <MDIO_getPinValue+0x9a>
 5c0:	ca 01       	movw	r24, r20
 5c2:	81 70       	andi	r24, 0x01	; 1
 5c4:	89 83       	std	Y+1, r24	; 0x01
 5c6:	23 c0       	rjmp	.+70     	; 0x60e <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTC:
			local_PinValue = GET_BIT(PINC_REG,A_pinID);
 5c8:	e3 e3       	ldi	r30, 0x33	; 51
 5ca:	f0 e0       	ldi	r31, 0x00	; 0
 5cc:	80 81       	ld	r24, Z
 5ce:	28 2f       	mov	r18, r24
 5d0:	30 e0       	ldi	r19, 0x00	; 0
 5d2:	8b 81       	ldd	r24, Y+3	; 0x03
 5d4:	88 2f       	mov	r24, r24
 5d6:	90 e0       	ldi	r25, 0x00	; 0
 5d8:	a9 01       	movw	r20, r18
 5da:	02 c0       	rjmp	.+4      	; 0x5e0 <MDIO_getPinValue+0xc2>
 5dc:	55 95       	asr	r21
 5de:	47 95       	ror	r20
 5e0:	8a 95       	dec	r24
 5e2:	e2 f7       	brpl	.-8      	; 0x5dc <MDIO_getPinValue+0xbe>
 5e4:	ca 01       	movw	r24, r20
 5e6:	81 70       	andi	r24, 0x01	; 1
 5e8:	89 83       	std	Y+1, r24	; 0x01
 5ea:	11 c0       	rjmp	.+34     	; 0x60e <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTD:
			local_PinValue = GET_BIT(PIND_REG,A_pinID);
 5ec:	e0 e3       	ldi	r30, 0x30	; 48
 5ee:	f0 e0       	ldi	r31, 0x00	; 0
 5f0:	80 81       	ld	r24, Z
 5f2:	28 2f       	mov	r18, r24
 5f4:	30 e0       	ldi	r19, 0x00	; 0
 5f6:	8b 81       	ldd	r24, Y+3	; 0x03
 5f8:	88 2f       	mov	r24, r24
 5fa:	90 e0       	ldi	r25, 0x00	; 0
 5fc:	a9 01       	movw	r20, r18
 5fe:	02 c0       	rjmp	.+4      	; 0x604 <MDIO_getPinValue+0xe6>
 600:	55 95       	asr	r21
 602:	47 95       	ror	r20
 604:	8a 95       	dec	r24
 606:	e2 f7       	brpl	.-8      	; 0x600 <MDIO_getPinValue+0xe2>
 608:	ca 01       	movw	r24, r20
 60a:	81 70       	andi	r24, 0x01	; 1
 60c:	89 83       	std	Y+1, r24	; 0x01
	{
		// Do Nothing
	}


	return local_PinValue;
 60e:	89 81       	ldd	r24, Y+1	; 0x01
}
 610:	0f 90       	pop	r0
 612:	0f 90       	pop	r0
 614:	0f 90       	pop	r0
 616:	0f 90       	pop	r0
 618:	0f 90       	pop	r0
 61a:	cf 91       	pop	r28
 61c:	df 91       	pop	r29
 61e:	08 95       	ret

00000620 <MDIO_voidTogglePinValue>:

void MDIO_voidTogglePinValue (DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
 620:	df 93       	push	r29
 622:	cf 93       	push	r28
 624:	00 d0       	rcall	.+0      	; 0x626 <MDIO_voidTogglePinValue+0x6>
 626:	00 d0       	rcall	.+0      	; 0x628 <MDIO_voidTogglePinValue+0x8>
 628:	cd b7       	in	r28, 0x3d	; 61
 62a:	de b7       	in	r29, 0x3e	; 62
 62c:	89 83       	std	Y+1, r24	; 0x01
 62e:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
 630:	89 81       	ldd	r24, Y+1	; 0x01
 632:	84 30       	cpi	r24, 0x04	; 4
 634:	08 f0       	brcs	.+2      	; 0x638 <MDIO_voidTogglePinValue+0x18>
 636:	72 c0       	rjmp	.+228    	; 0x71c <MDIO_voidTogglePinValue+0xfc>
 638:	8a 81       	ldd	r24, Y+2	; 0x02
 63a:	88 30       	cpi	r24, 0x08	; 8
 63c:	08 f0       	brcs	.+2      	; 0x640 <MDIO_voidTogglePinValue+0x20>
 63e:	6e c0       	rjmp	.+220    	; 0x71c <MDIO_voidTogglePinValue+0xfc>
	{
		switch (A_portID)
 640:	89 81       	ldd	r24, Y+1	; 0x01
 642:	28 2f       	mov	r18, r24
 644:	30 e0       	ldi	r19, 0x00	; 0
 646:	3c 83       	std	Y+4, r19	; 0x04
 648:	2b 83       	std	Y+3, r18	; 0x03
 64a:	8b 81       	ldd	r24, Y+3	; 0x03
 64c:	9c 81       	ldd	r25, Y+4	; 0x04
 64e:	81 30       	cpi	r24, 0x01	; 1
 650:	91 05       	cpc	r25, r1
 652:	49 f1       	breq	.+82     	; 0x6a6 <MDIO_voidTogglePinValue+0x86>
 654:	2b 81       	ldd	r18, Y+3	; 0x03
 656:	3c 81       	ldd	r19, Y+4	; 0x04
 658:	22 30       	cpi	r18, 0x02	; 2
 65a:	31 05       	cpc	r19, r1
 65c:	2c f4       	brge	.+10     	; 0x668 <MDIO_voidTogglePinValue+0x48>
 65e:	8b 81       	ldd	r24, Y+3	; 0x03
 660:	9c 81       	ldd	r25, Y+4	; 0x04
 662:	00 97       	sbiw	r24, 0x00	; 0
 664:	61 f0       	breq	.+24     	; 0x67e <MDIO_voidTogglePinValue+0x5e>
 666:	5a c0       	rjmp	.+180    	; 0x71c <MDIO_voidTogglePinValue+0xfc>
 668:	2b 81       	ldd	r18, Y+3	; 0x03
 66a:	3c 81       	ldd	r19, Y+4	; 0x04
 66c:	22 30       	cpi	r18, 0x02	; 2
 66e:	31 05       	cpc	r19, r1
 670:	71 f1       	breq	.+92     	; 0x6ce <MDIO_voidTogglePinValue+0xae>
 672:	8b 81       	ldd	r24, Y+3	; 0x03
 674:	9c 81       	ldd	r25, Y+4	; 0x04
 676:	83 30       	cpi	r24, 0x03	; 3
 678:	91 05       	cpc	r25, r1
 67a:	e9 f1       	breq	.+122    	; 0x6f6 <MDIO_voidTogglePinValue+0xd6>
 67c:	4f c0       	rjmp	.+158    	; 0x71c <MDIO_voidTogglePinValue+0xfc>
		{
		case DIO_PORTA:
			TOGGLE_BIT(PORTA_REG,A_pinID);
 67e:	ab e3       	ldi	r26, 0x3B	; 59
 680:	b0 e0       	ldi	r27, 0x00	; 0
 682:	eb e3       	ldi	r30, 0x3B	; 59
 684:	f0 e0       	ldi	r31, 0x00	; 0
 686:	80 81       	ld	r24, Z
 688:	48 2f       	mov	r20, r24
 68a:	8a 81       	ldd	r24, Y+2	; 0x02
 68c:	28 2f       	mov	r18, r24
 68e:	30 e0       	ldi	r19, 0x00	; 0
 690:	81 e0       	ldi	r24, 0x01	; 1
 692:	90 e0       	ldi	r25, 0x00	; 0
 694:	02 2e       	mov	r0, r18
 696:	02 c0       	rjmp	.+4      	; 0x69c <MDIO_voidTogglePinValue+0x7c>
 698:	88 0f       	add	r24, r24
 69a:	99 1f       	adc	r25, r25
 69c:	0a 94       	dec	r0
 69e:	e2 f7       	brpl	.-8      	; 0x698 <MDIO_voidTogglePinValue+0x78>
 6a0:	84 27       	eor	r24, r20
 6a2:	8c 93       	st	X, r24
 6a4:	3b c0       	rjmp	.+118    	; 0x71c <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB_REG,A_pinID);
 6a6:	a8 e3       	ldi	r26, 0x38	; 56
 6a8:	b0 e0       	ldi	r27, 0x00	; 0
 6aa:	e8 e3       	ldi	r30, 0x38	; 56
 6ac:	f0 e0       	ldi	r31, 0x00	; 0
 6ae:	80 81       	ld	r24, Z
 6b0:	48 2f       	mov	r20, r24
 6b2:	8a 81       	ldd	r24, Y+2	; 0x02
 6b4:	28 2f       	mov	r18, r24
 6b6:	30 e0       	ldi	r19, 0x00	; 0
 6b8:	81 e0       	ldi	r24, 0x01	; 1
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	02 2e       	mov	r0, r18
 6be:	02 c0       	rjmp	.+4      	; 0x6c4 <MDIO_voidTogglePinValue+0xa4>
 6c0:	88 0f       	add	r24, r24
 6c2:	99 1f       	adc	r25, r25
 6c4:	0a 94       	dec	r0
 6c6:	e2 f7       	brpl	.-8      	; 0x6c0 <MDIO_voidTogglePinValue+0xa0>
 6c8:	84 27       	eor	r24, r20
 6ca:	8c 93       	st	X, r24
 6cc:	27 c0       	rjmp	.+78     	; 0x71c <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC_REG,A_pinID);
 6ce:	a5 e3       	ldi	r26, 0x35	; 53
 6d0:	b0 e0       	ldi	r27, 0x00	; 0
 6d2:	e5 e3       	ldi	r30, 0x35	; 53
 6d4:	f0 e0       	ldi	r31, 0x00	; 0
 6d6:	80 81       	ld	r24, Z
 6d8:	48 2f       	mov	r20, r24
 6da:	8a 81       	ldd	r24, Y+2	; 0x02
 6dc:	28 2f       	mov	r18, r24
 6de:	30 e0       	ldi	r19, 0x00	; 0
 6e0:	81 e0       	ldi	r24, 0x01	; 1
 6e2:	90 e0       	ldi	r25, 0x00	; 0
 6e4:	02 2e       	mov	r0, r18
 6e6:	02 c0       	rjmp	.+4      	; 0x6ec <MDIO_voidTogglePinValue+0xcc>
 6e8:	88 0f       	add	r24, r24
 6ea:	99 1f       	adc	r25, r25
 6ec:	0a 94       	dec	r0
 6ee:	e2 f7       	brpl	.-8      	; 0x6e8 <MDIO_voidTogglePinValue+0xc8>
 6f0:	84 27       	eor	r24, r20
 6f2:	8c 93       	st	X, r24
 6f4:	13 c0       	rjmp	.+38     	; 0x71c <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD_REG,A_pinID);
 6f6:	a2 e3       	ldi	r26, 0x32	; 50
 6f8:	b0 e0       	ldi	r27, 0x00	; 0
 6fa:	e2 e3       	ldi	r30, 0x32	; 50
 6fc:	f0 e0       	ldi	r31, 0x00	; 0
 6fe:	80 81       	ld	r24, Z
 700:	48 2f       	mov	r20, r24
 702:	8a 81       	ldd	r24, Y+2	; 0x02
 704:	28 2f       	mov	r18, r24
 706:	30 e0       	ldi	r19, 0x00	; 0
 708:	81 e0       	ldi	r24, 0x01	; 1
 70a:	90 e0       	ldi	r25, 0x00	; 0
 70c:	02 2e       	mov	r0, r18
 70e:	02 c0       	rjmp	.+4      	; 0x714 <MDIO_voidTogglePinValue+0xf4>
 710:	88 0f       	add	r24, r24
 712:	99 1f       	adc	r25, r25
 714:	0a 94       	dec	r0
 716:	e2 f7       	brpl	.-8      	; 0x710 <MDIO_voidTogglePinValue+0xf0>
 718:	84 27       	eor	r24, r20
 71a:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
 71c:	0f 90       	pop	r0
 71e:	0f 90       	pop	r0
 720:	0f 90       	pop	r0
 722:	0f 90       	pop	r0
 724:	cf 91       	pop	r28
 726:	df 91       	pop	r29
 728:	08 95       	ret

0000072a <MDIO_voidSetPortDirection>:


void MDIO_voidSetPortDirection (DIO_PORT_e A_portID, u8 A_u8PortDirection)
{
 72a:	df 93       	push	r29
 72c:	cf 93       	push	r28
 72e:	00 d0       	rcall	.+0      	; 0x730 <MDIO_voidSetPortDirection+0x6>
 730:	00 d0       	rcall	.+0      	; 0x732 <MDIO_voidSetPortDirection+0x8>
 732:	cd b7       	in	r28, 0x3d	; 61
 734:	de b7       	in	r29, 0x3e	; 62
 736:	89 83       	std	Y+1, r24	; 0x01
 738:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
 73a:	89 81       	ldd	r24, Y+1	; 0x01
 73c:	84 30       	cpi	r24, 0x04	; 4
 73e:	90 f5       	brcc	.+100    	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
	{
		switch (A_portID)
 740:	89 81       	ldd	r24, Y+1	; 0x01
 742:	28 2f       	mov	r18, r24
 744:	30 e0       	ldi	r19, 0x00	; 0
 746:	3c 83       	std	Y+4, r19	; 0x04
 748:	2b 83       	std	Y+3, r18	; 0x03
 74a:	8b 81       	ldd	r24, Y+3	; 0x03
 74c:	9c 81       	ldd	r25, Y+4	; 0x04
 74e:	81 30       	cpi	r24, 0x01	; 1
 750:	91 05       	cpc	r25, r1
 752:	d1 f0       	breq	.+52     	; 0x788 <MDIO_voidSetPortDirection+0x5e>
 754:	2b 81       	ldd	r18, Y+3	; 0x03
 756:	3c 81       	ldd	r19, Y+4	; 0x04
 758:	22 30       	cpi	r18, 0x02	; 2
 75a:	31 05       	cpc	r19, r1
 75c:	2c f4       	brge	.+10     	; 0x768 <MDIO_voidSetPortDirection+0x3e>
 75e:	8b 81       	ldd	r24, Y+3	; 0x03
 760:	9c 81       	ldd	r25, Y+4	; 0x04
 762:	00 97       	sbiw	r24, 0x00	; 0
 764:	61 f0       	breq	.+24     	; 0x77e <MDIO_voidSetPortDirection+0x54>
 766:	1e c0       	rjmp	.+60     	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
 768:	2b 81       	ldd	r18, Y+3	; 0x03
 76a:	3c 81       	ldd	r19, Y+4	; 0x04
 76c:	22 30       	cpi	r18, 0x02	; 2
 76e:	31 05       	cpc	r19, r1
 770:	81 f0       	breq	.+32     	; 0x792 <MDIO_voidSetPortDirection+0x68>
 772:	8b 81       	ldd	r24, Y+3	; 0x03
 774:	9c 81       	ldd	r25, Y+4	; 0x04
 776:	83 30       	cpi	r24, 0x03	; 3
 778:	91 05       	cpc	r25, r1
 77a:	81 f0       	breq	.+32     	; 0x79c <MDIO_voidSetPortDirection+0x72>
 77c:	13 c0       	rjmp	.+38     	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
		{
		case DIO_PORTA:
			DDRA_REG = A_u8PortDirection;
 77e:	ea e3       	ldi	r30, 0x3A	; 58
 780:	f0 e0       	ldi	r31, 0x00	; 0
 782:	8a 81       	ldd	r24, Y+2	; 0x02
 784:	80 83       	st	Z, r24
 786:	0e c0       	rjmp	.+28     	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTB:
			DDRB_REG = A_u8PortDirection;
 788:	e7 e3       	ldi	r30, 0x37	; 55
 78a:	f0 e0       	ldi	r31, 0x00	; 0
 78c:	8a 81       	ldd	r24, Y+2	; 0x02
 78e:	80 83       	st	Z, r24
 790:	09 c0       	rjmp	.+18     	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTC:
			DDRC_REG = A_u8PortDirection;
 792:	e4 e3       	ldi	r30, 0x34	; 52
 794:	f0 e0       	ldi	r31, 0x00	; 0
 796:	8a 81       	ldd	r24, Y+2	; 0x02
 798:	80 83       	st	Z, r24
 79a:	04 c0       	rjmp	.+8      	; 0x7a4 <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTD:
			DDRD_REG = A_u8PortDirection;
 79c:	e1 e3       	ldi	r30, 0x31	; 49
 79e:	f0 e0       	ldi	r31, 0x00	; 0
 7a0:	8a 81       	ldd	r24, Y+2	; 0x02
 7a2:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
 7a4:	0f 90       	pop	r0
 7a6:	0f 90       	pop	r0
 7a8:	0f 90       	pop	r0
 7aa:	0f 90       	pop	r0
 7ac:	cf 91       	pop	r28
 7ae:	df 91       	pop	r29
 7b0:	08 95       	ret

000007b2 <MDIO_voidSetPortValue>:

void MDIO_voidSetPortValue (DIO_PORT_e A_portID, u8 A_u8PortValue)
{
 7b2:	df 93       	push	r29
 7b4:	cf 93       	push	r28
 7b6:	00 d0       	rcall	.+0      	; 0x7b8 <MDIO_voidSetPortValue+0x6>
 7b8:	00 d0       	rcall	.+0      	; 0x7ba <MDIO_voidSetPortValue+0x8>
 7ba:	cd b7       	in	r28, 0x3d	; 61
 7bc:	de b7       	in	r29, 0x3e	; 62
 7be:	89 83       	std	Y+1, r24	; 0x01
 7c0:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
 7c2:	89 81       	ldd	r24, Y+1	; 0x01
 7c4:	84 30       	cpi	r24, 0x04	; 4
 7c6:	90 f5       	brcc	.+100    	; 0x82c <MDIO_voidSetPortValue+0x7a>
	{
		switch (A_portID)
 7c8:	89 81       	ldd	r24, Y+1	; 0x01
 7ca:	28 2f       	mov	r18, r24
 7cc:	30 e0       	ldi	r19, 0x00	; 0
 7ce:	3c 83       	std	Y+4, r19	; 0x04
 7d0:	2b 83       	std	Y+3, r18	; 0x03
 7d2:	8b 81       	ldd	r24, Y+3	; 0x03
 7d4:	9c 81       	ldd	r25, Y+4	; 0x04
 7d6:	81 30       	cpi	r24, 0x01	; 1
 7d8:	91 05       	cpc	r25, r1
 7da:	d1 f0       	breq	.+52     	; 0x810 <MDIO_voidSetPortValue+0x5e>
 7dc:	2b 81       	ldd	r18, Y+3	; 0x03
 7de:	3c 81       	ldd	r19, Y+4	; 0x04
 7e0:	22 30       	cpi	r18, 0x02	; 2
 7e2:	31 05       	cpc	r19, r1
 7e4:	2c f4       	brge	.+10     	; 0x7f0 <MDIO_voidSetPortValue+0x3e>
 7e6:	8b 81       	ldd	r24, Y+3	; 0x03
 7e8:	9c 81       	ldd	r25, Y+4	; 0x04
 7ea:	00 97       	sbiw	r24, 0x00	; 0
 7ec:	61 f0       	breq	.+24     	; 0x806 <MDIO_voidSetPortValue+0x54>
 7ee:	1e c0       	rjmp	.+60     	; 0x82c <MDIO_voidSetPortValue+0x7a>
 7f0:	2b 81       	ldd	r18, Y+3	; 0x03
 7f2:	3c 81       	ldd	r19, Y+4	; 0x04
 7f4:	22 30       	cpi	r18, 0x02	; 2
 7f6:	31 05       	cpc	r19, r1
 7f8:	81 f0       	breq	.+32     	; 0x81a <MDIO_voidSetPortValue+0x68>
 7fa:	8b 81       	ldd	r24, Y+3	; 0x03
 7fc:	9c 81       	ldd	r25, Y+4	; 0x04
 7fe:	83 30       	cpi	r24, 0x03	; 3
 800:	91 05       	cpc	r25, r1
 802:	81 f0       	breq	.+32     	; 0x824 <MDIO_voidSetPortValue+0x72>
 804:	13 c0       	rjmp	.+38     	; 0x82c <MDIO_voidSetPortValue+0x7a>
		{
		case DIO_PORTA:
			PORTA_REG = A_u8PortValue;
 806:	eb e3       	ldi	r30, 0x3B	; 59
 808:	f0 e0       	ldi	r31, 0x00	; 0
 80a:	8a 81       	ldd	r24, Y+2	; 0x02
 80c:	80 83       	st	Z, r24
 80e:	0e c0       	rjmp	.+28     	; 0x82c <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTB:
			PORTB_REG = A_u8PortValue;
 810:	e8 e3       	ldi	r30, 0x38	; 56
 812:	f0 e0       	ldi	r31, 0x00	; 0
 814:	8a 81       	ldd	r24, Y+2	; 0x02
 816:	80 83       	st	Z, r24
 818:	09 c0       	rjmp	.+18     	; 0x82c <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTC:
			PORTC_REG = A_u8PortValue;
 81a:	e5 e3       	ldi	r30, 0x35	; 53
 81c:	f0 e0       	ldi	r31, 0x00	; 0
 81e:	8a 81       	ldd	r24, Y+2	; 0x02
 820:	80 83       	st	Z, r24
 822:	04 c0       	rjmp	.+8      	; 0x82c <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTD:
			PORTD_REG = A_u8PortValue;
 824:	e2 e3       	ldi	r30, 0x32	; 50
 826:	f0 e0       	ldi	r31, 0x00	; 0
 828:	8a 81       	ldd	r24, Y+2	; 0x02
 82a:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
 82c:	0f 90       	pop	r0
 82e:	0f 90       	pop	r0
 830:	0f 90       	pop	r0
 832:	0f 90       	pop	r0
 834:	cf 91       	pop	r28
 836:	df 91       	pop	r29
 838:	08 95       	ret

0000083a <MDIO_voidInit>:


void MDIO_voidInit (void)
{
 83a:	df 93       	push	r29
 83c:	cf 93       	push	r28
 83e:	cd b7       	in	r28, 0x3d	; 61
 840:	de b7       	in	r29, 0x3e	; 62

	DDRA_REG = CONC_BIT(PA7_INITIAL_DIRECTION,PA6_INITIAL_DIRECTION,
 842:	ea e3       	ldi	r30, 0x3A	; 58
 844:	f0 e0       	ldi	r31, 0x00	; 0
 846:	10 82       	st	Z, r1
						PA5_INITIAL_DIRECTION,PA4_INITIAL_DIRECTION,
						PA3_INITIAL_DIRECTION,PA2_INITIAL_DIRECTION,
						PA1_INITIAL_DIRECTION,PA0_INITIAL_DIRECTION);

	DDRB_REG = CONC_BIT(PB7_INITIAL_DIRECTION,PB6_INITIAL_DIRECTION,
 848:	e7 e3       	ldi	r30, 0x37	; 55
 84a:	f0 e0       	ldi	r31, 0x00	; 0
 84c:	10 82       	st	Z, r1
						PB5_INITIAL_DIRECTION,PB4_INITIAL_DIRECTION,
						PB3_INITIAL_DIRECTION,PB2_INITIAL_DIRECTION,
						PB1_INITIAL_DIRECTION,PB0_INITIAL_DIRECTION);

	DDRC_REG = CONC_BIT(PC7_INITIAL_DIRECTION,PC6_INITIAL_DIRECTION,
 84e:	e4 e3       	ldi	r30, 0x34	; 52
 850:	f0 e0       	ldi	r31, 0x00	; 0
 852:	10 82       	st	Z, r1
						PC5_INITIAL_DIRECTION,PC4_INITIAL_DIRECTION,
						PC3_INITIAL_DIRECTION,PC2_INITIAL_DIRECTION,
						PC1_INITIAL_DIRECTION,PC0_INITIAL_DIRECTION);

	DDRD_REG = CONC_BIT(PD7_INITIAL_DIRECTION,PD6_INITIAL_DIRECTION,
 854:	e1 e3       	ldi	r30, 0x31	; 49
 856:	f0 e0       	ldi	r31, 0x00	; 0
 858:	10 82       	st	Z, r1
						PD3_INITIAL_DIRECTION,PD2_INITIAL_DIRECTION,
						PD1_INITIAL_DIRECTION,PD0_INITIAL_DIRECTION);

	/**********************************************************************/

	PORTA_REG = CONC_BIT(PA7_INITIAL_VALUE,PA6_INITIAL_VALUE,
 85a:	eb e3       	ldi	r30, 0x3B	; 59
 85c:	f0 e0       	ldi	r31, 0x00	; 0
 85e:	10 82       	st	Z, r1
						 PA5_INITIAL_VALUE,PA4_INITIAL_VALUE,
						 PA3_INITIAL_VALUE,PA2_INITIAL_VALUE,
						 PA1_INITIAL_VALUE,PA0_INITIAL_VALUE);

	PORTB_REG = CONC_BIT(PB7_INITIAL_VALUE,PB6_INITIAL_VALUE,
 860:	e8 e3       	ldi	r30, 0x38	; 56
 862:	f0 e0       	ldi	r31, 0x00	; 0
 864:	10 82       	st	Z, r1
						 PB5_INITIAL_VALUE,PB4_INITIAL_VALUE,
						 PB3_INITIAL_VALUE,PB2_INITIAL_VALUE,
						 PB1_INITIAL_VALUE,PB0_INITIAL_VALUE);

	PORTC_REG = CONC_BIT(PC7_INITIAL_VALUE,PC6_INITIAL_VALUE,
 866:	e5 e3       	ldi	r30, 0x35	; 53
 868:	f0 e0       	ldi	r31, 0x00	; 0
 86a:	10 82       	st	Z, r1
						 PC5_INITIAL_VALUE,PC4_INITIAL_VALUE,
						 PC3_INITIAL_VALUE,PC2_INITIAL_VALUE,
						 PC1_INITIAL_VALUE,PC0_INITIAL_VALUE);

	PORTD_REG = CONC_BIT(PD7_INITIAL_VALUE,PD6_INITIAL_VALUE,
 86c:	e2 e3       	ldi	r30, 0x32	; 50
 86e:	f0 e0       	ldi	r31, 0x00	; 0
 870:	10 82       	st	Z, r1
						 PD5_INITIAL_VALUE,PD4_INITIAL_VALUE,
						 PD3_INITIAL_VALUE,PD2_INITIAL_VALUE,
						 PD1_INITIAL_VALUE,PD0_INITIAL_VALUE);
}
 872:	cf 91       	pop	r28
 874:	df 91       	pop	r29
 876:	08 95       	ret

00000878 <_exit>:
 878:	f8 94       	cli

0000087a <__stop_program>:
 87a:	ff cf       	rjmp	.-2      	; 0x87a <__stop_program>
