<?xml version="1.0" encoding="ISO-8859-1"?>
<!--
(c) Copyright 2010 Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information
of Xilinx, Inc. and is protected under U.S. and 
international copyright and other intellectual property
laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
Xilinx, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) Xilinx shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or Xilinx had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
Xilinx products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of Xilinx products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
-->

<!--
This XML document defines the configuration data used in the MicroBlaze
Configuration Wizard to provide template configurations, and show expected
frequency, area and performance for each configuration.
-->

<!DOCTYPE coreconfigurationdata SYSTEM "cw_data_xps.dtd">

<coreconfigurationdata version="1.0">

 <description>
  <core>microblaze</core>
  <version>v8.00.b</version>
 </description>

 <!-- Current Template Settings, Min Area, Max Performance, Max Frequency, Linux MMU, Low-end Linux MMU, Typical -->
 <templates>
  <item>
   <name>Current Settings</name>
   <tooltip>The settings currently being used. Either defined when the system was created, by a previous invokation of this dialog, or by directly editing system.mhs.</tooltip>
   <icon>microblaze_cw_platform_studio_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>0</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>0</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_INTERCONNECT</parameter>             <value>0</value></info>
   <info><parameter>C_STREAM_INTERCONNECT</parameter>      <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>0</value></info>
   <info><parameter>C_DCACHE_ALWAYS_USED</parameter>       <value>0</value></info>
   <info><parameter>C_DCACHE_INTERFACE</parameter>         <value>0</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>0</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>0</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>0</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_ALWAYS_USED</parameter>       <value>0</value></info>
   <info><parameter>C_ICACHE_INTERFACE</parameter>         <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>0</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>0</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>0</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>0</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>0</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>0</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>0</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>0</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_PVR_USER1</parameter>                <value>0</value></info>
   <info><parameter>C_PVR_USER2</parameter>                <value>0</value></info>
   <info><parameter>C_RESET_MSR</parameter>                <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>0</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>0</value></info>
   <info><parameter>C_DCACHE_BASEADDR</parameter>          <value>0</value></info>
   <info><parameter>C_DCACHE_HIGHADDR</parameter>          <value>0</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>0</value></info>
   <info><parameter>C_ICACHE_BASEADDR</parameter>          <value>0</value></info>
   <info><parameter>C_ICACHE_HIGHADDR</parameter>          <value>0</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>0</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>0</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Minimum Area</name>
   <tooltip>The smallest possible MicroBlaze core. No caches or debug.</tooltip>
   <icon>microblaze_cw_min_area_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>1</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>2048</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>2048</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>0</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>0</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>1</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>0</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>0</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>0</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>0</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>0</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>0</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>0</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Maximum Performance</name>
   <tooltip>Maximum performance. Large caches and debug, as well as all execution units.</tooltip>
   <icon>microblaze_cw_max_perf_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>32768</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>32768</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>8</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>1</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>1</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>8</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>0</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>4</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>1</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>0</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>0</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>1</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>2</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>2</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>1</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>1</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>1</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>1</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>8</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>8</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Maximum Frequency</name>
   <tooltip>Maximum frequency. No caches or debug, with few execution units.</tooltip>
   <icon>microblaze_cw_max_freq_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>2048</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>2048</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>0</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>1</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>0</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>1</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>1</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>0</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>0</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>0</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>0</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>0</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>0</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>0</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Linux with MMU</name>
   <tooltip>Settings suitable to get high performance when running Linux with MMU. Memory Management enabled, large caches and debug, as well as all execution units.</tooltip>
   <icon>microblaze_cw_linux_mmu_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>16384</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>16384</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>1</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>1</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>1</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>1</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>8</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>1</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>1</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>1</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>4</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>1</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>1</value></info>
   <info><parameter>C_PVR</parameter>                      <value>2</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>1</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>1</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>2</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>3</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>1</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>1</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>1</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>8</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>8</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Low-end Linux with MMU</name>
   <tooltip>Settings corresponding to the Embedded Reference System, used in the SP605 Embedded Kit. It provides settings for Linux development on low-end systems. Memory Managment enabled, small caches and debug.</tooltip>
   <icon>microblaze_cw_ref_system_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>8192</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>8192</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>1</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>1</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>1</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>1</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>1</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>1</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>4</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>1</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>1</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>1</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>3</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>1</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>1</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>

  <item>
   <name>Typical</name>
   <tooltip>Settings giving a reasonable compromise between performance, area and frequency. Suitable for standalone programs, and low-overhead kernels. Caches and debug enabled.</tooltip>
   <icon>microblaze_cw_typical_xps.png</icon>
   <info><parameter>C_ALLOW_DCACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_ALLOW_ICACHE_WR</parameter>          <value>1</value></info>
   <info><parameter>C_AREA_OPTIMIZED</parameter>           <value>0</value></info>
   <info><parameter>C_CACHE_BYTE_SIZE</parameter>          <value>8192</value></info>
   <info><parameter>C_DCACHE_BYTE_SIZE</parameter>         <value>8192</value></info>
   <info><parameter>C_DCACHE_LINE_LEN</parameter>          <value>4</value></info>
   <info><parameter>C_DCACHE_USE_WRITEBACK</parameter>     <value>0</value></info>
   <info><parameter>C_DEBUG_ENABLED</parameter>            <value>1</value></info>
   <info><parameter>C_DIV_ZERO_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>    <value>1</value></info>
   <info><parameter>C_DPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_FPU_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_EXCEPTION</parameter>            <value>0</value></info>
   <info><parameter>C_FSL_LINKS</parameter>                <value>0</value></info>
   <info><parameter>C_ICACHE_LINE_LEN</parameter>          <value>8</value></info>
   <info><parameter>C_ILL_OPCODE_EXCEPTION</parameter>     <value>0</value></info>
   <info><parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>    <value>0</value></info>
   <info><parameter>C_IPLB_BUS_EXCEPTION</parameter>       <value>0</value></info>
   <info><parameter>C_MMU_DTLB_SIZE</parameter>            <value>4</value></info>
   <info><parameter>C_MMU_ITLB_SIZE</parameter>            <value>2</value></info>
   <info><parameter>C_MMU_TLB_ACCESS</parameter>           <value>3</value></info>
   <info><parameter>C_MMU_ZONES</parameter>                <value>2</value></info>
   <info><parameter>C_NUMBER_OF_PC_BRK</parameter>         <value>2</value></info>
   <info><parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>    <value>0</value></info>
   <info><parameter>C_OPCODE_0x0_ILLEGAL</parameter>       <value>0</value></info>
   <info><parameter>C_PVR</parameter>                      <value>0</value></info>
   <info><parameter>C_UNALIGNED_EXCEPTIONS</parameter>     <value>0</value></info>
   <info><parameter>C_USE_BARREL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DCACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_DIV</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_EXTENDED_FSL_INSTR</parameter>   <value>0</value></info>
   <info><parameter>C_USE_FPU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_HW_MUL</parameter>               <value>1</value></info>
   <info><parameter>C_USE_ICACHE</parameter>               <value>1</value></info>
   <info><parameter>C_USE_MMU</parameter>                  <value>0</value></info>
   <info><parameter>C_USE_MSR_INSTR</parameter>            <value>1</value></info>
   <info><parameter>C_USE_PCMP_INSTR</parameter>           <value>1</value></info>
   <info><parameter>C_USE_BRANCH_TARGET_CACHE</parameter>  <value>0</value></info>
   <info><parameter>C_BRANCH_TARGET_CACHE_SIZE</parameter> <value>0</value></info>
   <info><parameter>C_ICACHE_STREAMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_DCACHE_VICTIMS</parameter>           <value>0</value></info>
   <info><parameter>C_ICACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
   <info><parameter>C_DCACHE_FORCE_TAG_LUTRAM</parameter>  <value>0</value></info>
  </item>
 </templates>

 <!-- Area data for all supported families -->
 <areadata>
  <dataitem comment="measured for spartan3adsp">
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_typical</system>
    <implementationmode>Simple</implementationmode>
    <device>xc3sd1800a-fg676-5</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families> 
    <family>spartan3</family> <family>aspartan3</family> <family>spartan3e</family> <family>aspartan3e</family>
    <family>spartan3a</family> <family>aspartan3a</family> <family>spartan3an</family>
    <family>spartan3adsp</family> <family>aspartan3adsp</family> </families>
   <limits unit="LUT"> <max>14564</max> </limits>

   <calculation comment="base size">
    <expression><condition>C_AREA_OPTIMIZED</condition>   <value unit="LUT">1139</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED</condition> <value unit="LUT">1708</value></expression>
   </calculation>

   <calculation comment="unused parameters">
    <parameter>C_INTERCONNECT</parameter>
    <parameter>C_DPLB_DWIDTH</parameter>
    <parameter>C_DPLB_P2P</parameter>
    <parameter>C_IPLB_DWIDTH</parameter>
    <parameter>C_IPLB_P2P</parameter>
    <parameter>C_D_PLB</parameter>
    <parameter>C_D_AXI</parameter>
    <parameter>C_D_LMB</parameter>
    <parameter>C_I_PLB</parameter>
    <parameter>C_I_AXI</parameter>
    <parameter>C_I_LMB</parameter>
    <expression><condition>1</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition>   <value unit="LUT">15</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition> <value unit="LUT">23</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">33</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">40</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">225</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">236</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DIV</condition> <value unit="LUT">125</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DIV</condition> <value unit="LUT">167</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">0</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">3</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">22</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">34</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">908</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1399</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">958</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1413</value></expression>
   </calculation>

   <calculation>
    <parameter>C_UNALIGNED_EXCEPTIONS</parameter>
    <parameter>C_ILL_OPCODE_EXCEPTION</parameter>
    <parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>
    <parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>
    <parameter>C_IPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DIV_ZERO_EXCEPTION</parameter>
    <parameter>C_FPU_EXCEPTION</parameter>
    <parameter>C_FSL_EXCEPTION</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION   ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION  ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION     ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )        ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )      ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">81</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">31</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">27</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">35</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">10</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">2</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">9</value>
    </expression>

    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION  ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION    ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )       ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )     ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">53</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">30</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">41</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">19</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">28</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">60</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_PVR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">8</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">24</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">41</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DEBUG_ENABLED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">193</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">205</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_PC_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 8</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 7</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 14</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 3</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 15</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_OPCODE_0x0_ILLEGAL</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">12</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_FSL_LINKS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 22</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 56</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_USE_EXTENDED_FSL_INSTR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 46</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 104</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_ICACHE</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">74</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">86</value></expression>
   </calculation>

   <calculation>
    <parameter>C_CACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">108</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">193</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">365</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">757</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1542</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">253</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">462</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">888</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1884</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3768</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7604</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">112</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">199</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">374</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">798</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1647</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">265</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">489</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">955</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1811</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3622</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7328</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">18</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">19</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 62</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 76</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_STREAMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">292</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">312</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DCACHE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">144</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">299</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">79</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">78</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">76</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">129</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">237</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">288</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">496</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">913</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1728</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3456</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">6860</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">102</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">194</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">379</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">786</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1600</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">256</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">469</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">902</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1737</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3474</value>
    </expression>
    <expression>
    <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7028</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">20</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">21</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_USE_WRITEBACK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">352</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">296</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 167</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 205</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 1</condition>
     <value unit="LUT">145</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 2</condition>
     <value unit="LUT">751</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 3</condition>
     <value unit="LUT">1069</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="LUT">76</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="LUT">177</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="LUT">268</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="LUT">133</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="LUT">265</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="LUT">543</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_TLB_ACCESS</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 3</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ZONES</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="LUT">C_MMU_ZONES * 5</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_INTERRUPT</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_NM_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="LUT">351</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="LUT">368</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="LUT">402</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="LUT">531</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="LUT">713</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="LUT">355</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="LUT">358</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="LUT">362</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_typical</system>
    <implementationmode>Simple</implementationmode>
    <device>xc6slx150t-fgg484-4</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>aspartan6</family> <family>spartan6</family> <family>spartan6l</family>
    <family>qspartan6</family> <family>qspartan6l</family>
   </families>
   <limits unit="LUT"> <max>9085</max> </limits>

   <calculation comment="base size">
    <expression><condition>C_AREA_OPTIMIZED</condition>   <value unit="LUT">663</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED</condition> <value unit="LUT">983</value></expression>
   </calculation>

   <calculation comment="unused parameters">
    <parameter>C_DPLB_DWIDTH</parameter>
    <parameter>C_DPLB_P2P</parameter>
    <parameter>C_IPLB_DWIDTH</parameter>
    <parameter>C_IPLB_P2P</parameter>
    <parameter>C_D_PLB</parameter>
    <parameter>C_D_AXI</parameter>
    <parameter>C_D_LMB</parameter>
    <parameter>C_I_PLB</parameter>
    <parameter>C_I_AXI</parameter>
    <parameter>C_I_LMB</parameter>
    <expression><condition>1</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation comment="peripheral data bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition> <value unit="LUT">0</value></expression>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation comment="peripheral instruction bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition> <value unit="LUT">0</value></expression>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition>   <value unit="LUT">7</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition> <value unit="LUT">72</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">22</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">89</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">130</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">192</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DIV</condition> <value unit="LUT">153</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DIV</condition> <value unit="LUT">252</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">27</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">34</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">15</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">640</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">992</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">600</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1004</value></expression>
   </calculation>

   <calculation>
    <parameter>C_UNALIGNED_EXCEPTIONS</parameter>
    <parameter>C_ILL_OPCODE_EXCEPTION</parameter>
    <parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>
    <parameter>C_D_AXI_D_BUS_EXCEPTION</parameter>
    <parameter>C_IPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DIV_ZERO_EXCEPTION</parameter>
    <parameter>C_FPU_EXCEPTION</parameter>
    <parameter>C_FSL_EXCEPTION</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION   ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION  ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION     ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )        ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )      ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">47</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">29</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">26</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">23</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">28</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">26</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">0</value>
    </expression>

    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION  ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION    ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )       ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )     ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">42</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">90</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">68</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION ||
                  C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION   || C_DPLB_BUS_EXCEPTION )
     </condition>
     <value unit="LUT">95</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">52</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">11</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">34</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_PVR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">4</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">33</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">77</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">85</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DEBUG_ENABLED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">173</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">247</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_PC_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 10</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 9</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 25</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 26</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 25</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 24</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_OPCODE_0x0_ILLEGAL</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">19</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_FSL_LINKS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 20</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 28</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 35</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 37</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_EXTENDED_FSL_INSTR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 43</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 63</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 49</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 64</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_ICACHE</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">132</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">159</value></expression>
   </calculation>

   <calculation comment="instruction cache bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_CACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">12</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">22</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">44</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">115</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">258</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">7</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">36</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">119</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">284</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">568</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1192</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">48</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">36</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">12</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">92</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">253</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">265</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">489</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">955</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1811</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3622</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7328</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">21</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">2</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 47</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 50</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_STREAMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">302</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">295</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DCACHE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">79</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">237</value>
    </expression>
   </calculation>

   <calculation comment="data cache bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">51</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">89</value></expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">21</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">21</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">22</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">27</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">39</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">53</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">92</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">179</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">344</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">688</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1400</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">77</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">86</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">104</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">164</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">284</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">36</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">111</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">210</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">367</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">734</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1564</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">9</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">16</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_USE_WRITEBACK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">292</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">267</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 114</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 156</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 1</condition>
     <value unit="LUT">196</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 2</condition>
     <value unit="LUT">684</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 3</condition>
     <value unit="LUT">854</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="LUT">40</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="LUT">175</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="LUT">270</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="LUT">138</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="LUT">212</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="LUT">481</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_TLB_ACCESS</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 3</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ZONES</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="LUT">C_MMU_ZONES * 3</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_INTERRUPT</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_NM_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="LUT">225</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="LUT">288</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="LUT">290</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="LUT">245</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="LUT">260</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="LUT">202</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="LUT">196</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="LUT">203</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem comment="measured for virtex4">
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_typical</system>
    <implementationmode>Simple</implementationmode>
    <device>xc4vsx35-ff668-12</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex4</family> <family>qvirtex4</family> <family>qrvirtex4</family>
   </families>
   <limits unit="LUT"> <max>14727</max> </limits>

   <calculation comment="base size">
    <expression><condition>C_AREA_OPTIMIZED</condition>   <value unit="LUT">1136</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED</condition> <value unit="LUT">1719</value></expression>
   </calculation>

   <calculation comment="unused parameters">
    <parameter>C_INTERCONNECT</parameter>
    <parameter>C_DPLB_DWIDTH</parameter>
    <parameter>C_DPLB_P2P</parameter>
    <parameter>C_IPLB_DWIDTH</parameter>
    <parameter>C_IPLB_P2P</parameter>
    <parameter>C_D_PLB</parameter>
    <parameter>C_D_AXI</parameter>
    <parameter>C_D_LMB</parameter>
    <parameter>C_I_PLB</parameter>
    <parameter>C_I_AXI</parameter>
    <parameter>C_I_LMB</parameter>
    <expression><condition>1</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition>   <value unit="LUT">20</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition> <value unit="LUT">16</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">35</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">45</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">234</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">223</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DIV</condition> <value unit="LUT">132</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DIV</condition> <value unit="LUT">167</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">1</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">5</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">8</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">20</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">929</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1412</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">942</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1473</value></expression>
   </calculation>

   <calculation>
    <parameter>C_UNALIGNED_EXCEPTIONS</parameter>
    <parameter>C_ILL_OPCODE_EXCEPTION</parameter>
    <parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>
    <parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>
    <parameter>C_IPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DIV_ZERO_EXCEPTION</parameter>
    <parameter>C_FPU_EXCEPTION</parameter>
    <parameter>C_FSL_EXCEPTION</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION ||
                  C_M_AXI_I_BUS_EXCEPTION   || C_M_AXI_D_BUS_EXCEPTION   ||
                  C_IPLB_BUS_EXCEPTION   || C_DPLB_BUS_EXCEPTION   ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )    ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )  ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">82</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">33</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">30</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">34</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">28</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">1</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">7</value>
    </expression>

    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION ||
                  C_M_AXI_I_BUS_EXCEPTION   || C_M_AXI_D_BUS_EXCEPTION   ||
                  C_IPLB_BUS_EXCEPTION   || C_DPLB_BUS_EXCEPTION   ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )    ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )  ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">65</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">5</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">11</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">17</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">35</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">93</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_PVR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">9</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">28</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">15</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">49</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DEBUG_ENABLED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">202</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">204</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_PC_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 7</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 7</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 6</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 17</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_OPCODE_0x0_ILLEGAL</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">14</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">12</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_FSL_LINKS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 22</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 54</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_USE_EXTENDED_FSL_INSTR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 50</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 98</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_ICACHE</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">95</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">81</value></expression>
   </calculation>

   <calculation>
    <parameter>C_CACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">91</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">176</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">348</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">742</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1530</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">261</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">490</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">870</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1755</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3510</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">6964</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">115</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">199</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">367</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">802</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1673</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">250</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">462</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">903</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1740</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3480</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7032</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">16</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">17</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">21</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">18</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 64</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 79</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_STREAMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">308</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">343</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DCACHE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">189</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">366</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">35</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">33</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">31</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">84</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">192</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">244</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">453</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">879</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">1795</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">3590</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">7248</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">42</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">134</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">319</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">763</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">1652</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">247</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">502</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">1057</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">2066</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">4132</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">8372</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">18</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">20</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">28</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_USE_WRITEBACK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">315</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">355</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 151</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 204</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 1</condition>
     <value unit="LUT">145</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 2</condition>
     <value unit="LUT">846</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 3</condition>
     <value unit="LUT">1167</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="LUT">87</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="LUT">177</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="LUT">268</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="LUT">115</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="LUT">223</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="LUT">476</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_TLB_ACCESS</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 3</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ZONES</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="LUT">C_MMU_ZONES * 3</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_INTERRUPT</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_NM_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="LUT">271</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="LUT">316</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="LUT">318</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="LUT">525</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="LUT">692</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="LUT">274</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="LUT">276</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="LUT">279</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_typical</system>
    <implementationmode>Simple</implementationmode>
    <device>xc5vlx50-ff676-3</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex5</family> <family>qrvirtex5</family>
   </families>
   <limits unit="LUT"> <max>8488</max> </limits>

   <calculation comment="base size">
    <expression><condition>C_AREA_OPTIMIZED</condition>   <value unit="LUT">698</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED</condition> <value unit="LUT">1073</value></expression>
   </calculation>

   <calculation comment="unused parameters">
    <parameter>C_INTERCONNECT</parameter>
    <parameter>C_DPLB_DWIDTH</parameter>
    <parameter>C_DPLB_P2P</parameter>
    <parameter>C_IPLB_DWIDTH</parameter>
    <parameter>C_IPLB_P2P</parameter>
    <parameter>C_D_PLB</parameter>
    <parameter>C_D_AXI</parameter>
    <parameter>C_D_LMB</parameter>
    <parameter>C_I_PLB</parameter>
    <parameter>C_I_AXI</parameter>
    <parameter>C_I_LMB</parameter>
    <expression><condition>1</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition>   <value unit="LUT">7</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition> <value unit="LUT">25</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">26</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">20</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">133</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">140</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DIV</condition> <value unit="LUT">144</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DIV</condition> <value unit="LUT">130</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">25</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">39</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">17</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">710</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1091</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">697</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1073</value></expression>
   </calculation>

   <calculation>
    <parameter>C_UNALIGNED_EXCEPTIONS</parameter>
    <parameter>C_ILL_OPCODE_EXCEPTION</parameter>
    <parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>
    <parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>
    <parameter>C_IPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DIV_ZERO_EXCEPTION</parameter>
    <parameter>C_FPU_EXCEPTION</parameter>
    <parameter>C_FSL_EXCEPTION</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION   ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION  ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION     ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )        ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )      ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">49</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">45</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">25</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">34</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">25</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">38</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">43</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">0</value>
    </expression>

    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION  ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION    ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )       ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )     ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">66</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">37</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">37</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">4</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">37</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">51</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">35</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_PVR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">3</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">36</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">7</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">50</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DEBUG_ENABLED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">163</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">174</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_PC_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 12</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 22</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 21</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 21</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 26</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_OPCODE_0x0_ILLEGAL</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">13</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_FSL_LINKS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 25</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED</condition>
     <value unit="LUT">C_FSL_LINKS * 34</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_USE_EXTENDED_FSL_INSTR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 53</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">C_FSL_LINKS * 73</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_ICACHE</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">96</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">82</value></expression>
   </calculation>

   <calculation>
    <parameter>C_CACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">58</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">64</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">78</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">157</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">315</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">47</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">80</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">181</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">339</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">678</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1416</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">106</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">112</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">125</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">203</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">361</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">76</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">142</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">228</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">384</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">768</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1612</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">19</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">23</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 44</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 45</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_STREAMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">184</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">181</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DCACHE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">93</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">190</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">43</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">42</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">41</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">45</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">53</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">74</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">111</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">197</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">352</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">704</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1440</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">115</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">120</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">132</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">201</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">340</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">56</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">99</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">199</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">350</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">700</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1572</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">10</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">45</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_USE_WRITEBACK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">310</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">276</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 129</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 140</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 1</condition>
     <value unit="LUT">103</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 2</condition>
     <value unit="LUT">510</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 3</condition>
     <value unit="LUT">834</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="LUT">17</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="LUT">82</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="LUT">154</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="LUT">115</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="LUT">129</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="LUT">299</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_TLB_ACCESS</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 3</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ZONES</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="LUT">C_MMU_ZONES * 2</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_INTERRUPT</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_NM_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="LUT">262</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="LUT">309</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="LUT">310</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="LUT">311</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="LUT">311</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="LUT">263</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="LUT">266</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="LUT">268</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_typical</system>
    <implementationmode>Simple</implementationmode>
    <device>xc6vlx240t-ff1156-3</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex6</family> <family>virtex6l</family> <family>qvirtex6</family>
   </families>
   <limits unit="LUT"> <max>9199</max> </limits>

   <calculation comment="base size">
    <expression><condition>C_AREA_OPTIMIZED</condition>   <value unit="LUT">710</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED</condition> <value unit="LUT">987</value></expression>
   </calculation>

   <calculation comment="unused parameters">
    <parameter>C_DPLB_DWIDTH</parameter>
    <parameter>C_DPLB_P2P</parameter>
    <parameter>C_IPLB_DWIDTH</parameter>
    <parameter>C_IPLB_P2P</parameter>
    <parameter>C_D_PLB</parameter>
    <parameter>C_D_AXI</parameter>
    <parameter>C_D_LMB</parameter>
    <parameter>C_I_PLB</parameter>
    <parameter>C_I_AXI</parameter>
    <parameter>C_I_LMB</parameter>
    <expression><condition>1</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation comment="peripheral data bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition> <value unit="LUT">0</value></expression>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation comment="peripheral instruction bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 1</condition> <value unit="LUT">0</value></expression>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition>   <value unit="LUT">3</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MSR_INSTR</condition> <value unit="LUT">37</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">8</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_PCMP_INSTR</condition> <value unit="LUT">56</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">126</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BARREL</condition> <value unit="LUT">141</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DIV</condition> <value unit="LUT">156</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DIV</condition> <value unit="LUT">199</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">20</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">19</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="LUT">43</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">644</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">977</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="LUT">744</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 2</condition> <value unit="LUT">1048</value></expression>
   </calculation>

   <calculation>
    <parameter>C_UNALIGNED_EXCEPTIONS</parameter>
    <parameter>C_ILL_OPCODE_EXCEPTION</parameter>
    <parameter>C_M_AXI_I_BUS_EXCEPTION</parameter>
    <parameter>C_M_AXI_D_BUS_EXCEPTION</parameter>
    <parameter>C_IPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DPLB_BUS_EXCEPTION</parameter>
    <parameter>C_DIV_ZERO_EXCEPTION</parameter>
    <parameter>C_FPU_EXCEPTION</parameter>
    <parameter>C_FSL_EXCEPTION</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION   ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION  ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION     ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )        ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )      ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">40</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">25</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">22</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">31</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">29</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">48</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">53</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">0</value>
    </expression>

    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_UNALIGNED_EXCEPTIONS   || C_ILL_OPCODE_EXCEPTION  ||
                  C_M_AXI_I_BUS_EXCEPTION  || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION     || C_DPLB_BUS_EXCEPTION    ||
                  ( C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV )       ||
                  ( C_FPU_EXCEPTION &amp;&amp; C_USE_FPU &gt; 0 )     ||
                  ( C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR ) )</condition>
     <value unit="LUT">53</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_UNALIGNED_EXCEPTION</condition>
     <value unit="LUT">74</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION</condition>
     <value unit="LUT">71</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp;
                ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION ||
                  C_IPLB_BUS_EXCEPTION || C_DPLB_BUS_EXCEPTION )</condition>
     <value unit="LUT">80</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DIV_ZERO_EXCEPTION &amp;&amp; C_USE_DIV</condition>
     <value unit="LUT">39</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FPU_EXCEPTION &amp;&amp; C_USE_FPU == 2</condition>
     <value unit="LUT">101</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_FSL_EXCEPTION &amp;&amp; C_USE_EXTENDED_FSL_INSTR</condition>
     <value unit="LUT">26</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_PVR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">29</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 1</condition>
     <value unit="LUT">36</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_PVR == 2</condition>
     <value unit="LUT">49</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DEBUG_ENABLED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">161</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">210</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_PC_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 14</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_PC_BRK * 12</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_RD_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 29</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_RD_ADDR_BRK * 31</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_NUMBER_OF_WR_ADDR_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 30</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_DEBUG_ENABLED</condition>
     <value unit="LUT">C_NUMBER_OF_WR_ADDR_BRK * 20</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_OPCODE_0x0_ILLEGAL</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">9</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_ILL_OPCODE_EXCEPTION &amp;&amp; C_OPCODE_0x0_ILLEGAL</condition>
     <value unit="LUT">1</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_FSL_LINKS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 20</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 39</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 46</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 42</value>
    </expression>
   </calculation>

   <calculation comment="average">
    <parameter>C_USE_EXTENDED_FSL_INSTR</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 41</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 0</condition>
     <value unit="LUT">C_FSL_LINKS * 66</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 75</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_STREAM_INTERCONNECT == 1</condition>
     <value unit="LUT">C_FSL_LINKS * 75</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_ICACHE</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">117</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE</condition> <value unit="LUT">79</value></expression>
   </calculation>

   <calculation comment="instruction cache bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">0</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">0</value></expression>
   </calculation>

   <calculation>
    <parameter>C_CACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">16</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">27</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">50</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">124</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">272</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">16</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">80</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">193</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">355</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">710</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1224</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">114</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">125</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">147</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">225</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_CACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">382</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">75</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">111</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">193</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">370</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">740</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_FORCE_TAG_LUTRAM &amp;&amp; C_CACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1620</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">24</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_ICACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 53</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_ICACHE_VICTIMS * 52</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_ICACHE_STREAMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 4</condition>
     <value unit="LUT">195</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_STREAMS &gt; 0 &amp;&amp; C_ICACHE_LINE_LEN == 8</condition>
     <value unit="LUT">191</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DCACHE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">62</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE</condition>
     <value unit="LUT">216</value>
    </expression>
   </calculation>

   <calculation comment="data cache bus interface size">
    <expression><condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_INTERCONNECT == 2</condition>   <value unit="LUT">73</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_INTERCONNECT == 2</condition> <value unit="LUT">97</value></expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_BYTE_SIZE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">38</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">38</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">40</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">45</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">56</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">70</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">108</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">197</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">360</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">720</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1456</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 64</condition>
     <value unit="LUT">43</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 128</condition>
     <value unit="LUT">55</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 256</condition>
     <value unit="LUT">79</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 512</condition>
     <value unit="LUT">149</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_BYTE_SIZE == 1024</condition>
     <value unit="LUT">290</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 2048</condition>
     <value unit="LUT">46</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 4096</condition>
     <value unit="LUT">81</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 8192</condition>
     <value unit="LUT">162</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 16384</condition>
     <value unit="LUT">305</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 32768</condition>
     <value unit="LUT">610</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_FORCE_TAG_LUTRAM &amp;&amp; C_DCACHE_BYTE_SIZE == 65536</condition>
     <value unit="LUT">1344</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_LINE_LEN</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">7</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">18</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_ALWAYS_USED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_ALWAYS_USED</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_DCACHE_INTERFACE</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_INTERFACE</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_USE_WRITEBACK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">293</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK</condition>
     <value unit="LUT">228</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_DCACHE_VICTIMS</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 4</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 127</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_WRITEBACK &amp;&amp; C_DCACHE_VICTIMS &gt; 0 &amp;&amp; C_DCACHE_LINE_LEN == 8</condition>
     <value unit="LUT">C_DCACHE_VICTIMS * 141</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 1</condition>
     <value unit="LUT">152</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 2</condition>
     <value unit="LUT">633</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU == 3</condition>
     <value unit="LUT">860</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="LUT">3</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="LUT">114</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="LUT">331</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="LUT">68</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="LUT">218</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="LUT">494</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_TLB_ACCESS</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 1</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 2</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_TLB_ACCESS == 3</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_MMU_ZONES</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="LUT">C_MMU_ZONES * 0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_INTERRUPT</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_INTERRUPT</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_EXT_NM_BRK</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_EXT_NM_BRK</condition>
     <value unit="LUT">0</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="LUT">215</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="LUT">243</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="LUT">229</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="LUT">244</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="LUT">256</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="LUT">210</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="LUT">207</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="LUT">209</value>
    </expression>
   </calculation>
  </dataitem>
 </areadata>

 <!-- Frequency data for all supported families (34 data points per family)
    * XPS Dhrystone (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 1
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 0
        C_NUMBER_OF_PC_BRK         = 0    Don't Care
        C_USE_ICACHE               = 0
        C_CACHE_BYTE_SIZE          = 0    Don't Care
        C_USE_DCACHE               = 0
        C_DCACHE_BYTE_SIZE         = 0    Don't Care
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1    Don't Care
        C_ALLOW_ICACHE_WR          = 1    Don't Care
        C_DCACHE_ALWAYS_USED       = 0    Don't Care
        C_DCACHE_LINE_LEN          = 4    Don't Care
        C_DCACHE_USE_WRITEBACK     = 0    Don't Care
        C_ICACHE_ALWAYS_USED       = 0    Don't Care
        C_ICACHE_LINE_LEN          = 4    Don't Care
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0    Don't Care
        C_NUMBER_OF_WR_ADDR_BRK    = 0    Don't Care
        C_OPCODE_0x0_ILLEGAL       = 0    Don't Care
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0    Don't Care
        C_ICACHE_VICTIMS           = 0    Don't Care
        C_DCACHE_VICTIMS           = 0    Don't Care
        C_ICACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
        C_DCACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
    * XPS Dhrystone2 (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 0
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 0
        C_NUMBER_OF_PC_BRK         = 0    Don't Care
        C_USE_ICACHE               = 0
        C_CACHE_BYTE_SIZE          = 0    Don't Care
        C_USE_DCACHE               = 0
        C_DCACHE_BYTE_SIZE         = 0    Don't Care
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1    Don't Care
        C_ALLOW_ICACHE_WR          = 1    Don't Care
        C_DCACHE_ALWAYS_USED       = 0    Don't Care
        C_DCACHE_LINE_LEN          = 4    Don't Care
        C_DCACHE_USE_WRITEBACK     = 0    Don't Care
        C_ICACHE_ALWAYS_USED       = 0    Don't Care
        C_ICACHE_LINE_LEN          = 4    Don't Care
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0    Don't Care
        C_NUMBER_OF_WR_ADDR_BRK    = 0    Don't Care
        C_OPCODE_0x0_ILLEGAL       = 0    Don't Care
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0    Don't Care
        C_ICACHE_VICTIMS           = 0    Don't Care
        C_DCACHE_VICTIMS           = 0    Don't Care
        C_ICACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
        C_DCACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
    * XPS Fmax (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 0
        C_USE_HW_MUL               = 0
        C_USE_BARREL               = 0
        C_FSL_LINKS                = 1
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 0
        C_NUMBER_OF_PC_BRK         = 0    Don't Care
        C_USE_ICACHE               = 0
        C_CACHE_BYTE_SIZE          = 0    Don't Care
        C_USE_DCACHE               = 0
        C_DCACHE_BYTE_SIZE         = 0    Don't Care
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1    Don't Care
        C_ALLOW_ICACHE_WR          = 1    Don't Care
        C_DCACHE_ALWAYS_USED       = 0    Don't Care
        C_DCACHE_LINE_LEN          = 4    Don't Care
        C_DCACHE_USE_WRITEBACK     = 0    Don't Care
        C_ICACHE_ALWAYS_USED       = 0    Don't Care
        C_ICACHE_LINE_LEN          = 4    Don't Care
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0    Don't Care
        C_NUMBER_OF_WR_ADDR_BRK    = 0    Don't Care
        C_OPCODE_0x0_ILLEGAL       = 0    Don't Care
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0    Don't Care
        C_ICACHE_VICTIMS           = 0    Don't Care
        C_DCACHE_VICTIMS           = 0    Don't Care
        C_ICACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
        C_DCACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
    * XPS Fmax uart (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 0
        C_USE_HW_MUL               = 0
        C_USE_BARREL               = 0
        C_FSL_LINKS                = 0
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, DPLB, FPU, FSL, M_AXI_IP, IPLB)
        C_DEBUG_ENABLED            = 0
        C_NUMBER_OF_PC_BRK         = 0    Don't Care
        C_USE_ICACHE               = 0
        C_CACHE_BYTE_SIZE          = 0    Don't Care
        C_USE_DCACHE               = 0
        C_DCACHE_BYTE_SIZE         = 0    Don't Care
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1    Don't Care
        C_ALLOW_ICACHE_WR          = 1    Don't Care
        C_DCACHE_ALWAYS_USED       = 0    Don't Care
        C_DCACHE_LINE_LEN          = 4    Don't Care
        C_DCACHE_USE_WRITEBACK     = 0    Don't Care
        C_ICACHE_ALWAYS_USED       = 0    Don't Care
        C_ICACHE_LINE_LEN          = 4    Don't Care
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0    Don't Care
        C_NUMBER_OF_WR_ADDR_BRK    = 0    Don't Care
        C_OPCODE_0x0_ILLEGAL       = 0    Don't Care
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0    Don't Care
        C_ICACHE_VICTIMS           = 0    Don't Care
        C_DCACHE_VICTIMS           = 0    Don't Care
        C_ICACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
        C_DCACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
    * XPS Full (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 8
        C_USE_DIV                  = 1
        C_USE_FPU                  = 1
        C_USE_MSR_INSTR            = 1
        C_*_EXCEPTION              = 1
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 8192
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Full v5 (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 8
        C_USE_DIV                  = 1
        C_USE_FPU                  = 1
        C_USE_MSR_INSTR            = 1
        C_*_EXCEPTION              = 1
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 8192
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 2
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Full v6 (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 2
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 8
        C_USE_DIV                  = 1
        C_USE_FPU                  = 1
        C_USE_MSR_INSTR            = 1
        C_*_EXCEPTION              = 1
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 8192
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 2
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Full v7 (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 2
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 16
        C_USE_DIV                  = 1
        C_USE_FPU                  = 2
        C_USE_MSR_INSTR            = 1
        C_*_EXCEPTION              = 1
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 8192
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 8    Don't Care (Area)
        C_MMU_ITLB_SIZE            = 8    Don't Care (Area)
        C_MMU_TLB_ACCESS           = 3    Don't Care (Area)
        C_MMU_ZONES                = 16   Don't Care (Area)
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 2
        C_USE_EXTENDED_FSL_INSTR   = 1
        C_USE_MMU                  = 3    Don't Care (Area)
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical User (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2    Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 1
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Protected (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4
        C_MMU_ITLB_SIZE            = 2
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 2
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Virtual (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4
        C_MMU_ITLB_SIZE            = 2
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 3
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical WB (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 1
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical XX (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 1
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 1
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Dhrystone BP (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 0
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 0
        C_NUMBER_OF_PC_BRK         = 0    Don't Care
        C_USE_ICACHE               = 0
        C_CACHE_BYTE_SIZE          = 0    Don't Care
        C_USE_DCACHE               = 0
        C_DCACHE_BYTE_SIZE         = 0    Don't Care
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1    Don't Care
        C_ALLOW_ICACHE_WR          = 1    Don't Care
        C_DCACHE_ALWAYS_USED       = 0    Don't Care
        C_DCACHE_LINE_LEN          = 4    Don't Care
        C_DCACHE_USE_WRITEBACK     = 0    Don't Care
        C_ICACHE_ALWAYS_USED       = 0    Don't Care
        C_ICACHE_LINE_LEN          = 4    Don't Care
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0    Don't Care
        C_NUMBER_OF_WR_ADDR_BRK    = 0    Don't Care
        C_OPCODE_0x0_ILLEGAL       = 0    Don't Care
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 1
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0    Don't Care
        C_ICACHE_VICTIMS           = 0    Don't Care
        C_DCACHE_VICTIMS           = 0    Don't Care
        C_ICACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
        C_DCACHE_FORCE_TAG_LUTRAM  = 0    Don't Care
    * XPS Typical BP (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 1
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical VS (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 1
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 1
        C_ICACHE_VICTIMS           = 8
        C_DCACHE_VICTIMS           = 8
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical VS BP (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 1
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 1
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 1
        C_ICACHE_VICTIMS           = 8
        C_DCACHE_VICTIMS           = 8
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Virtual BP (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4
        C_MMU_ITLB_SIZE            = 2
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 3
        C_USE_BRANCH_TARGET_CACHE  = 1
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Virtual VS (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 1
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4
        C_MMU_ITLB_SIZE            = 2
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 3
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 1
        C_ICACHE_VICTIMS           = 8
        C_DCACHE_VICTIMS           = 8
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Virtual VS BP (Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 1
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4
        C_MMU_ITLB_SIZE            = 2
        C_MMU_TLB_ACCESS           = 3
        C_MMU_ZONES                = 2
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 3
        C_USE_BRANCH_TARGET_CACHE  = 1
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 1
        C_ICACHE_VICTIMS           = 8
        C_DCACHE_VICTIMS           = 8
        C_ICACHE_FORCE_TAG_LUTRAM  = 0
        C_DCACHE_FORCE_TAG_LUTRAM  = 0
    * XPS Typical Luttag 2K (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 2048
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 2048
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 1
        C_DCACHE_FORCE_TAG_LUTRAM  = 1
    * XPS Typical Luttag 8K (Area, Performance):
        * Explicit:
        C_USE_PCMP_INSTR           = 1
        C_USE_HW_MUL               = 1
        C_USE_BARREL               = 1
        C_FSL_LINKS                = 2
        C_USE_DIV                  = 0
        C_USE_FPU                  = 0
        C_USE_MSR_INSTR            = 0
        C_*_EXCEPTION              = 0    Don't Care (DIV, M_AXI_DP, FPU, FSL, M_AXI_IP)
        C_DEBUG_ENABLED            = 1
        C_NUMBER_OF_PC_BRK         = 2
        C_USE_ICACHE               = 1
        C_CACHE_BYTE_SIZE          = 8192
        C_USE_DCACHE               = 1
        C_DCACHE_BYTE_SIZE         = 8192
        * Varied:
        C_AREA_OPTIMIZED           = 0,1
        * Default:
        C_ALLOW_DCACHE_WR          = 1
        C_ALLOW_ICACHE_WR          = 1
        C_DCACHE_ALWAYS_USED       = 0
        C_DCACHE_LINE_LEN          = 4
        C_DCACHE_USE_WRITEBACK     = 0
        C_ICACHE_ALWAYS_USED       = 0
        C_ICACHE_LINE_LEN          = 4
        C_MMU_DTLB_SIZE            = 4    Don't Care
        C_MMU_ITLB_SIZE            = 2    Don't Care
        C_MMU_TLB_ACCESS           = 3    Don't Care
        C_MMU_ZONES                = 16   Don't Care
        C_NUMBER_OF_RD_ADDR_BRK    = 0
        C_NUMBER_OF_WR_ADDR_BRK    = 0
        C_OPCODE_0x0_ILLEGAL       = 0
        C_PVR                      = 0
        C_USE_EXTENDED_FSL_INSTR   = 0
        C_USE_MMU                  = 0
        C_USE_BRANCH_TARGET_CACHE  = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_ICACHE_STREAMS           = 0
        C_ICACHE_VICTIMS           = 0
        C_DCACHE_VICTIMS           = 0
        C_ICACHE_FORCE_TAG_LUTRAM  = 1
        C_DCACHE_FORCE_TAG_LUTRAM  = 1
 -->
 <frequencydata>
  <dataitem comment="measured for spartan3adsp">
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_dhrystone, xps_dhrystone2, xps_fmax, xps_fmax_uart, xps_full, xps_full_v5, xps_full_v6, xps_full_v7, xps_typical, xps_typical_user, xps_typical_protected, xps_typical_virtual, xps_typical_wb, xps_typical_xx, xps_dhrystone_bp, xps_typical_bp, xps_typical_vs, xps_typical_vs_bp, xps_typical_virtual_bp, xps_typical_virtual_vs, xps_typical_virtual_vs_bp, xps_typical_luttag_2k, xps_typical_luttag_8k</system>
    <device>xc3sd1800a-fg676-5</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>spartan3</family> <family>aspartan3</family> <family>spartan3e</family> <family>aspartan3e</family>
    <family>spartan3a</family> <family>aspartan3a</family> <family>spartan3an</family>
    <family>spartan3adsp</family> <family>aspartan3adsp</family>
   </families>
   <limits unit="MHz"> <min>58</min> <max>130</max> </limits>
   <calculation comment="xps_dhrystone (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">120</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">119</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">122</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">121</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">127</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">130</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">129</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (performace)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">130</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">100</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">94</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">102</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">94</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">102</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">90</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">98</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 )  + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 16 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">62</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">104</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">103</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_user (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 )  * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 1 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">107</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_protected (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 2 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">81</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">77</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">97</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">98</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">105</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">105</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">94</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">93</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">91</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">89</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">60</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">73</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">60</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">99</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">98</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">85</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">91</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_dhrystone, xps_dhrystone2, xps_fmax, xps_fmax_uart, xps_full, xps_full_v5, xps_full_v6, xps_full_v7, xps_typical, xps_typical_user, xps_typical_protected, xps_typical_virtual, xps_typical_wb, xps_typical_xx, xps_dhrystone_bp, xps_typical_bp, xps_typical_vs, xps_typical_vs_bp, xps_typical_virtual_bp, xps_typical_virtual_vs, xps_typical_virtual_vs_bp, xps_typical_luttag_2k, xps_typical_luttag_8k</system>
    <device>xc6slx150t-fgg484-4</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>aspartan6</family> <family>spartan6</family> <family>spartan6l</family>
    <family>qspartan6</family> <family>qspartan6l</family>
   </families>
   <limits unit="MHz"> <min>95</min> <max>206</max> </limits>

   <calculation comment="xps_dhrystone (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">141</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">165</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">146</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">164</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">174</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">206</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">164</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (performace)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">205</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">125</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">122</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">123</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">119</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">123</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">106</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">115</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 )  + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 16 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">95</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">137</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">142</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_user (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 )  * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 1 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">131</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_protected (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 2 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">123</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">114</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">127</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">131</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">132</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">142</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">140</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">131</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">127</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">120</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">113</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">104</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">101</value>
    </expression>
   </calculation>
   <calculation comment="xps_typical_luttag_2k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">131</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">139</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">128</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">122</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_dhrystone, xps_dhrystone2, xps_fmax, xps_fmax_uart, xps_full, xps_full_v5, xps_full_v6, xps_full_v7, xps_typical, xps_typical_user, xps_typical_protected, xps_typical_virtual, xps_typical_wb, xps_typical_xx, xps_dhrystone_bp, xps_typical_bp, xps_typical_vs, xps_typical_vs_bp, xps_typical_virtual_bp, xps_typical_virtual_vs, xps_typical_virtual_vs_bp, xps_typical_luttag_2k, xps_typical_luttag_8k</system>
    <device>xc4vsx35-ff668-12</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex4</family> <family>qvirtex4</family> <family>qrvirtex4</family>
   </families>
   <limits unit="MHz"> <min>102</min> <max>215</max> </limits>

   <calculation comment="xps_dhrystone (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">183</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">189</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">183</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">190</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">199</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">215</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">193</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (performace)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">212</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">165</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">153</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">165</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">156</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">163</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">156</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">159</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 )  + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 16 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">106</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">163</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">178</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_user (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 )  * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 1 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">173</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_protected (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 2 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">148</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">136</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">162</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">160</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">153</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">176</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">163</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">159</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">156</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">152</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">113</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">132</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">112</value>
    </expression>
   </calculation>
   <calculation comment="xps_typical_luttag_2k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">158</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">159</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">131</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">139</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_dhrystone, xps_dhrystone2, xps_fmax, xps_fmax_uart, xps_full, xps_full_v5, xps_full_v6, xps_full_v7, xps_typical, xps_typical_user, xps_typical_protected, xps_typical_virtual, xps_typical_wb, xps_typical_xx, xps_dhrystone_bp, xps_typical_bp, xps_typical_vs, xps_typical_vs_bp, xps_typical_virtual_bp, xps_typical_virtual_vs, xps_typical_virtual_vs_bp, xps_typical_luttag_2k, xps_typical_luttag_8k</system>
    <device>xc5vlx50-ff676-3</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex5</family> <family>qrvirtex5</family>
   </families>
   <limits unit="MHz"> <min>137</min> <max>254</max> </limits>

   <calculation comment="xps_dhrystone (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">230</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">238</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">225</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">244</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">241</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">254</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">240</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (performace)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">242</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">177</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">191</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">183</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">191</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">189</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">189</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">190</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 )  + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 16 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">146</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">185</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">200</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_user (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 )  * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 1 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">189</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_protected (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 2 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">174</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">176</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">182</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">178</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">178</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">190</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">192</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">168</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">175</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">180</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">154</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">172</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">152</value>
    </expression>
   </calculation>
   <calculation comment="xps_typical_luttag_2k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">214</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">215</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">200</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">208</value>
    </expression>
   </calculation>
  </dataitem>

  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xps_dhrystone, xps_dhrystone2, xps_fmax, xps_fmax_uart, xps_full, xps_full_v5, xps_full_v6, xps_full_v7, xps_typical, xps_typical_user, xps_typical_protected, xps_typical_virtual, xps_typical_wb, xps_typical_xx, xps_dhrystone_bp, xps_typical_bp, xps_typical_vs, xps_typical_vs_bp, xps_typical_virtual_bp, xps_typical_virtual_vs, xps_typical_virtual_vs_bp, xps_typical_luttag_2k, xps_typical_luttag_8k</system>
    <device>x6vlx240t-ff1156-3</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <families>
    <family>virtex6</family> <family>virtex6l</family> <family>qvirtex6</family>
   </families>
   <limits unit="MHz"> <min>163</min> <max>344</max> </limits>

   <calculation comment="xps_dhrystone (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">246</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">311</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">246</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone2 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">314</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">277</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) * 2 + <!-- No PLB -->
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">344</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">264</value>
    </expression>
   </calculation>

   <calculation comment="xps_fmax_uart (performace)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 0 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 0 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 0 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 0 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">338</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">208</value>
    </expression>
   </calculation>

   <calculation comment="xps_full (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">215</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">214</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v5 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">230</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">212</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v6 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 8 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 1 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">222</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">213</value>
    </expression>
   </calculation>

   <calculation comment="xps_full_v7 (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION      == 1 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_FPU_EXCEPTION           == 1 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION           == 1 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 16 )  + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 1 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 8 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 16 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 2 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 1 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 1 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 1 ) + 
      ( C_USE_FPU                 == 2 ) + 
      ( C_USE_HW_MUL              == 2 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 1 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">163</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">217</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">229</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_user (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 )  * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 1 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">228</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_protected (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 2 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">223</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">211</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">212</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_wb (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 1 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">220</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">218</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_xx (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 1 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 1 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">227</value>
    </expression>
   </calculation>

   <calculation comment="xps_dhrystone_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR          * 0 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR          * 0 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE          * 0 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED       * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE         * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN          * 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK     * 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 0 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 1 ) + 
      ( C_ICACHE_ALWAYS_USED       * 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN          * 0 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK         * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK    * 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL      == 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 0 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 0 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">227</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">218</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">220</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">218</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">187</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">205</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_virtual_vs_bp (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE           == 4 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE           == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS          == 3 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES               == 2 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 3 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 1 ) +
      ( C_ICACHE_STREAMS          == 1 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 8 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 8 ) * C_USE_DCACHE +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">185</value>
    </expression>
   </calculation>
   <calculation comment="xps_typical_luttag_2k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">239</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_2k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 2048 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 2048 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">254</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (area)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( C_AREA_OPTIMIZED           * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 ) + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                  * 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">236</value>
    </expression>
   </calculation>

   <calculation comment="xps_typical_luttag_8k (performance)">
    <expression>
     <condition>
      ( C_ALLOW_DCACHE_WR         == 1 ) * C_USE_DCACHE + 
      ( C_ALLOW_ICACHE_WR         == 1 ) * C_USE_ICACHE + 
      ( ( 1 - C_AREA_OPTIMIZED )   * 1000 ) + 
      ( C_CACHE_BYTE_SIZE         == 8192 ) * C_USE_ICACHE + 
      ( C_DCACHE_ALWAYS_USED      == 0 ) * C_USE_DCACHE + 
      ( C_DCACHE_BYTE_SIZE        == 8192 ) * C_USE_DCACHE + 
      ( C_DCACHE_LINE_LEN         == 4 ) * C_USE_DCACHE + 
      ( C_DCACHE_USE_WRITEBACK    == 0 ) * C_USE_DCACHE + 
      ( C_DEBUG_ENABLED           == 1 ) + 
      ( C_DIV_ZERO_EXCEPTION       * 0 ) * C_USE_DIV + 
      ( C_M_AXI_D_BUS_EXCEPTION    * 0 ) + 
      ( C_DPLB_BUS_EXCEPTION      == 0 ) + 
      ( C_FPU_EXCEPTION            * 0 ) * ( C_USE_FPU > 0 ) + 
      ( C_FSL_EXCEPTION            * 0 ) * ( C_USE_EXTENDED_FSL_INSTR &amp;&amp; C_FSL_LINKS > 0 ) + 
      ( C_FSL_LINKS               == 2 )   + 
      ( C_ICACHE_ALWAYS_USED      == 0 ) * C_USE_ICACHE + 
      ( C_ICACHE_LINE_LEN         == 4 ) * C_USE_ICACHE + 
      ( C_ILL_OPCODE_EXCEPTION    == 0 ) + 
      ( C_M_AXI_I_BUS_EXCEPTION    * 0 ) + 
      ( C_IPLB_BUS_EXCEPTION      == 1 ) + 
      ( C_MMU_DTLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_ITLB_SIZE            * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_MMU_TLB_ACCESS           * 0 ) * ( C_USE_MMU > 0 ) + 
      ( C_MMU_ZONES                * 0 ) * ( C_USE_MMU > 1 ) + 
      ( C_NUMBER_OF_PC_BRK        == 2 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_RD_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_NUMBER_OF_WR_ADDR_BRK   == 0 ) * C_DEBUG_ENABLED + 
      ( C_OPCODE_0x0_ILLEGAL       * 0 ) * C_ILL_OPCODE_EXCEPTION + 
      ( C_PVR                     == 0 ) + 
      ( C_UNALIGNED_EXCEPTIONS    == 0 ) + 
      ( C_USE_BARREL              == 1 ) + 
      ( C_USE_DCACHE              == 1 ) + 
      ( C_USE_DIV                 == 0 ) + 
      ( C_USE_EXTENDED_FSL_INSTR  == 0 ) + 
      ( C_USE_FPU                 == 0 ) + 
      ( C_USE_HW_MUL              == 1 ) + 
      ( C_USE_ICACHE              == 1 ) + 
      ( C_USE_MMU                 == 0 ) + 
      ( C_USE_MSR_INSTR           == 0 ) + 
      ( C_USE_PCMP_INSTR          == 1 ) +
      ( C_USE_BRANCH_TARGET_CACHE == 0 ) +
      ( C_ICACHE_STREAMS          == 0 ) * C_USE_ICACHE +
      ( C_ICACHE_VICTIMS          == 0 ) * C_USE_ICACHE +
      ( C_DCACHE_VICTIMS          == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK +
      ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE +
      ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE
     </condition>
     <value unit="MHz">239</value>
    </expression>
   </calculation>
  </dataitem>
 </frequencydata>

 <!-- Performance data for all parameters -->
 <performancedata>
  <dataitem>
   <datasource>
    <coreversion>v8.00.b</coreversion>
    <system>xilkernel_xcl_plb</system>
    <device>xc5vlx50-ff676-3</device>
    <iseversion>12.4</iseversion>
    <edkversion>12.4</edkversion>
   </datasource>
   <limits unit="%"> <min>11.90</min> <max>1.00</max> </limits>

   <calculation comment="not measured">
    <parameter>C_AREA_OPTIMIZED</parameter>
    <expression>
     <condition>C_AREA_OPTIMIZED</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED</condition>
     <value unit="%">0.00</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_MSR_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; ! C_USE_MSR_INSTR</condition> <value unit="%">1.28</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_MSR_INSTR</condition> <value unit="%">1.02</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_PCMP_INSTR</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; ! C_USE_PCMP_INSTR</condition> <value unit="%">1.28</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_PCMP_INSTR</condition> <value unit="%">1.03</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BARREL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; ! C_USE_BARREL</condition> <value unit="%">1.69</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_BARREL</condition> <value unit="%">1.42</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_DIV</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; ! C_USE_DIV</condition> <value unit="%">1.29</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_DIV</condition> <value unit="%">1.03</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_HW_MUL</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="%">1.29</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_HW_MUL == 0</condition> <value unit="%">1.98</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 1</condition> <value unit="%">1.03</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_HW_MUL == 0</condition> <value unit="%">1.70</value></expression>
   </calculation>

   <calculation>
    <parameter>C_USE_FPU</parameter>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 1</condition> <value unit="%">1.30</value></expression>
    <expression><condition>C_AREA_OPTIMIZED   &amp;&amp; C_USE_FPU == 0</condition> <value unit="%">1.40</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 1</condition> <value unit="%">1.04</value></expression>
    <expression><condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_FPU == 0</condition> <value unit="%">1.12</value></expression>
   </calculation>

   <calculation>
    <parameter>
      C_USE_ICACHE C_CACHE_BYTE_SIZE  C_ICACHE_LINE_LEN C_ICACHE_STREAMS C_ICACHE_VICTIMS
      C_USE_DCACHE C_DCACHE_BYTE_SIZE C_DCACHE_LINE_LEN C_DCACHE_USE_WRITEBACK C_DCACHE_VICTIMS
    </parameter>

    <!-- No Caches -->
    <expression comment="not measured, estimate">
     <condition> C_AREA_OPTIMIZED &amp;&amp; ! C_USE_ICACHE &amp;&amp; $::icache_bus</condition>
     <value unit="%">6.20</value>
    </expression>
    <expression comment="not measured, estimate">
     <condition> C_AREA_OPTIMIZED &amp;&amp; ! C_USE_DCACHE &amp;&amp; $::dcache_bus</condition>
     <value unit="%">3.79</value>
    </expression>
    <expression comment="not measured, estimate">
     <condition> ! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_ICACHE &amp;&amp; $::icache_bus</condition>
     <value unit="%">5.93</value>
    </expression>
    <expression comment="not measured, estimate">
     <condition> ! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_DCACHE &amp;&amp; $::dcache_bus</condition>
     <value unit="%">3.46</value>
    </expression>
    <expression comment="not measured, estimate">
     <condition> ! $::icache_bus</condition>
     <value unit="%">1.00</value>
    </expression>
    <expression comment="not measured, estimate">
     <condition> ! $::dcache_bus</condition>
     <value unit="%">1.00</value>
    </expression>

    <!-- Only ICache Area: 4, 8 -->
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4
     </condition>
     <value unit="%">
       6.20  * ( C_CACHE_BYTE_SIZE == 64    ) +
       5.06 * ( C_CACHE_BYTE_SIZE == 128   ) +
       3.92 * ( C_CACHE_BYTE_SIZE == 256   ) +
       3.70 * ( C_CACHE_BYTE_SIZE == 512   ) +
       3.05  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       2.17  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.84  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.51  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.41 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.31 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.31 * ( C_CACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8
     </condition>
     <value unit="%">
       4.72  * ( C_CACHE_BYTE_SIZE == 64    ) +
       3.73 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.74 * ( C_CACHE_BYTE_SIZE == 256   ) +
       2.62 * ( C_CACHE_BYTE_SIZE == 512   ) +
       2.28  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.83  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.62  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.40  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.34 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.28 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.28 * ( C_CACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>

    <!-- Only DCache Area: 4, 8 -->
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp; ! C_DCACHE_USE_WRITEBACK &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4
     </condition>
     <value unit="%">
       3.79  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       3.19 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.59 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.51 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.27  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.95  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.79  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.62  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.56 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.50 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.50 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp; ! C_DCACHE_USE_WRITEBACK &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8
     </condition>
     <value unit="%">
       4.22  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       3.49 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.75 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.65 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.35  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.95  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.78  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.60  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.54 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.48 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.48 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>

    <!-- Only DCache Area: 4w, 8w -->
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4
     </condition>
     <value unit="%">
       3.90  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       3.17 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.44 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.35 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.09  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.74  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.54  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.35  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.31 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.28 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.28 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> C_AREA_OPTIMIZED &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8
     </condition>
     <value unit="%">
       4.39  * ( C_DCACHE_BYTE_SIZE == 64     ) +
       3.63 * ( C_DCACHE_BYTE_SIZE == 128    ) +
       2.86 * ( C_DCACHE_BYTE_SIZE == 256    ) +
       2.73 * ( C_DCACHE_BYTE_SIZE == 512    ) +
       2.34  * ( C_DCACHE_BYTE_SIZE == 1024   ) +
       1.82  * ( C_DCACHE_BYTE_SIZE == 2048   ) +
       1.62  * ( C_DCACHE_BYTE_SIZE == 4096   ) +
       1.41  * ( C_DCACHE_BYTE_SIZE == 8192   ) +
       1.34 * ( C_DCACHE_BYTE_SIZE == 16384  ) +
       1.26 * ( C_DCACHE_BYTE_SIZE == 32768  ) +
       1.26 * ( C_DCACHE_BYTE_SIZE == 65536  )
     </value>
    </expression>

    <!-- Only ICache Performance: 4, 8, 4-v, 8-v, 4-s, 8-s, 4sv, 8sv -->
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4 &amp;&amp;
       C_ICACHE_VICTIMS == 0 &amp;&amp; C_ICACHE_STREAMS == 0
     </condition>
     <value unit="%">
       5.93  * ( C_CACHE_BYTE_SIZE == 64    ) +
       4.86 * ( C_CACHE_BYTE_SIZE == 128   ) +
       3.79 * ( C_CACHE_BYTE_SIZE == 256   ) +
       3.57 * ( C_CACHE_BYTE_SIZE == 512   ) +
       2.92  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       2.05  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.67  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.29  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.18 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.07 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.07 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8 &amp;&amp;
       C_ICACHE_VICTIMS == 0 &amp;&amp; C_ICACHE_STREAMS == 0
     </condition>
     <value unit="%">
       4.42  * ( C_CACHE_BYTE_SIZE == 64    ) +
       3.50 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.59 * ( C_CACHE_BYTE_SIZE == 256   ) +
       2.47 * ( C_CACHE_BYTE_SIZE == 512   ) +
       2.11  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.63  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.41  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.19  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.12 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.05 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.05 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4 &amp;&amp;
       C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_STREAMS == 0
     </condition>
     <value unit="%">
       4.26  * ( C_CACHE_BYTE_SIZE == 64    ) +
       3.79 * ( C_CACHE_BYTE_SIZE == 128   ) +
       3.32 * ( C_CACHE_BYTE_SIZE == 256   ) +
       3.15 * ( C_CACHE_BYTE_SIZE == 512   ) +
       2.66  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.99  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.63  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.26  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.16 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.06 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.06 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8 &amp;&amp;
       C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_STREAMS == 0
     </condition>
     <value unit="%">
       2.78  * ( C_CACHE_BYTE_SIZE == 64    ) +
       2.54 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.29 * ( C_CACHE_BYTE_SIZE == 256   ) +
       2.20 * ( C_CACHE_BYTE_SIZE == 512   ) +
       1.93  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.57  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.36  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.16  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.09 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4 &amp;&amp;
       C_ICACHE_VICTIMS == 0 &amp;&amp; C_ICACHE_STREAMS == 1
     </condition>
     <value unit="%">
       3.51  * ( C_CACHE_BYTE_SIZE == 64    ) +
       2.91 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.31 * ( C_CACHE_BYTE_SIZE == 256   ) +
       2.21 * ( C_CACHE_BYTE_SIZE == 512   ) +
       1.90  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.48  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.31  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.15  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.09 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8 &amp;&amp;
       C_ICACHE_VICTIMS == 0 &amp;&amp; C_ICACHE_STREAMS == 1
     </condition>
     <value unit="%">
       3.51  * ( C_CACHE_BYTE_SIZE == 64    ) +
       2.81 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.10 * ( C_CACHE_BYTE_SIZE == 256   ) +
       2.01 * ( C_CACHE_BYTE_SIZE == 512   ) +
       1.74  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.37  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.25  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.12  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.07 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 4 &amp;&amp;
       C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_STREAMS == 1
     </condition>
     <value unit="%">
       2.62  * ( C_CACHE_BYTE_SIZE == 64    ) +
       2.34 * ( C_CACHE_BYTE_SIZE == 128   ) +
       2.05 * ( C_CACHE_BYTE_SIZE == 256   ) +
       1.98 * ( C_CACHE_BYTE_SIZE == 512   ) +
       1.75  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.46  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.29  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.13  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.08 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.03 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::icache_bus &amp;&amp; C_USE_ICACHE &amp;&amp; C_ICACHE_LINE_LEN == 8 &amp;&amp;
       C_ICACHE_VICTIMS &gt; 0 &amp;&amp; C_ICACHE_STREAMS == 1
     </condition>
     <value unit="%">
       2.17  * ( C_CACHE_BYTE_SIZE == 64    ) +
       1.97 * ( C_CACHE_BYTE_SIZE == 128   ) +
       1.77 * ( C_CACHE_BYTE_SIZE == 256   ) +
       1.72 * ( C_CACHE_BYTE_SIZE == 512   ) +
       1.55  * ( C_CACHE_BYTE_SIZE == 1024  ) +
       1.33  * ( C_CACHE_BYTE_SIZE == 2048  ) +
       1.21  * ( C_CACHE_BYTE_SIZE == 4096  ) +
       1.10  * ( C_CACHE_BYTE_SIZE == 8192  ) +
       1.05 * ( C_CACHE_BYTE_SIZE == 16384 ) +
       1.00 * ( C_CACHE_BYTE_SIZE == 32768 ) +
       1.00 * ( C_CACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>

    <!-- Only DCache Performance: 4, 8, 4w, 8w, 4wv, 8wv -->
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4 &amp;&amp; ! C_DCACHE_USE_WRITEBACK
     </condition>
     <value unit="%">
       3.46  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       2.92 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.37 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.30 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.06  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.75  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.59  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.42  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.36 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.30 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.30 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8 &amp;&amp; ! C_DCACHE_USE_WRITEBACK
     </condition>
     <value unit="%">
       3.98  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       3.26 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.54 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.44 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.15  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.75  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.58  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.41  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.34 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.28 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.28 * ( C_DCACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4 &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       C_DCACHE_VICTIMS == 0
     </condition>
     <value unit="%">
       3.64  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       2.91 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.18 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.09 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       1.83  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.48  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.31  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.15  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.08 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.02 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.02 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8 &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       C_DCACHE_VICTIMS == 0
     </condition>
     <value unit="%">
       4.45  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       3.50 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.55 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       2.42 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       2.04  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.53  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.33  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.13  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.07 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.00 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.00 * ( C_DCACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 4 &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       C_DCACHE_VICTIMS &gt; 0
     </condition>
     <value unit="%">
       2.43  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       2.10 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       1.77 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       1.72 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       1.57  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.36  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.24  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.11  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.06 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.02 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.02 * ( C_DCACHE_BYTE_SIZE == 65536 )
     </value>
    </expression>
    <expression>
     <condition> ! C_AREA_OPTIMIZED &amp;&amp;
       $::dcache_bus &amp;&amp; C_USE_DCACHE &amp;&amp; C_DCACHE_LINE_LEN == 8 &amp;&amp; C_DCACHE_USE_WRITEBACK &amp;&amp;
       C_DCACHE_VICTIMS &gt; 0
     </condition>
     <value unit="%">
       3.06  * ( C_DCACHE_BYTE_SIZE == 64    ) +
       2.53 * ( C_DCACHE_BYTE_SIZE == 128   ) +
       2.00 * ( C_DCACHE_BYTE_SIZE == 256   ) +
       1.93 * ( C_DCACHE_BYTE_SIZE == 512   ) +
       1.70  * ( C_DCACHE_BYTE_SIZE == 1024  ) +
       1.39  * ( C_DCACHE_BYTE_SIZE == 2048  ) +
       1.25  * ( C_DCACHE_BYTE_SIZE == 4096  ) +
       1.11  * ( C_DCACHE_BYTE_SIZE == 8192  ) +
       1.05 * ( C_DCACHE_BYTE_SIZE == 16384 ) +
       1.00 * ( C_DCACHE_BYTE_SIZE == 32768 ) +
       1.00 * ( C_DCACHE_BYTE_SIZE == 65536 )
      </value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_USE_MMU</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1</condition>
     <value unit="%">0.00</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_MMU_DTLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 1</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 2</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 4</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_DTLB_SIZE == 8</condition>
     <value unit="%">0.00</value>
    </expression>
   </calculation>

   <calculation comment="not measured">
    <parameter>C_MMU_ITLB_SIZE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 1</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 2</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 4</condition>
     <value unit="%">0.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_MMU &gt; 1 &amp;&amp; C_MMU_ITLB_SIZE == 8</condition>
     <value unit="%">0.00</value>
    </expression>
   </calculation>

   <calculation>
    <parameter>C_USE_BRANCH_TARGET_CACHE</parameter>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; ! C_USE_BRANCH_TARGET_CACHE</condition>
     <value unit="%">1.04</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 0</condition>
     <value unit="%">1.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 1</condition>
     <value unit="%">1.03</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 2</condition>
     <value unit="%">1.02</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 3</condition>
     <value unit="%">1.01</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 4</condition>
     <value unit="%">1.01</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 5</condition>
     <value unit="%">1.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 6</condition>
     <value unit="%">1.00</value>
    </expression>
    <expression>
     <condition>! C_AREA_OPTIMIZED &amp;&amp; C_USE_BRANCH_TARGET_CACHE &amp;&amp; C_BRANCH_TARGET_CACHE_SIZE == 7</condition>
     <value unit="%">1.00</value>
    </expression>
   </calculation>
  </dataitem>
 </performancedata>

</coreconfigurationdata>

