Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 18 10:48:12 2019
| Host         : ubu64 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file MODULE_timing_summary_routed.rpt -pb MODULE_timing_summary_routed.pb -rpx MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : MODULE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.035        0.000                      0                   30        0.154        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.035        0.000                      0                   30        0.154        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.133ns (43.943%)  route 2.721ns (56.057%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    counter_reg[20]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.190 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.190    counter_reg[24]_i_1_n_6
    SLICE_X86Y104        FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y104        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.112ns (43.700%)  route 2.721ns (56.300%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    counter_reg[20]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.169 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.169    counter_reg[24]_i_1_n_4
    SLICE_X86Y104        FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y104        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.038ns (42.824%)  route 2.721ns (57.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    counter_reg[20]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.095 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.095    counter_reg[24]_i_1_n_5
    SLICE_X86Y104        FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y104        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.022ns (42.631%)  route 2.721ns (57.369%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    counter_reg[20]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.079 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.079    counter_reg[24]_i_1_n_7
    SLICE_X86Y104        FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y104        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.019ns (42.595%)  route 2.721ns (57.405%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.076 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.076    counter_reg[20]_i_1_n_6
    SLICE_X86Y103        FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.998ns (42.339%)  route 2.721ns (57.661%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.055 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.055    counter_reg[20]_i_1_n_4
    SLICE_X86Y103        FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.924ns (41.421%)  route 2.721ns (58.579%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.981 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.981    counter_reg[20]_i_1_n_5
    SLICE_X86Y103        FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.908ns (41.218%)  route 2.721ns (58.782%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    counter_reg[16]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.965 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.965    counter_reg[20]_i_1_n_7
    SLICE_X86Y103        FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596    15.018    CLK_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.062    15.225    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.905ns (41.180%)  route 2.721ns (58.820%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.962 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.962    counter_reg[16]_i_1_n_6
    SLICE_X86Y102        FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.597    15.019    CLK_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.062    15.226    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.884ns (40.912%)  route 2.721ns (59.088%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.336    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.668     6.460    counter_reg[3]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  ticksek_i_8/O
                         net (fo=1, routed)           0.700     7.284    ticksek_i_8_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  ticksek_i_4/O
                         net (fo=30, routed)          1.352     8.760    ticksek_i_4_n_0
    SLICE_X86Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.884    counter[0]_i_3_n_0
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    counter_reg[0]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.400    counter_reg[4]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.514    counter_reg[8]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    counter_reg[12]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.941 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.941    counter_reg[16]_i_1_n_4
    SLICE_X86Y102        FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.597    15.019    CLK_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.062    15.226    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.256ns (48.787%)  route 0.269ns (51.213%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.269     1.937    counter_reg[0]
    SLICE_X86Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.982    counter[8]_i_5_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.052 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    counter_reg[8]_i_1_n_7
    SLICE_X86Y100        FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y100        FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.251ns (45.523%)  route 0.300ns (54.477%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.300     1.969    counter_reg[0]
    SLICE_X86Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     2.014    counter[12]_i_4_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.079 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.079    counter_reg[12]_i_1_n_6
    SLICE_X86Y101        FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y101        FDCE                                         r  counter_reg[13]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.292ns (52.075%)  route 0.269ns (47.925%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.269     1.937    counter_reg[0]
    SLICE_X86Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.982    counter[8]_i_5_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.088 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.088    counter_reg[8]_i_1_n_6
    SLICE_X86Y100        FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y100        FDCE                                         r  counter_reg[9]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ticksek_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.521    CLK_IBUF_BUFG
    SLICE_X88Y101        FDCE                                         r  ticksek_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.164     1.685 r  ticksek_reg/Q
                         net (fo=2, routed)           0.093     1.779    ticksek
    SLICE_X89Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  toggle_i_1/O
                         net (fo=1, routed)           0.000     1.824    toggle_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X89Y101        FDRE                                         r  toggle_reg/C
                         clock pessimism             -0.504     1.534    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.091     1.625    toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.332ns (55.266%)  route 0.269ns (44.734%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.269     1.937    counter_reg[0]
    SLICE_X86Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.982    counter[8]_i_5_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.128 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.128    counter_reg[8]_i_1_n_5
    SLICE_X86Y100        FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y100        FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.352ns (56.707%)  route 0.269ns (43.293%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.269     1.937    counter_reg[0]
    SLICE_X86Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.982    counter[8]_i_5_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.148 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.148    counter_reg[8]_i_1_n_4
    SLICE_X86Y100        FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y100        FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.252ns (39.945%)  route 0.379ns (60.055%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.379     2.047    counter_reg[0]
    SLICE_X86Y102        LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter[16]_i_3_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.158 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.158    counter_reg[16]_i_1_n_5
    SLICE_X86Y102        FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  counter_reg[18]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y102        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.256ns (40.441%)  route 0.377ns (59.559%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.377     2.045    counter_reg[0]
    SLICE_X86Y103        LUT5 (Prop_lut5_I1_O)        0.045     2.090 r  counter[20]_i_5/O
                         net (fo=1, routed)           0.000     2.090    counter[20]_i_5_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.160 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.160    counter_reg[20]_i_1_n_7
    SLICE_X86Y103        FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.872     2.038    CLK_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X86Y103        FDCE (Hold_fdce_C_D)         0.105     1.897    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ticksek_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticksek_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.521    CLK_IBUF_BUFG
    SLICE_X88Y101        FDCE                                         r  ticksek_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.164     1.685 r  ticksek_reg/Q
                         net (fo=2, routed)           0.174     1.860    ticksek
    SLICE_X88Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.905 r  ticksek_i_1/O
                         net (fo=1, routed)           0.000     1.905    ticksek_i_1_n_0
    SLICE_X88Y101        FDCE                                         r  ticksek_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X88Y101        FDCE                                         r  ticksek_reg/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y101        FDCE (Hold_fdce_C_D)         0.120     1.641    ticksek_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.338ns (52.947%)  route 0.300ns (47.053%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.527    CLK_IBUF_BUFG
    SLICE_X86Y98         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.300     1.969    counter_reg[0]
    SLICE_X86Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     2.014    counter[12]_i_4_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.166 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    counter_reg[12]_i_1_n_5
    SLICE_X86Y101        FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.039    CLK_IBUF_BUFG
    SLICE_X86Y101        FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.898    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y98    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y100   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y100   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y101   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y101   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y101   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y101   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y102   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y102   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y98    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y102   counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y102   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y102   counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y98    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y98    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y100   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y101   counter_reg[13]/C



