

================================================================
== Vivado HLS Report for 'Array2D2Mat'
================================================================
* Date:           Fri Nov 23 08:52:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.098|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66564|    1|  66564|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66563|  3 ~ 259 |          -|          -| 0 ~ 257 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	5  / (!tmp_68_i)
	4  / (tmp_68_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%offset_3 = alloca i32"   --->   Operation 6 'alloca' 'offset_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx_3 = alloca i32"   --->   Operation 7 'alloca' 'idx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_val_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %param_val_1_V_read)"   --->   Operation 9 'read' 'param_val_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_val_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %param_val_0_V_read)"   --->   Operation 10 'read' 'param_val_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %arr_rows)" [./type.h:387]   --->   Operation 15 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %arr_cols)" [./type.h:388]   --->   Operation 16 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.57ns)   --->   "%val_assign = add nsw i32 %rows, 1" [./type.h:391]   --->   Operation 17 'add' 'val_assign' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mat_rows_V, i32 %val_assign)" [./type.h:391]   --->   Operation 18 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mat_cols_V, i32 %cols)" [./type.h:392]   --->   Operation 19 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "store i32 0, i32* %idx_3"   --->   Operation 20 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "store i32 0, i32* %offset_3"   --->   Operation 21 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:398]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [./type.h:398]   --->   Operation 24 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %val_assign" [./type.h:398]   --->   Operation 25 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 257, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%i = add i31 %i_i, 1" [./type.h:398]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.preheader.i, label %.exit" [./type.h:398]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%tmp_65_i = icmp eq i31 %i_i, 0" [./type.h:402]   --->   Operation 29 'icmp' 'tmp_65_i' <Predicate = (tmp_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i31 %i_i to i10" [./type.h:418]   --->   Operation 30 'trunc' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.27ns)   --->   "%tmp_78 = add i10 -1, %tmp" [./type.h:418]   --->   Operation 31 'add' 'tmp_78' <Predicate = (tmp_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_38_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_78, i8 0)" [./type.h:399]   --->   Operation 32 'bitconcatenate' 'tmp_38_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:399]   --->   Operation 33 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %_ifconv ], [ 0, %.preheader.preheader.i ]"   --->   Operation 35 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [./type.h:399]   --->   Operation 36 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.31ns)   --->   "%tmp_68_i = icmp slt i32 %j_cast_i, %cols" [./type.h:399]   --->   Operation 37 'icmp' 'tmp_68_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [./type.h:399]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_68_i, label %_ifconv, label %.loopexit.loopexit" [./type.h:399]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%offset_3_load = load i32* %offset_3" [./type.h:410]   --->   Operation 41 'load' 'offset_3_load' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%idx_3_load = load i32* %idx_3" [./type.h:407]   --->   Operation 42 'load' 'idx_3_load' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_79 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idx_3_load, i32 1, i32 31)" [./type.h:403]   --->   Operation 43 'partselect' 'tmp_79' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp = icmp slt i31 %tmp_79, 1" [./type.h:403]   --->   Operation 44 'icmp' 'icmp' <Predicate = (tmp_68_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i31 %j_i to i18" [./type.h:418]   --->   Operation 45 'trunc' 'tmp_80' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.28ns)   --->   "%tmp_s = add i18 %tmp_38_cast, %tmp_80" [./type.h:418]   --->   Operation 46 'add' 'tmp_s' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i18 %tmp_s to i64" [./type.h:418]   --->   Operation 47 'sext' 'tmp_39_cast' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%arr_val_addr = getelementptr [65536 x i8]* %arr_val, i64 0, i64 %tmp_39_cast" [./type.h:418]   --->   Operation 48 'getelementptr' 'arr_val_addr' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.99ns)   --->   "%pix_val_0 = load i8* %arr_val_addr, align 1" [./type.h:418]   --->   Operation 49 'load' 'pix_val_0' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_81 = trunc i32 %idx_3_load to i1" [./type.h:407]   --->   Operation 50 'trunc' 'tmp_81' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%p_Val2_s = select i1 %tmp_81, i32 %param_val_1_V_read_1, i32 %param_val_0_V_read_1" [./type.h:404]   --->   Operation 51 'select' 'p_Val2_s' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_82 = trunc i32 %offset_3_load to i2" [./type.h:410]   --->   Operation 52 'trunc' 'tmp_82' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_83 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_82, i3 0)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 53 'bitconcatenate' 'tmp_83' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_84 = zext i5 %tmp_83 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 54 'zext' 'tmp_84' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_85 = lshr i32 %p_Val2_s, %tmp_84" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 55 'lshr' 'tmp_85' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%pix_val_0_1 = trunc i32 %tmp_85 to i8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 56 'trunc' 'pix_val_0_1' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_72_i = icmp sgt i32 %offset_3_load, 2" [./type.h:405]   --->   Operation 57 'icmp' 'tmp_72_i' <Predicate = (tmp_68_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.57ns)   --->   "%idx = add nsw i32 %idx_3_load, 1" [./type.h:407]   --->   Operation 58 'add' 'idx' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.57ns)   --->   "%offset = add nsw i32 %offset_3_load, 1" [./type.h:410]   --->   Operation 59 'add' 'offset' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%idx_4 = select i1 %tmp_72_i, i32 %idx, i32 %idx_3_load" [./type.h:405]   --->   Operation 60 'select' 'idx_4' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node offset_6)   --->   "%offset_4 = select i1 %tmp_72_i, i32 0, i32 %offset" [./type.h:405]   --->   Operation 61 'select' 'offset_4' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%sel_tmp = and i1 %tmp_65_i, %icmp" [./type.h:402]   --->   Operation 62 'and' 'sel_tmp' <Predicate = (tmp_68_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.79ns) (out node of the LUT)   --->   "%pix_val_0_2 = select i1 %sel_tmp, i8 %pix_val_0_1, i8 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 63 'select' 'pix_val_0_2' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.45ns) (out node of the LUT)   --->   "%idx_5 = select i1 %sel_tmp, i32 %idx_4, i32 %idx_3_load" [./type.h:402]   --->   Operation 64 'select' 'idx_5' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.45ns) (out node of the LUT)   --->   "%idx_6 = select i1 %tmp_65_i, i32 %idx_5, i32 %idx_3_load" [./type.h:402]   --->   Operation 65 'select' 'idx_6' <Predicate = (tmp_68_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node offset_6)   --->   "%offset_5 = select i1 %sel_tmp, i32 %offset_4, i32 %offset_3_load" [./type.h:402]   --->   Operation 66 'select' 'offset_5' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.45ns) (out node of the LUT)   --->   "%offset_6 = select i1 %tmp_65_i, i32 %offset_5, i32 %offset_3_load" [./type.h:402]   --->   Operation 67 'select' 'offset_6' <Predicate = (tmp_68_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "store i32 %idx_6, i32* %idx_3" [./type.h:405]   --->   Operation 68 'store' <Predicate = (tmp_68_i)> <Delay = 0.97>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "store i32 %offset_6, i32* %offset_3" [./type.h:405]   --->   Operation 69 'store' <Predicate = (tmp_68_i)> <Delay = 0.97>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [./type.h:399]   --->   Operation 70 'specregionbegin' 'tmp_i_83' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:401]   --->   Operation 71 'specpipeline' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (1.99ns)   --->   "%pix_val_0 = load i8* %arr_val_addr, align 1" [./type.h:418]   --->   Operation 72 'load' 'pix_val_0' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%pix_val_0_4 = select i1 %tmp_65_i, i8 %pix_val_0_2, i8 %pix_val_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 73 'select' 'pix_val_0_4' <Predicate = (tmp_68_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 74 'specregionbegin' 'tmp_40_i' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 75 'specprotocol' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %mat_data_stream_V, i8 %pix_val_0_4)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 76 'write' <Predicate = (tmp_68_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_40_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 77 'specregionend' 'empty' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_i_83)" [./type.h:421]   --->   Operation 78 'specregionend' 'empty_84' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:399]   --->   Operation 79 'br' <Predicate = (tmp_68_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.1ns
The critical path consists of the following:
	fifo read on port 'arr_rows' (./type.h:387) [18]  (2.26 ns)
	'add' operation ('val', ./type.h:391) [20]  (1.58 ns)
	fifo write on port 'mat_rows_V' (./type.h:391) [21]  (2.26 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', ./type.h:398) [29]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 3.66ns
The critical path consists of the following:
	'load' operation ('idx_3_load', ./type.h:407) on local variable 'idx' [48]  (0 ns)
	'icmp' operation ('icmp', ./type.h:403) [52]  (1.31 ns)
	'and' operation ('sel_tmp', ./type.h:402) [70]  (0.464 ns)
	'select' operation ('idx', ./type.h:402) [73]  (0.457 ns)
	'select' operation ('idx', ./type.h:402) [74]  (0.457 ns)
	'store' operation (./type.h:405) of variable 'idx', ./type.h:402 on local variable 'idx' [82]  (0.978 ns)

 <State 4>: 4.61ns
The critical path consists of the following:
	'load' operation ('pix.val[0]', ./type.h:418) on array 'arr_val' [57]  (2 ns)
	'select' operation ('pix.val[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420) [72]  (0.355 ns)
	fifo write on port 'mat_data_stream_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420) [79]  (2.26 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
