Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451554 heartbeat IPC: 2.89725 cumulative IPC: 2.89725 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896142 heartbeat IPC: 2.9031 cumulative IPC: 2.90017 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342556 heartbeat IPC: 2.90157 cumulative IPC: 2.90064 (Simulation time: 0 hr 9 min 56 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784347 heartbeat IPC: 2.90546 cumulative IPC: 2.90184 (Simulation time: 0 hr 13 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225505 heartbeat IPC: 2.906 cumulative IPC: 2.90267 (Simulation time: 0 hr 16 min 31 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225505 (Simulation time: 0 hr 16 min 31 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23000258 heartbeat IPC: 1.73168 cumulative IPC: 1.73168 (Simulation time: 0 hr 19 min 36 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28773547 heartbeat IPC: 1.73211 cumulative IPC: 1.7319 (Simulation time: 0 hr 22 min 9 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34542128 heartbeat IPC: 1.73353 cumulative IPC: 1.73244 (Simulation time: 0 hr 24 min 27 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40317109 heartbeat IPC: 1.73161 cumulative IPC: 1.73223 (Simulation time: 0 hr 26 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46099268 heartbeat IPC: 1.72946 cumulative IPC: 1.73168 (Simulation time: 0 hr 26 min 57 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28873763 cumulative IPC: 1.73168 (Simulation time: 0 hr 26 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73168 instructions: 50000001 cycles: 28873763
L1D TOTAL     ACCESS:   19880764  HIT:   19386099  MISS:     494665
L1D LOAD      ACCESS:    6489546  HIT:    6267974  MISS:     221572
L1D RFO       ACCESS:    7089125  HIT:    7022198  MISS:      66927
L1D PREFETCH  ACCESS:    6302093  HIT:    6095927  MISS:     206166
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6505539  ISSUED:    6371522  USEFUL:      50004  USELESS:     156166
L1D AVERAGE MISS LATENCY: 15.0663 cycles
L1I TOTAL     ACCESS:   19162813  HIT:   13966722  MISS:    5196091
L1I LOAD      ACCESS:    9320225  HIT:    9251320  MISS:      68905
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9842588  HIT:    4715402  MISS:    5127186
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10614881  ISSUED:   10249444  USEFUL:    4186282  USELESS:     940902
L1I AVERAGE MISS LATENCY: 14.555 cycles
L2C TOTAL     ACCESS:    8079111  HIT:    8079036  MISS:         75
L2C LOAD      ACCESS:     270226  HIT:     270221  MISS:          5
L2C RFO       ACCESS:      66751  HIT:      66751  MISS:          0
L2C PREFETCH  ACCESS:    7562100  HIT:    7562033  MISS:         67
L2C WRITEBACK ACCESS:     180034  HIT:     180031  MISS:          3
L2C PREFETCH  REQUESTED:    5216912  ISSUED:    5215929  USEFUL:          2  USELESS:          4
L2C AVERAGE MISS LATENCY: 45.9467 cycles
LLC TOTAL     ACCESS:     764349  HIT:     763841  MISS:        508
LLC LOAD      ACCESS:          5  HIT:          4  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     764339  HIT:     763832  MISS:        507
LLC WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          1  USELESS:          0
LLC AVERAGE MISS LATENCY: 180.002 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         76  ROW_BUFFER_MISS:        432
 DBUS_CONGESTED:         73
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 309.009

Branch types
NOT_BRANCH: 41494970 82.9899%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595254 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209170 2.41834%
BRANCH_OTHER: 0 0%

