# Compile of DM74LS194A.vhdl was successful.
# Compile of tb_DM74LS194A.vhd was successful.
# Compile of serial_adder.vhdl was successful.
# 3 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 26 errors.
# 2 compiles, 1 failed with 26 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:36:49 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
# ** Fatal: (vsim-3817) Port "clock" of entity "dflipflop" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_serial_adder/UUT/dff File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/dflipflop.vhdl Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 20:36:50 on Apr 08,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:38:11 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
# ** Fatal: (vsim-3817) Port "clock" of entity "dflipflop" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_serial_adder/UUT/dff File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/dflipflop.vhdl Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 20:38:12 on Apr 08,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:41:13 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
# ** Warning: (vsim-8683) Uninitialized out port /tb_serial_adder/UUT/carry has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /tb_serial_adder/UUT/carry has no driver.
# This port will contribute value (U) to the signal network.
run
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
quit -sim
# End time: 20:44:52 on Apr 08,2022, Elapsed time: 0:03:39
# Errors: 0, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:45:22 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
quit -sim
# End time: 20:47:06 on Apr 08,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:48:26 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
quit -sim
# End time: 20:50:58 on Apr 08,2022, Elapsed time: 0:02:32
# Errors: 0, Warnings: 1
vsim -gui work.tb_dm74ls194a
# vsim -gui work.tb_dm74ls194a 
# Start time: 20:51:07 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_dm74ls194a(behav)
# Loading work.dm74ls194a(behave)
add wave -position end  sim:/tb_dm74ls194a/i_data
add wave -position end  sim:/tb_dm74ls194a/clk
add wave -position end  sim:/tb_dm74ls194a/clear
add wave -position end  sim:/tb_dm74ls194a/mode
add wave -position end  sim:/tb_dm74ls194a/sL
add wave -position end  sim:/tb_dm74ls194a/sR
add wave -position end  sim:/tb_dm74ls194a/o_data
add wave -position end  sim:/tb_dm74ls194a/qa
add wave -position end  sim:/tb_dm74ls194a/qb
add wave -position end  sim:/tb_dm74ls194a/qc
add wave -position end  sim:/tb_dm74ls194a/qd
add wave -position end  sim:/tb_dm74ls194a/clk_period
restart
run
quit -sim
# End time: 20:52:22 on Apr 08,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 20:52:43 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
quit -sim
# End time: 21:06:57 on Apr 08,2022, Elapsed time: 0:14:14
# Errors: 0, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 21:07:19 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/clk_period
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Error: sum is wrong
#    Time: 650 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1250 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1250 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1850 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1850 ns  Iteration: 0  Instance: /tb_serial_adder
quit -sim
# End time: 21:26:09 on Apr 08,2022, Elapsed time: 0:18:50
# Errors: 5, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 21:26:32 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/clk_period
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Error: sum is wrong
#    Time: 650 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1250 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1250 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1850 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1850 ns  Iteration: 0  Instance: /tb_serial_adder
quit -sim
# End time: 21:34:22 on Apr 08,2022, Elapsed time: 0:07:50
# Errors: 5, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb_serial_adder
# vsim -gui work.tb_serial_adder 
# Start time: 21:34:44 on Apr 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_serial_adder/in_a
add wave -position end  sim:/tb_serial_adder/control
add wave -position end  sim:/tb_serial_adder/clk
add wave -position end  sim:/tb_serial_adder/clear_dp
add wave -position end  sim:/tb_serial_adder/in_b
add wave -position end  sim:/tb_serial_adder/sum
add wave -position end  sim:/tb_serial_adder/carry
add wave -position end  sim:/tb_serial_adder/clk_period
add wave -position end  sim:/tb_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Error: sum is wrong
#    Time: 700 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 2100 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 2100 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of tb_serial_adder.vhdl was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(behv)
run
# ** Error: sum is wrong
#    Time: 700 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 700 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 2100 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 2100 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(behv)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(behave)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: carry is wrong
#    Time: 2100 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 2800 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 3500 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 3500 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong
#    Time: 4200 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Failure: shit might actually work
#    Time: 4900 ns  Iteration: 0  Process: /tb_serial_adder/line__88 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl
# Break in Process line__88 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl line 106
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)






















run
run
# ** Error: sum is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 4 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 1 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong1100
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong1100 1110
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong 1100 1110
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 2 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong 1100 1110   Sum: 0010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong 1100 1110
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 2 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 1 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl failed with 1 errors.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   Sum: 0010 Carry: '0'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong 1100 1110
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010 carry is: '0'     sum expected: 1010 carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110   sum is: 0010 carry is: '0'     sum expected: 1010 carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: carry is wrong     A: 1000  B: 1010 carry is: '0' carry expected: '1'
#    Time: 1800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: sum is wrong     A: 1111  B: 1111   sum is: 0000     sum expected: 1110
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1111  B: 1111 carry is: '0' carry expected: '1'
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: sum is wrong     A: 0000  B: 0100   sum is: 1100     sum expected: 0100
#    Time: 600 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0101     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1000  B: 1010   sum is: 1001     sum expected: 0010
#    Time: 1800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1000  B: 1010 carry is: '0' carry expected: '1'
#    Time: 1800 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: sum is wrong     A: 1111  B: 1111   sum is: 1010     sum expected: 1110
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1111  B: 1111 carry is: '0' carry expected: '1'
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: carry is wrong     A: 1111  B: 0001 carry is: '0' carry expected: '1'
#    Time: 3 us  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1010  B: 0101   sum is: 1100     sum expected: 0010
#    Time: 3600 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1000  B: 0111   sum is: 0010     sum expected: 1111
#    Time: 4200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Failure: shit might actually work
#    Time: 4200 ns  Iteration: 0  Process: /tb_serial_adder/line__88 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl
# Break in Process line__88 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl line 108
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
restart
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl failed with 1 errors.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1400 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: sum is wrong     A: 0000  B: 0100   sum is: 1000     sum expected: 0100
#    Time: 500 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of tb_serial_adder.vhdl was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: sum is wrong     A: 0000  B: 0100   sum is: 1000     sum expected: 0100
#    Time: 550 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0101     sum expected: 1010
#    Time: 1050 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1050 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1300 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1300 ns  Iteration: 0  Instance: /tb_serial_adder
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
# ** Error: sum is wrong     A: 1100  B: 1110   sum is: 0010     sum expected: 1010
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1100  B: 1110 carry is: '0' carry expected: '1'
#    Time: 1200 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: carry is wrong     A: 1000  B: 1010 carry is: '0' carry expected: '1'
#    Time: 1800 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1111  B: 1111   sum is: 0000     sum expected: 1110
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1111  B: 1111 carry is: '0' carry expected: '1'
#    Time: 2400 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1111  B: 0001   sum is: 1110     sum expected: 0000
#    Time: 3 us  Iteration: 0  Instance: /tb_serial_adder
# ** Error: carry is wrong     A: 1111  B: 0001 carry is: '0' carry expected: '1'
#    Time: 3 us  Iteration: 0  Instance: /tb_serial_adder
run
# ** Error: sum is wrong     A: 1010  B: 0101   sum is: 1111     sum expected: 0010
#    Time: 3600 ns  Iteration: 0  Instance: /tb_serial_adder
run
# ** Failure: shit finished
#    Time: 4200 ns  Iteration: 0  Process: /tb_serial_adder/line__88 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl
# Break in Process line__88 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl line 109
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
run
restart
run
# ** Error: sum is wrong     A: 1010  B: 0101   sum is: 1111     sum expected: 0010
#    Time: 3600 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Failure: shit finished
#    Time: 4200 ns  Iteration: 0  Process: /tb_serial_adder/line__88 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl
# Break in Process line__88 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl line 108
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_serial_adder(struct)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: Sum is wrong     A: 1010  B: 0101  Sum: 1111  Sum expected: 0010
#    Time: 3600 ns  Iteration: 0  Instance: /tb_serial_adder
# ** Failure: Done with all the test cases
#    Time: 4200 ns  Iteration: 0  Process: /tb_serial_adder/line__88 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl
# Break in Process line__88 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_serial_adder.vhdl line 108
quit -sim
# End time: 19:03:44 on Apr 13,2022, Elapsed time: 117:29:00
# Errors: 2, Warnings: 1
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# 8 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# 8 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 26 errors.
# 9 compiles, 1 failed with 26 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 26 errors.
# 9 compiles, 1 failed with 26 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 25 errors.
# 9 compiles, 1 failed with 25 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 5 errors.
# 9 compiles, 1 failed with 5 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# 9 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.tb_complete_serial_adder
# vsim -gui work.tb_complete_serial_adder 
# Start time: 20:48:00 on Apr 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_complete_serial_adder(struct)
# ** Warning: (vsim-3473) Component instance "UUT2 : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_complete_serial_adder File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_complete_serial_adder/inA
add wave -position end  sim:/tb_complete_serial_adder/inB
add wave -position end  sim:/tb_complete_serial_adder/start
add wave -position end  sim:/tb_complete_serial_adder/clk
add wave -position end  sim:/tb_complete_serial_adder/clear_sm
add wave -position end  sim:/tb_complete_serial_adder/clear_dp
add wave -position end  sim:/tb_complete_serial_adder/control
add wave -position end  sim:/tb_complete_serial_adder/sum
add wave -position end  sim:/tb_complete_serial_adder/cout
add wave -position end  sim:/tb_complete_serial_adder/ready
add wave -position end  sim:/tb_complete_serial_adder/control_output
add wave -position end  sim:/tb_complete_serial_adder/clk_period
add wave -position end  sim:/tb_complete_serial_adder/tests
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "UUT2 : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_complete_serial_adder File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
do force.txt
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "UUT2 : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_complete_serial_adder File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# ** Warning: (vsim-3473) Component instance "UUT2 : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_complete_serial_adder File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
do force.txt
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "UUT2 : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_complete_serial_adder File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
run
quit -sim
# End time: 21:03:56 on Apr 13,2022, Elapsed time: 0:15:56
# Errors: 0, Warnings: 2
# Load canceled
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 21:05:31 on Apr 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_unit(behave)
add wave -position end  sim:/control_unit/start
add wave -position end  sim:/control_unit/clk
add wave -position end  sim:/control_unit/clear_sm
add wave -position end  sim:/control_unit/control_output
add wave -position end  sim:/control_unit/current_state
add wave -position end  sim:/control_unit/next_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
do force.txt
run
quit -sim
# End time: 21:06:05 on Apr 13,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
vsim -gui work.tb_complete_serial_adder
# vsim -gui work.tb_complete_serial_adder 
# Start time: 21:06:14 on Apr 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
add wave -position end  sim:/tb_complete_serial_adder/inA
add wave -position end  sim:/tb_complete_serial_adder/inB
add wave -position end  sim:/tb_complete_serial_adder/start
add wave -position end  sim:/tb_complete_serial_adder/clk
add wave -position end  sim:/tb_complete_serial_adder/clear_sm
add wave -position end  sim:/tb_complete_serial_adder/clear_dp
add wave -position end  sim:/tb_complete_serial_adder/control
add wave -position end  sim:/tb_complete_serial_adder/sum
add wave -position end  sim:/tb_complete_serial_adder/cout
add wave -position end  sim:/tb_complete_serial_adder/ready
add wave -position end  sim:/tb_complete_serial_adder/control_output
add wave -position end  sim:/tb_complete_serial_adder/clk_period
add wave -position end  sim:/tb_complete_serial_adder/tests
restart
run
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
restart
run
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 3 errors.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 1 failed with 3 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 1 errors.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 3 errors.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 1 failed with 3 errors.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# Loading work.complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_complete_serial_adder/clear_dp'. 
run
# ** Error: Sum is wrong     A: 1010  B: 0101  Sum: 1111  Sum expected: 0010
#    Time: 4770 ns  Iteration: 1  Instance: /tb_complete_serial_adder
run
# ** Failure: Done with all the test cases
#    Time: 5570 ns  Iteration: 1  Process: /tb_complete_serial_adder/line__89 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Break in Process line__89 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl line 107
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Error: Sum is wrong     A: 1010  B: 0101  Sum: 1111  Sum expected: 0010
#    Time: 4770 ns  Iteration: 1  Instance: /tb_complete_serial_adder
# ** Failure: Done with all the test cases
#    Time: 5570 ns  Iteration: 1  Process: /tb_complete_serial_adder/line__89 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Break in Process line__89 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl line 107
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# Loading work.complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# Loading work.complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: Sum is wrong     A: 1010  B: 0101  Sum: 1111  Sum expected: 0010
#    Time: 4770 ns  Iteration: 1  Instance: /tb_complete_serial_adder
# ** Failure: Done with all the test cases
#    Time: 5570 ns  Iteration: 1  Process: /tb_complete_serial_adder/line__89 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Break in Process line__89 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl line 107
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl failed with 1 errors.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of serial_adder.vhdl was successful.
# Compile of tb_serial_adder.vhdl was successful.
# Compile of and_gate.vhdl was successful.
# Compile of dflipflop.vhdl was successful.
# Compile of DM74LS194A.vhdl was successful.
# Compile of full_adder.vhdl was successful.
# Compile of inverter.vhdl was successful.
# Compile of complete_serial_adder.vhdl was successful.
# Compile of tb_complete_serial_adder.vhdl was successful.
# Compile of control_unit.vhdl was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_complete_serial_adder(struct)
# Loading work.complete_serial_adder(struct)
# Loading work.control_unit(behave)
# Loading work.serial_adder(struct)
# Loading work.dm74ls194a(struct)
# Loading work.full_adder(df)
# Loading work.inverter(struct)
# Loading work.and_gate(struct)
# Loading work.dflipflop(struct)
run
# ** Error: Sum is wrong     A: 1010  B: 0101  Sum: 1111  Sum expected: 0010
#    Time: 4870 ns  Iteration: 1  Instance: /tb_complete_serial_adder
# ** Failure: Done with all the test cases
#    Time: 5670 ns  Iteration: 1  Process: /tb_complete_serial_adder/line__89 File: C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl
# Break in Process line__89 at C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab12/tb_complete_serial_adder.vhdl line 107
# End time: 22:06:26 on Apr 13,2022, Elapsed time: 1:00:12
# Errors: 2, Warnings: 1
