# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1811 \
    name data_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_read \
    op interface \
    ports { data_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name data_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_read \
    op interface \
    ports { data_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name data_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_read \
    op interface \
    ports { data_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name data_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_read \
    op interface \
    ports { data_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name data_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_read \
    op interface \
    ports { data_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name data_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_read \
    op interface \
    ports { data_5_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name data_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_read \
    op interface \
    ports { data_6_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name data_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_read \
    op interface \
    ports { data_7_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name data_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_read \
    op interface \
    ports { data_8_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name data_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_read \
    op interface \
    ports { data_9_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name data_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_read \
    op interface \
    ports { data_10_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name data_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_read \
    op interface \
    ports { data_11_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name data_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_read \
    op interface \
    ports { data_12_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name data_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_read \
    op interface \
    ports { data_13_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name data_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_read \
    op interface \
    ports { data_14_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name data_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_read \
    op interface \
    ports { data_15_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name data_16_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_read \
    op interface \
    ports { data_16_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name data_17_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_read \
    op interface \
    ports { data_17_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name data_18_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_read \
    op interface \
    ports { data_18_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name data_19_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_read \
    op interface \
    ports { data_19_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name data_20_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_read \
    op interface \
    ports { data_20_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name data_21_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_read \
    op interface \
    ports { data_21_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name data_22_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_read \
    op interface \
    ports { data_22_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name data_23_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_read \
    op interface \
    ports { data_23_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name data_24_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_read \
    op interface \
    ports { data_24_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name data_25_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_read \
    op interface \
    ports { data_25_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name data_26_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_read \
    op interface \
    ports { data_26_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name data_27_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_read \
    op interface \
    ports { data_27_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name data_28_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_read \
    op interface \
    ports { data_28_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name data_29_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_read \
    op interface \
    ports { data_29_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


