5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param3.3.vcd) 2 -o (param3.3.cdd) 2 -v (param3.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param3.3.v 3 25 1 
1 x 1 7 70011 1 0 1 0 2 17 0 3 0 1 1 0
1 xsize 2 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param3.3.v 9 21 1 
3 0 foo "main.bar1" 0 param3.3.v 28 37 1 
2 1 35 35 35 f0012 1 0 21004 0 0 2 16 0 0
2 2 35 35 35 b000b 3 1 100c 0 0 2 1 b
2 3 35 35 35 b0012 4 2 114c 1 2 2 18 0 3 3 0 1 0
2 4 35 35 35 70007 0 1 1410 0 0 2 1 a
2 5 35 35 35 70012 4 35 e 3 4
1 b 3 32 12 1 0 1 0 2 17 3 3 0 1 1 0
1 a 4 33 60012 1 0 1 0 2 17 3 3 0 1 1 0
1 bsize 5 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 5 f 5 5 5
