
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Mon Mar 30 03:55:28 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     87.0 MHz      11.493        inferred     Autoconstr_clkgroup_0     519  
==============================================================================================


Clock Load Summary
******************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin    
Clock       Load      Pin           Seq Example        Seq Example       Comb Example     
------------------------------------------------------------------------------------------
top|clk     519       clk(port)     cpu_din[2:0].C     -                 un1_clk.I[0](inv)
==========================================================================================
