Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/27-openroad-globalplacement/MIPSpipeline.odb'…
Reading design constraints file at '/nix/store/b5k0h8cjlpypdp7lb98p9n8qqanyralc-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 1 input buffers.
[INFO RSZ-0028] Inserted 30 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       163
       10 |       9 |       0 |             0 |       153
       20 |      19 |       0 |             0 |       143
       30 |      29 |       0 |             0 |       133
       40 |      38 |       0 |             0 |       123
       50 |      48 |       0 |             0 |       113
       60 |      58 |       0 |             0 |       103
       70 |      66 |       0 |             0 |        93
       80 |      76 |       0 |             0 |        83
       90 |      86 |       0 |             0 |        73
      100 |      96 |       0 |             0 |        63
      110 |     106 |       0 |             0 |        53
      120 |     116 |       0 |             0 |        43
      130 |     122 |       0 |             0 |        33
      140 |     122 |       0 |             0 |        23
      150 |     122 |       0 |             0 |        13
      160 |     127 |       4 |             1 |         3
    final |     127 |       4 |             1 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 1 fanout violations.
[INFO RSZ-0038] Inserted 4 buffers in 1 nets.
[INFO RSZ-0039] Resized 127 instances.
[INFO RSZ-0042] Inserted 2 tie sky130_fd_sc_hd__conb_1 instances.
Placement Analysis
---------------------------------
total displacement        510.2 u
average displacement        2.1 u
max displacement            8.7 u
original HPWL            1513.9 u
legalized HPWL           2040.2 u
delta HPWL                   35 %

[INFO DPL-0020] Mirrored 70 instances
[INFO DPL-0021] HPWL before            2040.2 u
[INFO DPL-0022] HPWL after             1951.5 u
[INFO DPL-0023] HPWL delta               -4.4 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Timing Repair Buffer                     35     178.92
  Inverter                                 31     116.36
  Sequential cell                          30     751.97
  Multi-Input combinational cell           67     469.20
  Total                                   247    1721.65
Writing OpenROAD database to '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/31-openroad-repairdesignpostgpl/MIPSpipeline.odb'…
Writing netlist to '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/31-openroad-repairdesignpostgpl/MIPSpipeline.nl.v'…
Writing powered netlist to '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/31-openroad-repairdesignpostgpl/MIPSpipeline.pnl.v'…
Writing layout to '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/31-openroad-repairdesignpostgpl/MIPSpipeline.def'…
Writing timing constraints to '/Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/31-openroad-repairdesignpostgpl/MIPSpipeline.sdc'…
