0.6
2019.2
Dec  5 2019
04:51:02
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf_ctrl.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf_datapath.v,SIPO_buf_256B,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf_ctrl.v,1586894485,systemVerilog,,,,SIPO_buf_256B_ctrl,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf_datapath.v,1586893006,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/mem.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/ScanReg.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/counters.v,SIPO_buf_256B_datapath,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/ScanReg.v,1586813758,systemVerilog,,,,ScanReg;ScanReg32;ScanReg40;ScanReg8,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/ap_ctrl_chain_duft.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapped_design.v,DUFT_ap_ctrl_chain,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/counters.v,1586813758,systemVerilog,,,,arbitrary_counter32;simple_counter,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dft_ctrl.v,1586895382,systemVerilog,,,,dft_ctrl,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dft_datapath.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/SIPObuf.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/ScanReg.v,dft_datapath,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/duft_top.v,1587248317,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dft_ctrl.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dft_datapath.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut.v,dft_top,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut.v,1585601280,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_ctrl.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_datapath.v,incr_decr,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_ctrl.v,1585601280,systemVerilog,,,,IAS_ctrl,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_datapath.v,1586893006,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/ScanReg.v,IAS_datapath,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_io_unpack.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/reg_and_regfile.v,dut_io_unpack,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/mem.v,1586813758,systemVerilog,,,,mem_256B,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapped_design.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/duft_top.v,prewrapped,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper_ctrl.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper_datapath.v,axi_prewrapper,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper_ctrl.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/counters.v,axi_prewrapper_ctrl,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/prewrapper_datapath.v,1586895382,systemVerilog,,,/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/reg_and_regfile.v;/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/dut_io_unpack.v,axi_prewrapper_datapath,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/reg_and_regfile.v,1586895382,systemVerilog,,,,BSRSW_RF32;DRSW_RF32;buf_word_contract;buf_word_expand,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/top_standalone.autotb.v,1587250089,systemVerilog,,,,apatb_top_standalone_top,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yd383/ap_DUFT/build-vivado/zcu102/solution1_SA/sim/verilog/top_standalone.v,1587250022,systemVerilog,,,,top_standalone,/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
