Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 29 18:28:16 2022
| Host         : StoneXu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_top_timing_summary_routed.rpt -pb divider_top_timing_summary_routed.pb -rpx divider_top_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: divclk_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.958        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_port  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_port            6.958        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_port
  To Clock:  clk_port

Setup :            0  Failing Endpoints,  Worst Slack        6.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 2.034ns (66.711%)  route 1.015ns (33.289%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    divclk_reg[20]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.370 r  divclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.370    divclk_reg[24]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  divclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 1.923ns (65.453%)  route 1.015ns (34.547%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    divclk_reg[20]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.259 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.259    divclk_reg[24]_i_1_n_7
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.920ns (65.418%)  route 1.015ns (34.582%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.256 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.256    divclk_reg[20]_i_1_n_6
    SLICE_X0Y89          FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.899ns (65.168%)  route 1.015ns (34.832%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.235 r  divclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.235    divclk_reg[20]_i_1_n_4
    SLICE_X0Y89          FDCE                                         r  divclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 1.825ns (64.261%)  route 1.015ns (35.739%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.161 r  divclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.161    divclk_reg[20]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  divclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 1.809ns (64.058%)  route 1.015ns (35.942%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    divclk_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.145 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.145    divclk_reg[20]_i_1_n_7
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.603    15.026    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.806ns (64.020%)  route 1.015ns (35.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.142 r  divclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.142    divclk_reg[16]_i_1_n_6
    SLICE_X0Y88          FDCE                                         r  divclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.602    15.025    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    divclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.785ns (63.750%)  route 1.015ns (36.250%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  divclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.121    divclk_reg[16]_i_1_n_4
    SLICE_X0Y88          FDCE                                         r  divclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.602    15.025    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    divclk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.711ns (62.766%)  route 1.015ns (37.234%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.047 r  divclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.047    divclk_reg[16]_i_1_n_5
    SLICE_X0Y88          FDCE                                         r  divclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.602    15.025    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[18]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    divclk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.695ns (62.546%)  route 1.015ns (37.454%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.718     5.321    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  divclk_reg[1]/Q
                         net (fo=1, routed)           1.015     6.792    divclk_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.466 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    divclk_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    divclk_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    divclk_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    divclk_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.031 r  divclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.031    divclk_reg[16]_i_1_n_7
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          1.602    15.025    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    divclk_reg[16]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  7.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.600     1.519    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    divclk_reg_n_0_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    divclk[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  divclk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    divclk_reg[0]_i_1_n_7
    SLICE_X0Y84          FDCE                                         r  divclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.871     2.036    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    divclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.603     1.522    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  divclk_reg[24]/Q
                         net (fo=1, routed)           0.176     1.840    divclk_reg_n_0_[24]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    divclk_reg[24]_i_1_n_7
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.876     2.041    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.602     1.521    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  divclk_reg[16]/Q
                         net (fo=1, routed)           0.176     1.839    divclk_reg_n_0_[16]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  divclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    divclk_reg[16]_i_1_n_7
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.875     2.040    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    divclk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.602     1.521    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.839    divclk_reg_n_0_[20]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    divclk_reg[20]_i_1_n_7
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.875     2.040    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.600     1.519    BCLK
    SLICE_X0Y85          FDCE                                         r  divclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  divclk_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    divclk_reg_n_0_[4]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  divclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    divclk_reg[4]_i_1_n_7
    SLICE_X0Y85          FDCE                                         r  divclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.872     2.037    BCLK
    SLICE_X0Y85          FDCE                                         r  divclk_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    divclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.600     1.519    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    divclk_reg_n_0_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    divclk[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.984 r  divclk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    divclk_reg[0]_i_1_n_6
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.871     2.036    BCLK
    SLICE_X0Y84          FDCE                                         r  divclk_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    divclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.603     1.522    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  divclk_reg[24]/Q
                         net (fo=1, routed)           0.176     1.840    divclk_reg_n_0_[24]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.991 r  divclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    divclk_reg[24]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  divclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.876     2.041    BCLK
    SLICE_X0Y90          FDCE                                         r  divclk_reg[25]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    divclk_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.602     1.521    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  divclk_reg[16]/Q
                         net (fo=1, routed)           0.176     1.839    divclk_reg_n_0_[16]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.990 r  divclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    divclk_reg[16]_i_1_n_6
    SLICE_X0Y88          FDCE                                         r  divclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.875     2.040    BCLK
    SLICE_X0Y88          FDCE                                         r  divclk_reg[17]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    divclk_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.602     1.521    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.839    divclk_reg_n_0_[20]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.990 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    divclk_reg[20]_i_1_n_6
    SLICE_X0Y89          FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.875     2.040    BCLK
    SLICE_X0Y89          FDCE                                         r  divclk_reg[21]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.600     1.519    BCLK
    SLICE_X0Y85          FDCE                                         r  divclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  divclk_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    divclk_reg_n_0_[4]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  divclk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    divclk_reg[4]_i_1_n_6
    SLICE_X0Y85          FDCE                                         r  divclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=26, routed)          0.872     2.037    BCLK
    SLICE_X0Y85          FDCE                                         r  divclk_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    divclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_port
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUF_GP_1/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     divclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     divclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     divclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     divclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     divclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     divclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     divclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     divclk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     divclk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     divclk_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     divclk_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     divclk_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     divclk_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     divclk_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     divclk_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     divclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     divclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     divclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     divclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     divclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     divclk_reg[12]/C



