<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tel_b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/fastlink/ipcore_dir/myfifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/My_sysmon.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/My_sysmon.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/My_sysmon.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/My_sysmon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/My_sysmon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/aligner_ram_128x8_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../common/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_128x16.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_128x16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_128x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_128x16.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_128x16.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_128x16.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_128x16_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_16x16.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_16x16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_16x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_16x16.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_16x16.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_16x16.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_16x16_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_1kx14.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_1kx14.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_1kx14.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_1kx14.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_1kx14.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_1kx14.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_1kx15.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_1kx15.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_1kx15.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_1kx15.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_1kx15.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_1kx15.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_1kx24.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_1kx24.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_1kx24.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_1kx24.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_1kx24.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_1kx24.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_32x16.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_32x16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_32x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_32x16.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_32x16.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_32x16.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_32x16_single.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_32x16_single.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_32x16_single.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_32x16_single.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_32x16_single.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_32x16_single.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_32x16_single_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_32x16_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_4kx14.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_4kx14.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_4kx14.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_4kx14.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_4kx14.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_4kx14.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_64x16.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_64x16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_64x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_64x16.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_64x16.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_64x16.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_64x16_synth.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/ram_8kx14.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/ram_8kx14.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/ram_8kx14.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/ram_8kx14.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/ram_8kx14.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/ram_8kx14.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/spi_adc_rom.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/spi_adc_rom.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../common/ipcore_dir/spi_adc_rom.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/spi_adc_rom.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/spi_adc_rom.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/spi_adc_rom.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/spi_adc_rom.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/tel_icon.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/tel_icon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/tel_icon.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/tel_icon.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/tel_icon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/tel_icon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/tel_ila.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/tel_ila.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/tel_ila.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/tel_ila.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/tel_ila.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/tel_ila.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/tel_ila_128.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/tel_ila_128.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/tel_ila_128.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/tel_ila_128.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/tel_ila_128.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/tel_ila_128.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="dcm_200.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm_200_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="telescope.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="telescope.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="telescope.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="telescope.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="telescope.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="telescope_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="telescope_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="telescope_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="telescope_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1632715898" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1632715898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632715898" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3373420740477587615" xil_pn:start_ts="1632715898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632715898" xil_pn:in_ck="7778804054117880231" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7259939599768752971" xil_pn:start_ts="1632715898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../common/fastlink/ipcore_dir/myfifo.ngc"/>
      <outfile xil_pn:name="../common/fastlink/ipcore_dir/myfifo.vhd"/>
      <outfile xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.ngc"/>
      <outfile xil_pn:name="../common/fastlink/ipcore_dir/myfifo2.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/My_sysmon.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/aligner_ram_128x8.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/aligner_ram_128x8_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/aligner_rom_128x8.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_128x16.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_128x16.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_128x16_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_16x16.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_16x16.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_16x16_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx14.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx14.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx15.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx15.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx24.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_1kx24.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_256x14.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_256x14.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_256x16.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_256x16.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_256x16_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_2kx15.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_2kx15.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16_single.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16_single.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16_single_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_32x16_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_4kx14.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_4kx14.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_64x16.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_64x16.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_64x16_synth.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_8kx14.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/ram_8kx14.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/spi_adc_rom.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/spi_adc_rom.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_icon.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_icon.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_128.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_128.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_36.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_36.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_blknrj.vhd"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_trig64.ngc"/>
      <outfile xil_pn:name="../common/ipcore_dir/tel_ila_trig64.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1632715898" xil_pn:in_ck="-8284263920541725469" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1632715898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632715899" xil_pn:in_ck="488077561215086165" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2204322288917483989" xil_pn:start_ts="1632715898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm_200.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1632715899" xil_pn:in_ck="-8284263920541725469" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1632715899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632715899" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6380290295046508843" xil_pn:start_ts="1632715899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632715907" xil_pn:in_ck="8013777992143973547" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7284296608128460616" xil_pn:start_ts="1632715899">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="telescope.lso"/>
      <outfile xil_pn:name="telescope.prj"/>
      <outfile xil_pn:name="telescope.syr"/>
      <outfile xil_pn:name="telescope.xst"/>
      <outfile xil_pn:name="telescope_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1632715907" xil_pn:in_ck="1578205917437302387" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1785063627241337856" xil_pn:start_ts="1632715907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
