$date
  Sun Apr 28 15:45:19 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module dff_n_tb $end
$var reg 4 ! d_tb[3:0] $end
$var reg 1 " clk_tb $end
$var reg 1 # rst_tb $end
$var reg 1 $ en_tb $end
$var reg 1 % clk_go $end
$scope module dut $end
$var reg 4 & d[3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) en $end
$var reg 4 * q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
1#
1$
1%
b0000 &
0'
1(
1)
bUUUU *
#50000000
1"
1'
b0000 *
#100000000
0"
0#
0'
0(
#150000000
b0010 !
1"
b0010 &
1'
#200000000
0"
0'
#250000000
1"
1'
#300000000
0"
0'
#350000000
b0100 !
1"
b0100 &
1'
#400000000
0"
0'
#450000000
1"
1'
#500000000
0"
0'
#550000000
b0110 !
1"
b0110 &
1'
#600000000
0"
0'
#650000000
1"
1'
#700000000
0"
0'
#750000000
1"
1#
0$
1'
1(
0)
#800000000
0"
0'
#850000000
0"
0%
0'
