###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:46:09 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]         (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.888
= Slack Time                   -1.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance          |            Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                            |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^         |         | 0.000 |       |   0.600 |   -0.718 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                 | NOR2X1  | 0.133 | 0.119 |   0.719 |   -0.600 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                 | NAND3X1 | 0.096 | 0.114 |   0.833 |   -0.486 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                 | OAI21X1 | 0.128 | 0.113 |   0.946 |   -0.373 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                 | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.160 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                 | INVX2   | 1.104 | 1.153 |   2.631 |    1.312 | 
     | \tx_core/axi_master /U236  | A v -> Y ^                 | INVX2   | 1.075 | 1.195 |   3.826 |    2.508 | 
     |                            | \memif_pdfifo0.f0_write  ^ |         | 1.075 | 0.062 |   3.888 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.730
= Slack Time                   -1.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.560 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.518 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |   -0.441 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.778 |   -0.382 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.122 | 
     | \tx_core/axi_master /U1365 | A ^ -> Y v                    | INVX4   | 0.722 | 0.772 |   3.054 |    1.894 | 
     | \tx_core/axi_master /U1735 | C v -> Y ^                    | OAI21X1 | 0.172 | 0.228 |   3.282 |    2.122 | 
     | \tx_core/axi_master /U240  | B ^ -> Y v                    | AOI21X1 | 0.225 | 0.211 |   3.493 |    2.333 | 
     | \tx_core/axi_master /U1740 | B v -> Y ^                    | NOR2X1  | 0.233 | 0.235 |   3.729 |    2.569 | 
     |                            | \memif_pcfifo2.f0_wdata [2] ^ |         | 0.233 | 0.001 |   3.730 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.496
= Slack Time                   -0.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.326 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.284 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |   -0.207 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.778 |   -0.147 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.356 | 
     | \tx_core/axi_master /U1365 | A ^ -> Y v                    | INVX4   | 0.722 | 0.772 |   3.054 |    2.128 | 
     | \tx_core/axi_master /U1735 | C v -> Y ^                    | OAI21X1 | 0.172 | 0.228 |   3.282 |    2.356 | 
     | \tx_core/axi_master /U240  | B ^ -> Y v                    | AOI21X1 | 0.225 | 0.211 |   3.493 |    2.568 | 
     |                            | \memif_pcfifo2.f0_wdata [1] v |         | 0.225 | 0.002 |   3.496 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.282
= Slack Time                   -0.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.112 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.007 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.121 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.234 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.766 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.104 | 1.153 |   2.631 |    1.919 | 
     | \tx_core/axi_master /U349  | A v -> Y ^                    | OAI21X1 | 0.223 | 0.296 |   2.927 |    2.215 | 
     | \tx_core/axi_master /U346  | A ^ -> Y v                    | NOR3X1  | 0.113 | 0.152 |   3.079 |    2.367 | 
     | \tx_core/axi_master /U345  | C v -> Y ^                    | NAND3X1 | 0.235 | 0.200 |   3.279 |    2.567 | 
     |                            | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.235 | 0.003 |   3.282 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.228
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.058 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.016 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.060 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.120 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.624 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.184 | 
     | \tx_core/axi_master /U1766 | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.176 |   3.018 |    2.360 | 
     | \tx_core/axi_master /U172  | A v -> Y ^                     | INVX1   | 0.255 | 0.205 |   3.224 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [14] ^ |         | 0.255 | 0.004 |   3.228 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.217
= Slack Time                   -0.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.047 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.005 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.071 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.131 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.635 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.195 | 
     | \tx_core/axi_master /U1752 | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.176 |   3.018 |    2.371 | 
     | \tx_core/axi_master /U175  | A v -> Y ^                     | INVX1   | 0.241 | 0.195 |   3.213 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [10] ^ |         | 0.241 | 0.004 |   3.217 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.217
= Slack Time                   -0.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.047 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.005 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.071 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.131 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.635 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                    | BUFX4   | 0.300 | 0.560 |   2.842 |    2.195 | 
     | \tx_core/axi_master /U1744 | S ^ -> Y v                    | MUX2X1  | 0.057 | 0.176 |   3.018 |    2.371 | 
     | \tx_core/axi_master /U176  | A v -> Y ^                    | INVX1   | 0.244 | 0.193 |   3.211 |    2.564 | 
     |                            | \memif_pcfifo2.f0_wdata [8] ^ |         | 0.244 | 0.006 |   3.217 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.217
= Slack Time                   -0.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.047 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.005 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.072 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.132 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.635 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.195 | 
     | \tx_core/axi_master /U1759 | S ^ -> Y v                     | MUX2X1  | 0.062 | 0.179 |   3.021 |    2.374 | 
     | \tx_core/axi_master /U173  | A v -> Y ^                     | INVX1   | 0.232 | 0.191 |   3.212 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [12] ^ |         | 0.232 | 0.004 |   3.217 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [7] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.188
= Slack Time                   -0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.018 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.101 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.215 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.328 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.860 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.192 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.132 | 
     | \tx_core/axi_master /U2025 | S ^ -> Y v                    | MUX2X1  | 0.245 | 0.433 |   3.182 |    2.564 | 
     |                            | \memif_pdfifo0.f0_wdata [7] v |         | 0.245 | 0.006 |   3.188 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.184
= Slack Time                   -0.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.014 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.104 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.218 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.331 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.864 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.196 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.135 | 
     | \tx_core/axi_master /U2016 | S ^ -> Y v                    | MUX2X1  | 0.233 | 0.429 |   3.179 |    2.564 | 
     |                            | \memif_pdfifo0.f0_wdata [1] v |         | 0.233 | 0.006 |   3.184 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.181
= Slack Time                   -0.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.011 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.108 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.221 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.335 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.867 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.199 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.138 | 
     | \tx_core/axi_master /U2021 | S ^ -> Y v                    | MUX2X1  | 0.235 | 0.427 |   3.176 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [5] v |         | 0.235 | 0.005 |   3.181 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.181
= Slack Time                   -0.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |   -0.011 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.108 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.222 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.335 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.867 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.199 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.138 | 
     | \tx_core/axi_master /U2045 | S ^ -> Y v                     | MUX2X1  | 0.224 | 0.426 |   3.176 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [28] v |         | 0.224 | 0.005 |   3.181 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [6] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.178
= Slack Time                   -0.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.008 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.111 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.225 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.338 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.871 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.203 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.142 | 
     | \tx_core/axi_master /U2023 | S ^ -> Y v                    | MUX2X1  | 0.230 | 0.424 |   3.173 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [6] v |         | 0.230 | 0.005 |   3.178 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.177
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.007 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.035 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.111 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.171 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.675 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.235 | 
     | \tx_core/axi_master /U730 | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.174 |   3.016 |    2.409 | 
     | \tx_core/axi_master /U174 | A v -> Y ^                     | INVX1   | 0.190 | 0.159 |   3.175 |    2.568 | 
     |                           | \memif_pcfifo2.f0_wdata [11] ^ |         | 0.190 | 0.002 |   3.177 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [4] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.172
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.002 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.117 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.231 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.344 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.876 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.208 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.147 | 
     | \tx_core/axi_master /U2019 | S ^ -> Y v                    | MUX2X1  | 0.228 | 0.420 |   3.169 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [4] v |         | 0.228 | 0.003 |   3.172 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [31] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.171
= Slack Time                   -0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |   -0.001 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.118 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.232 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.345 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.877 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.209 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.148 | 
     | \tx_core/axi_master /U2051 | S ^ -> Y v                     | MUX2X1  | 0.216 | 0.417 |   3.167 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [31] v |         | 0.216 | 0.004 |   3.171 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [30] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.168
= Slack Time                   -0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.002 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.120 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.234 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.347 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.880 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.212 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.151 | 
     | \tx_core/axi_master /U2049 | S ^ -> Y v                     | MUX2X1  | 0.214 | 0.415 |   3.164 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [30] v |         | 0.214 | 0.004 |   3.168 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.168
= Slack Time                   -0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.002 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.044 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.120 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.180 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.684 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.244 | 
     | \tx_core/axi_master /U731 | S ^ -> Y v                     | MUX2X1  | 0.071 | 0.188 |   3.030 |    2.432 | 
     | \tx_core/axi_master /U20  | A v -> Y ^                     | INVX2   | 0.153 | 0.133 |   3.163 |    2.565 | 
     |                           | \memif_pcfifo2.f0_wdata [13] ^ |         | 0.153 | 0.005 |   3.168 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.167
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.003 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |    0.045 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.121 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.181 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.684 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                    | BUFX4   | 0.300 | 0.560 |   2.842 |    2.244 | 
     | \tx_core/axi_master /U1748 | S ^ -> Y v                    | MUX2X1  | 0.071 | 0.188 |   3.030 |    2.433 | 
     | \tx_core/axi_master /U10   | A v -> Y ^                    | INVX2   | 0.149 | 0.133 |   3.163 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [9] ^ |         | 0.149 | 0.004 |   3.167 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.167
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.003 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.122 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.236 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.349 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.882 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.214 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.153 | 
     | \tx_core/axi_master /U2043 | S ^ -> Y v                     | MUX2X1  | 0.208 | 0.413 |   3.162 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [27] v |         | 0.208 | 0.004 |   3.167 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.163
= Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.007 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.125 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.239 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.352 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.885 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.217 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.156 | 
     | \tx_core/axi_master /U2047 | S ^ -> Y v                     | MUX2X1  | 0.205 | 0.410 |   3.159 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [29] v |         | 0.205 | 0.004 |   3.163 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [13] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.157
= Slack Time                   -0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.013 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.132 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.246 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.359 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.891 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.224 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.163 | 
     | \tx_core/axi_master /U2037 | S ^ -> Y v                     | MUX2X1  | 0.207 | 0.405 |   3.154 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [13] v |         | 0.207 | 0.002 |   3.157 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [9] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.152
= Slack Time                   -0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.018 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.137 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.251 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.364 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.897 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.229 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.168 | 
     | \tx_core/axi_master /U2029 | S ^ -> Y v                    | MUX2X1  | 0.208 | 0.398 |   3.148 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [9] v |         | 0.208 | 0.004 |   3.152 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.148
= Slack Time                   -0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.022 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.141 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.255 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.368 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.900 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.232 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.171 | 
     | \tx_core/axi_master /U2039 | S ^ -> Y v                     | MUX2X1  | 0.213 | 0.396 |   3.146 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [14] v |         | 0.213 | 0.002 |   3.148 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.142
= Slack Time                   -0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.028 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.070 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.147 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.207 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.710 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.842 |    2.270 | 
     | \tx_core/axi_master /U729 | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.178 |   3.020 |    2.448 | 
     | \tx_core/axi_master /U426 | A v -> Y ^                     | INVX1   | 0.135 | 0.121 |   3.140 |    2.569 | 
     |                           | \memif_pcfifo2.f0_wdata [15] ^ |         | 0.135 | 0.001 |   3.142 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.138
= Slack Time                   -0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.032 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.151 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.265 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.378 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.910 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.242 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.181 | 
     | \tx_core/axi_master /U2041 | S ^ -> Y v                     | MUX2X1  | 0.203 | 0.385 |   3.135 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [15] v |         | 0.203 | 0.003 |   3.138 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [8] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.137
= Slack Time                   -0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.033 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.152 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.266 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.379 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.911 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.243 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.749 |    2.182 | 
     | \tx_core/axi_master /U2027 | S ^ -> Y v                    | MUX2X1  | 0.212 | 0.384 |   3.133 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [8] v |         | 0.212 | 0.004 |   3.137 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.133
= Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.037 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.156 | 
     | \tx_core/axi_master /U280  | B v -> Y ^                    | NAND2X1 | 0.278 | 0.245 |   0.964 |    0.401 | 
     | \tx_core/axi_master /U367  | B ^ -> Y v                    | NOR3X1  | 0.664 | 0.547 |   1.511 |    0.948 | 
     | \tx_core/axi_master /U1428 | A v -> Y ^                    | INVX2   | 1.220 | 1.189 |   2.700 |    2.136 | 
     | \tx_core/axi_master /U370  | A ^ -> Y v                    | OAI21X1 | 0.197 | 0.138 |   2.838 |    2.275 | 
     | \tx_core/axi_master /U369  | C v -> Y ^                    | OAI21X1 | 0.380 | 0.290 |   3.128 |    2.565 | 
     |                            | \memif_pcfifo0.f0_wdata [2] ^ |         | 0.380 | 0.005 |   3.133 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [12] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.131
= Slack Time                   -0.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.039 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.158 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.272 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.385 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.917 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.250 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.189 | 
     | \tx_core/axi_master /U2035 | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.379 |   3.129 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [12] v |         | 0.199 | 0.002 |   3.131 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.128
= Slack Time                   -0.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.042 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.161 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.275 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.388 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.920 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.252 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.192 | 
     | \tx_core/axi_master /U2031 | S ^ -> Y v                     | MUX2X1  | 0.204 | 0.376 |   3.126 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [10] v |         | 0.204 | 0.002 |   3.128 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.127
= Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.043 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.162 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.276 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.389 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.922 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.254 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.749 |    2.193 | 
     | \tx_core/axi_master /U2033 | S ^ -> Y v                     | MUX2X1  | 0.198 | 0.375 |   3.125 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [11] v |         | 0.198 | 0.002 |   3.127 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [0] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.100
= Slack Time                   -0.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.070 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.189 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.302 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.416 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.948 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.104 | 1.153 |   2.631 |    2.101 | 
     | \tx_core/axi_master /U298  | B v -> Y ^                    | NAND2X1 | 0.168 | 0.304 |   2.935 |    2.405 | 
     | \tx_core/axi_master /U297  | C ^ -> Y v                    | OAI21X1 | 0.318 | 0.159 |   3.094 |    2.564 | 
     |                            | \memif_pdfifo0.f0_wdata [0] v |         | 0.318 | 0.006 |   3.100 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.090
= Slack Time                   -0.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.080 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.199 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.313 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.426 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.958 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.111 | 
     | \tx_core/axi_master /U316  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.299 |   2.929 |    2.410 | 
     | \tx_core/axi_master /U315  | C ^ -> Y v                     | OAI21X1 | 0.310 | 0.155 |   3.085 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [22] v |         | 0.310 | 0.005 |   3.090 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.085
= Slack Time                   -0.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.085 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.204 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.317 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.431 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.963 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.104 | 1.153 |   2.631 |    2.116 | 
     | \tx_core/axi_master /U300  | B v -> Y ^                    | NAND2X1 | 0.171 | 0.290 |   2.921 |    2.406 | 
     | \tx_core/axi_master /U299  | C ^ -> Y v                    | OAI21X1 | 0.316 | 0.159 |   3.079 |    2.564 | 
     |                            | \memif_pdfifo0.f0_wdata [2] v |         | 0.316 | 0.006 |   3.085 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.082
= Slack Time                   -0.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.088 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.207 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.321 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.434 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.966 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.119 | 
     | \tx_core/axi_master /U320  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.293 |   2.924 |    2.412 | 
     | \tx_core/axi_master /U319  | C ^ -> Y v                     | OAI21X1 | 0.307 | 0.153 |   3.077 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [24] v |         | 0.307 | 0.005 |   3.082 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.073
= Slack Time                   -0.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.097 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.216 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.329 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.443 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.975 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.128 | 
     | \tx_core/axi_master /U322  | B v -> Y ^                     | NAND2X1 | 0.170 | 0.286 |   2.917 |    2.413 | 
     | \tx_core/axi_master /U321  | C ^ -> Y v                     | OAI21X1 | 0.305 | 0.152 |   3.069 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [25] v |         | 0.305 | 0.005 |   3.073 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [23] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.072
= Slack Time                   -0.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.098 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.217 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.331 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.444 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.976 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.129 | 
     | \tx_core/axi_master /U318  | B v -> Y ^                     | NAND2X1 | 0.169 | 0.290 |   2.921 |    2.419 | 
     | \tx_core/axi_master /U317  | C ^ -> Y v                     | OAI21X1 | 0.301 | 0.148 |   3.069 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [23] v |         | 0.301 | 0.002 |   3.072 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [3] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.070
= Slack Time                   -0.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.100 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.219 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.333 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.446 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.978 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.104 | 1.153 |   2.631 |    2.131 | 
     | \tx_core/axi_master /U302  | B v -> Y ^                    | NAND2X1 | 0.168 | 0.285 |   2.916 |    2.416 | 
     | \tx_core/axi_master /U301  | C ^ -> Y v                    | OAI21X1 | 0.305 | 0.151 |   3.067 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [3] v |         | 0.305 | 0.003 |   3.070 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.066
= Slack Time                   -0.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.104 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.222 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.336 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.449 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.982 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.135 | 
     | \tx_core/axi_master /U306  | B v -> Y ^                     | NAND2X1 | 0.178 | 0.287 |   2.918 |    2.422 | 
     | \tx_core/axi_master /U305  | C ^ -> Y v                     | OAI21X1 | 0.293 | 0.145 |   3.063 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [17] v |         | 0.293 | 0.004 |   3.066 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.063
= Slack Time                   -0.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.107 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.226 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.340 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.453 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.985 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.138 | 
     | \tx_core/axi_master /U312  | B v -> Y ^                     | NAND2X1 | 0.170 | 0.279 |   2.909 |    2.417 | 
     | \tx_core/axi_master /U311  | C ^ -> Y v                     | OAI21X1 | 0.302 | 0.149 |   3.059 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [20] v |         | 0.302 | 0.004 |   3.063 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.057
= Slack Time                   -0.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.113 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.231 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.345 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.458 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.991 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.143 | 
     | \tx_core/axi_master /U324  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.274 |   2.905 |    2.417 | 
     | \tx_core/axi_master /U323  | C ^ -> Y v                     | OAI21X1 | 0.302 | 0.149 |   3.053 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [26] v |         | 0.302 | 0.004 |   3.057 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.055
= Slack Time                   -0.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.115 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.234 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.348 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.461 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.994 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.146 | 
     | \tx_core/axi_master /U308  | B v -> Y ^                     | NAND2X1 | 0.174 | 0.279 |   2.909 |    2.425 | 
     | \tx_core/axi_master /U307  | C ^ -> Y v                     | OAI21X1 | 0.293 | 0.143 |   3.052 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [18] v |         | 0.293 | 0.002 |   3.055 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [16] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.054
= Slack Time                   -0.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.116 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.235 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.349 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.462 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.994 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.147 | 
     | \tx_core/axi_master /U304  | B v -> Y ^                     | NAND2X1 | 0.169 | 0.273 |   2.904 |    2.420 | 
     | \tx_core/axi_master /U303  | C ^ -> Y v                     | OAI21X1 | 0.298 | 0.146 |   3.050 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [16] v |         | 0.298 | 0.004 |   3.054 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [21] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.045
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.125 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.243 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.357 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.470 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    1.003 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.155 | 
     | \tx_core/axi_master /U314  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.277 |   2.908 |    2.432 | 
     | \tx_core/axi_master /U313  | C ^ -> Y v                     | OAI21X1 | 0.284 | 0.134 |   3.042 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [21] v |         | 0.284 | 0.004 |   3.045 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.045
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.125 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.244 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.358 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.471 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    1.003 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.104 | 1.153 |   2.631 |    2.156 | 
     | \tx_core/axi_master /U310  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.275 |   2.906 |    2.431 | 
     | \tx_core/axi_master /U309  | C ^ -> Y v                     | OAI21X1 | 0.288 | 0.137 |   3.043 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [19] v |         | 0.288 | 0.002 |   3.045 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.947
= Slack Time                   -0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.223 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.264 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.341 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.401 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.904 | 
     | \tx_core/axi_master /U1945 | S ^ -> Y v                     | MUX2X1  | 0.182 | 0.663 |   2.945 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [29] v |         | 0.182 | 0.002 |   2.947 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.941
= Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.229 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.270 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.347 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.407 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.910 | 
     | \tx_core/axi_master /U1941 | S ^ -> Y v                     | MUX2X1  | 0.179 | 0.658 |   2.939 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [27] v |         | 0.179 | 0.002 |   2.941 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.941
= Slack Time                   -0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.229 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.271 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.348 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.407 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.911 | 
     | \tx_core/axi_master /U1943 | S ^ -> Y v                     | MUX2X1  | 0.185 | 0.658 |   2.939 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [28] v |         | 0.185 | 0.002 |   2.941 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.939
= Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.231 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.273 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.350 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.409 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.913 | 
     | \tx_core/axi_master /U1909 | S ^ -> Y v                     | MUX2X1  | 0.153 | 0.657 |   2.938 |    2.569 | 
     |                            | \memif_pdfifo2.f0_wdata [11] v |         | 0.153 | 0.001 |   2.939 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.939
= Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.231 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.273 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.350 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.778 |    0.410 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.389 | 1.503 |   2.282 |    1.913 | 
     | \tx_core/axi_master /U1921 | S ^ -> Y v                     | MUX2X1  | 0.161 | 0.655 |   2.937 |    2.569 | 
     |                            | \memif_pdfifo2.f0_wdata [17] v |         | 0.161 | 0.001 |   2.939 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 

