Running: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_cpu_freq_divider_sch_tb_isim_beh.exe -prj /home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_cpu_freq_divider_sch_tb_beh.prj work.cpu_freq_divider_cpu_freq_divider_sch_tb 
ISim P.40xd (signature 0xfbc00daa)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder8_3.vhf" into library work
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider.vhf" into library work
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/tb_cpu_freq_divider_v2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102528 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CB16CE_HXILINX_cpu_freq_divider [cb16ce_hxilinx_cpu_freq_divider_...]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture and8_hxilinx_cpu_freq_divider_v of entity AND8_HXILINX_cpu_freq_divider [and8_hxilinx_cpu_freq_divider_de...]
Compiling architecture behavioral of entity FJKC_HXILINX_cpu_freq_divider [\FJKC_HXILINX_cpu_freq_divider('...]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity freq_divider_MUSER_cpu_freq_divider [freq_divider_muser_cpu_freq_divi...]
Compiling architecture m8_1e_hxilinx_cpu_freq_divider_v of entity M8_1E_HXILINX_cpu_freq_divider [m8_1e_hxilinx_cpu_freq_divider_d...]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity encoder8_3_MUSER_cpu_freq_divider [encoder8_3_muser_cpu_freq_divide...]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity cpu_freq_divider [cpu_freq_divider_default]
Compiling architecture behavioral of entity cpu_freq_divider_cpu_freq_divide...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 37 VHDL Units
Built simulation executable /home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_cpu_freq_divider_sch_tb_isim_beh.exe
Fuse Memory Usage: 4349524 KB
Fuse CPU Usage: 1610 ms
GCC CPU Usage: 1100 ms
