// Seed: 3708929240
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  logic id_7;
  type_16 id_8 (
      .id_0(id_1),
      .id_1(1),
      .id_2(id_9 & id_10),
      .id_3(1),
      .id_4(id_9)
  );
  assign id_3 = 1;
  logic id_11 = 1;
endmodule
