# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../branch_predict_test.srcs/sources_1/new/BTB.v" \
"../../../../branch_predict_test.srcs/sources_1/new/branch_predictor.v" \
"../../../../branch_predict_test.srcs/sources_1/imports/dcp/cpu_core.v" \
"../../../../branch_predict_test.srcs/sources_1/new/cpu_top.v" \
"../../../../branch_predict_test.srcs/sources_1/new/test_top.v" \
"../../../../branch_predict_test.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
