$date
	Fri Jan 26 16:09:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$var reg 1 % up_down $end
$scope module ctr $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var wire 1 % up_down $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
1%
0$
1#
1"
b0 !
$end
#5
b1 !
b1 &
0"
#10
1"
#15
b10 !
b10 &
0"
#20
1"
#25
b11 !
b11 &
0"
#30
1"
#35
b100 !
b100 &
0"
#40
1"
#45
b101 !
b101 &
0"
#50
1"
#55
b110 !
b110 &
0"
#60
1"
#65
b111 !
b111 &
0"
#70
1"
#75
b1000 !
b1000 &
0"
#80
1"
#85
b1001 !
b1001 &
0"
#90
1"
#95
b1010 !
b1010 &
0"
#100
1"
#105
b1011 !
b1011 &
0"
#110
1"
#115
b1100 !
b1100 &
0"
#120
1"
#125
b1101 !
b1101 &
0"
#130
1"
#135
b1110 !
b1110 &
0"
#140
1"
#145
b1111 !
b1111 &
0"
#150
1"
#155
b1110 !
b1110 &
0"
0%
#160
1"
#165
b1101 !
b1101 &
0"
#170
1"
#175
b1100 !
b1100 &
0"
#180
1"
#185
b1011 !
b1011 &
0"
#190
1"
#195
b1010 !
b1010 &
0"
#200
1"
#205
b1001 !
b1001 &
0"
#210
1"
#215
b1000 !
b1000 &
0"
#220
1"
#225
b111 !
b111 &
0"
#230
1"
#235
b0 !
b0 &
1$
0"
#240
1"
#245
b1111 !
b1111 &
0"
#250
1"
#255
b1110 !
b1110 &
0$
0"
#260
1"
#265
b1101 !
b1101 &
0"
#270
1"
#275
b0 !
b0 &
1$
0"
#280
1"
#285
b1111 !
b1111 &
0"
#290
1"
#295
b1110 !
b1110 &
0"
#300
1"
#305
b1101 !
b1101 &
0"
#310
1"
#315
0"
0#
#320
1"
#325
0"
#330
1"
#335
b1100 !
b1100 &
0"
1#
#340
1"
#345
b1011 !
b1011 &
0"
#350
1"
#355
0"
0#
