ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_cryp_aes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  20              		.align	1
  21              		.global	CRYP_AES_ECB
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	CRYP_AES_ECB:
  27              	.LFB123:
  28              		.file 1 "./Library/stm32f4xx_cryp_aes.c"
   1:./Library/stm32f4xx_cryp_aes.c **** /**
   2:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:./Library/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:./Library/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_cryp_aes.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_cryp_aes.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:./Library/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:./Library/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:./Library/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:./Library/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:./Library/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:./Library/stm32f4xx_cryp_aes.c ****   *
  14:./Library/stm32f4xx_cryp_aes.c **** @verbatim
  15:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:./Library/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:./Library/stm32f4xx_cryp_aes.c ****  [..]
  19:./Library/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:./Library/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:./Library/stm32f4xx_cryp_aes.c ****   
  22:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:./Library/stm32f4xx_cryp_aes.c ****   
  24:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:./Library/stm32f4xx_cryp_aes.c ****   
  26:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:./Library/stm32f4xx_cryp_aes.c **** 
  28:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:./Library/stm32f4xx_cryp_aes.c ****    
  30:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 2


  31:./Library/stm32f4xx_cryp_aes.c ****      
  32:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  33:./Library/stm32f4xx_cryp_aes.c ****   *
  34:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:./Library/stm32f4xx_cryp_aes.c ****   * @attention
  36:./Library/stm32f4xx_cryp_aes.c ****   *
  37:./Library/stm32f4xx_cryp_aes.c ****   * Copyright (c) 2016 STMicroelectronics.
  38:./Library/stm32f4xx_cryp_aes.c ****   * All rights reserved.
  39:./Library/stm32f4xx_cryp_aes.c ****   *
  40:./Library/stm32f4xx_cryp_aes.c ****   * This software is licensed under terms that can be found in the LICENSE file
  41:./Library/stm32f4xx_cryp_aes.c ****   * in the root directory of this software component.
  42:./Library/stm32f4xx_cryp_aes.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  43:./Library/stm32f4xx_cryp_aes.c ****   *
  44:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  45:./Library/stm32f4xx_cryp_aes.c ****   */
  46:./Library/stm32f4xx_cryp_aes.c **** 
  47:./Library/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  48:./Library/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  49:./Library/stm32f4xx_cryp_aes.c **** 
  50:./Library/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  51:./Library/stm32f4xx_cryp_aes.c ****   * @{
  52:./Library/stm32f4xx_cryp_aes.c ****   */
  53:./Library/stm32f4xx_cryp_aes.c **** 
  54:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  55:./Library/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  56:./Library/stm32f4xx_cryp_aes.c ****   * @{
  57:./Library/stm32f4xx_cryp_aes.c ****   */
  58:./Library/stm32f4xx_cryp_aes.c **** 
  59:./Library/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  60:./Library/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  61:./Library/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  62:./Library/stm32f4xx_cryp_aes.c **** 
  63:./Library/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  64:./Library/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  65:./Library/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  66:./Library/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  67:./Library/stm32f4xx_cryp_aes.c **** 
  68:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  69:./Library/stm32f4xx_cryp_aes.c ****   * @{
  70:./Library/stm32f4xx_cryp_aes.c ****   */ 
  71:./Library/stm32f4xx_cryp_aes.c **** 
  72:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  73:./Library/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  74:./Library/stm32f4xx_cryp_aes.c ****  *
  75:./Library/stm32f4xx_cryp_aes.c **** @verbatim   
  76:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  77:./Library/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  78:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  79:./Library/stm32f4xx_cryp_aes.c **** 
  80:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  81:./Library/stm32f4xx_cryp_aes.c ****   * @{
  82:./Library/stm32f4xx_cryp_aes.c ****   */
  83:./Library/stm32f4xx_cryp_aes.c **** 
  84:./Library/stm32f4xx_cryp_aes.c **** /**
  85:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  86:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  87:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 3


  88:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  89:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  90:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  91:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  92:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  93:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  94:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
  95:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
  96:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
  97:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
  98:./Library/stm32f4xx_cryp_aes.c ****   */
  99:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 100:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 101:./Library/stm32f4xx_cryp_aes.c **** {
  29              		.loc 1 101 1
  30              		.cfi_startproc
  31              		@ args = 8, pretend = 0, frame = 168
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 90B5     		push	{r4, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 ABB0     		sub	sp, sp, #172
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 184
  42 0004 00AF     		add	r7, sp, #0
  43              	.LCFI2:
  44              		.cfi_def_cfa_register 7
  45 0006 B960     		str	r1, [r7, #8]
  46 0008 7B60     		str	r3, [r7, #4]
  47 000a 0346     		mov	r3, r0
  48 000c FB73     		strb	r3, [r7, #15]
  49 000e 1346     		mov	r3, r2	@ movhi
  50 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 102:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 103:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 104:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  51              		.loc 1 104 17
  52 0012 0023     		movs	r3, #0
  53 0014 7B61     		str	r3, [r7, #20]
 105:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  54              		.loc 1 105 12
  55 0016 0023     		movs	r3, #0
  56 0018 C7F89430 		str	r3, [r7, #148]
 106:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  57              		.loc 1 106 15
  58 001c 0123     		movs	r3, #1
  59 001e 87F8A730 		strb	r3, [r7, #167]
 107:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  60              		.loc 1 107 12
  61 0022 BB68     		ldr	r3, [r7, #8]
  62 0024 C7F89030 		str	r3, [r7, #144]
 108:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  63              		.loc 1 108 12
  64 0028 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 4


  65 002a C7F8A030 		str	r3, [r7, #160]
 109:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  66              		.loc 1 109 12
  67 002e D7F8BC30 		ldr	r3, [r7, #188]
  68 0032 C7F89C30 		str	r3, [r7, #156]
 110:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  69              		.loc 1 110 12
  70 0036 0023     		movs	r3, #0
  71 0038 C7F89830 		str	r3, [r7, #152]
 111:./Library/stm32f4xx_cryp_aes.c **** 
 112:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 113:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  72              		.loc 1 113 3
  73 003c 07F11803 		add	r3, r7, #24
  74 0040 1846     		mov	r0, r3
  75 0042 FFF7FEFF 		bl	CRYP_KeyStructInit
 114:./Library/stm32f4xx_cryp_aes.c **** 
 115:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  76              		.loc 1 115 3
  77 0046 BB89     		ldrh	r3, [r7, #12]
  78 0048 B3F5807F 		cmp	r3, #256
  79 004c 00F08680 		beq	.L2
  80 0050 B3F5807F 		cmp	r3, #256
  81 0054 00F3E180 		bgt	.L40
  82 0058 802B     		cmp	r3, #128
  83 005a 02D0     		beq	.L4
  84 005c C02B     		cmp	r3, #192
  85 005e 36D0     		beq	.L5
 116:./Library/stm32f4xx_cryp_aes.c ****   {
 117:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 119:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 120:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 121:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 122:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 123:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 124:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 125:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 126:./Library/stm32f4xx_cryp_aes.c ****     break;
 127:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 129:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 130:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 131:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 132:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 133:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 134:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 135:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 136:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 137:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 138:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 139:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 140:./Library/stm32f4xx_cryp_aes.c ****     break;
 141:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 143:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 144:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 5


 145:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 146:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 147:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 148:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 149:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 150:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 151:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 152:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 153:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 154:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 155:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 156:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 157:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 158:./Library/stm32f4xx_cryp_aes.c ****     break;
 159:./Library/stm32f4xx_cryp_aes.c ****     default:
 160:./Library/stm32f4xx_cryp_aes.c ****     break;
  86              		.loc 1 160 5
  87 0060 DBE0     		b	.L40
  88              	.L4:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
  89              		.loc 1 118 41
  90 0062 0023     		movs	r3, #0
  91 0064 7B64     		str	r3, [r7, #68]
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
  92              		.loc 1 119 54
  93 0066 D7F89030 		ldr	r3, [r7, #144]
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
  94              		.loc 1 119 47
  95 006a 1B68     		ldr	r3, [r3]
  96 006c C7F88030 		str	r3, [r7, #128]
  97              	.LBB230:
  98              	.LBB231:
  99              		.file 2 "./CORE/core_cmInstr.h"
   1:./CORE/core_cmInstr.h **** /**************************************************************************//**
   2:./CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:./CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:./CORE/core_cmInstr.h ****  * @version  V4.10
   5:./CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:./CORE/core_cmInstr.h ****  *
   7:./CORE/core_cmInstr.h ****  * @note
   8:./CORE/core_cmInstr.h ****  *
   9:./CORE/core_cmInstr.h ****  ******************************************************************************/
  10:./CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:./CORE/core_cmInstr.h **** 
  12:./CORE/core_cmInstr.h ****    All rights reserved.
  13:./CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:./CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:./CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:./CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:./CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:./CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:./CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:./CORE/core_cmInstr.h ****      specific prior written permission.
  23:./CORE/core_cmInstr.h ****    *
  24:./CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 6


  25:./CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:./CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:./CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:./CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:./CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:./CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:./CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:./CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:./CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:./CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:./CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:./CORE/core_cmInstr.h **** 
  37:./CORE/core_cmInstr.h **** 
  38:./CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:./CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:./CORE/core_cmInstr.h **** 
  41:./CORE/core_cmInstr.h **** 
  42:./CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:./CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:./CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:./CORE/core_cmInstr.h ****   @{
  46:./CORE/core_cmInstr.h **** */
  47:./CORE/core_cmInstr.h **** 
  48:./CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:./CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:./CORE/core_cmInstr.h **** 
  51:./CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:./CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:./CORE/core_cmInstr.h **** #endif
  54:./CORE/core_cmInstr.h **** 
  55:./CORE/core_cmInstr.h **** 
  56:./CORE/core_cmInstr.h **** /** \brief  No Operation
  57:./CORE/core_cmInstr.h **** 
  58:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:./CORE/core_cmInstr.h ****  */
  60:./CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:./CORE/core_cmInstr.h **** 
  62:./CORE/core_cmInstr.h **** 
  63:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:./CORE/core_cmInstr.h **** 
  65:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:./CORE/core_cmInstr.h ****  */
  68:./CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:./CORE/core_cmInstr.h **** 
  70:./CORE/core_cmInstr.h **** 
  71:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:./CORE/core_cmInstr.h **** 
  73:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:./CORE/core_cmInstr.h ****  */
  76:./CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:./CORE/core_cmInstr.h **** 
  78:./CORE/core_cmInstr.h **** 
  79:./CORE/core_cmInstr.h **** /** \brief  Send Event
  80:./CORE/core_cmInstr.h **** 
  81:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 7


  82:./CORE/core_cmInstr.h ****  */
  83:./CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:./CORE/core_cmInstr.h **** 
  85:./CORE/core_cmInstr.h **** 
  86:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:./CORE/core_cmInstr.h **** 
  88:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:./CORE/core_cmInstr.h ****  */
  92:./CORE/core_cmInstr.h **** #define __ISB() do {\
  93:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:./CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:./CORE/core_cmInstr.h ****                 } while (0)
  97:./CORE/core_cmInstr.h **** 
  98:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:./CORE/core_cmInstr.h **** 
 100:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:./CORE/core_cmInstr.h ****  */
 103:./CORE/core_cmInstr.h **** #define __DSB() do {\
 104:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:./CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:./CORE/core_cmInstr.h ****                 } while (0)
 108:./CORE/core_cmInstr.h **** 
 109:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:./CORE/core_cmInstr.h **** 
 111:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:./CORE/core_cmInstr.h ****  */
 114:./CORE/core_cmInstr.h **** #define __DMB() do {\
 115:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:./CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:./CORE/core_cmInstr.h ****                 } while (0)
 119:./CORE/core_cmInstr.h **** 
 120:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:./CORE/core_cmInstr.h **** 
 122:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:./CORE/core_cmInstr.h **** 
 124:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:./CORE/core_cmInstr.h ****     \return               Reversed value
 126:./CORE/core_cmInstr.h ****  */
 127:./CORE/core_cmInstr.h **** #define __REV                             __rev
 128:./CORE/core_cmInstr.h **** 
 129:./CORE/core_cmInstr.h **** 
 130:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:./CORE/core_cmInstr.h **** 
 132:./CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:./CORE/core_cmInstr.h **** 
 134:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:./CORE/core_cmInstr.h ****     \return               Reversed value
 136:./CORE/core_cmInstr.h ****  */
 137:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:./CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 8


 139:./CORE/core_cmInstr.h **** {
 140:./CORE/core_cmInstr.h ****   rev16 r0, r0
 141:./CORE/core_cmInstr.h ****   bx lr
 142:./CORE/core_cmInstr.h **** }
 143:./CORE/core_cmInstr.h **** #endif
 144:./CORE/core_cmInstr.h **** 
 145:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:./CORE/core_cmInstr.h **** 
 147:./CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:./CORE/core_cmInstr.h **** 
 149:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:./CORE/core_cmInstr.h ****     \return               Reversed value
 151:./CORE/core_cmInstr.h ****  */
 152:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:./CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:./CORE/core_cmInstr.h **** {
 155:./CORE/core_cmInstr.h ****   revsh r0, r0
 156:./CORE/core_cmInstr.h ****   bx lr
 157:./CORE/core_cmInstr.h **** }
 158:./CORE/core_cmInstr.h **** #endif
 159:./CORE/core_cmInstr.h **** 
 160:./CORE/core_cmInstr.h **** 
 161:./CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:./CORE/core_cmInstr.h **** 
 163:./CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:./CORE/core_cmInstr.h **** 
 165:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:./CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:./CORE/core_cmInstr.h ****     \return               Rotated value
 168:./CORE/core_cmInstr.h ****  */
 169:./CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:./CORE/core_cmInstr.h **** 
 171:./CORE/core_cmInstr.h **** 
 172:./CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:./CORE/core_cmInstr.h **** 
 174:./CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:./CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:./CORE/core_cmInstr.h **** 
 177:./CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:./CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:./CORE/core_cmInstr.h ****  */
 180:./CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:./CORE/core_cmInstr.h **** 
 182:./CORE/core_cmInstr.h **** 
 183:./CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:./CORE/core_cmInstr.h **** 
 185:./CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:./CORE/core_cmInstr.h **** 
 187:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:./CORE/core_cmInstr.h ****     \return               Reversed value
 189:./CORE/core_cmInstr.h ****  */
 190:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:./CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:./CORE/core_cmInstr.h **** #else
 193:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:./CORE/core_cmInstr.h **** {
 195:./CORE/core_cmInstr.h ****   uint32_t result;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 9


 196:./CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:./CORE/core_cmInstr.h **** 
 198:./CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:./CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:./CORE/core_cmInstr.h ****   {
 201:./CORE/core_cmInstr.h ****     result <<= 1;
 202:./CORE/core_cmInstr.h ****     result |= value & 1;
 203:./CORE/core_cmInstr.h ****     s--;
 204:./CORE/core_cmInstr.h ****   }
 205:./CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:./CORE/core_cmInstr.h ****   return(result);
 207:./CORE/core_cmInstr.h **** }
 208:./CORE/core_cmInstr.h **** #endif
 209:./CORE/core_cmInstr.h **** 
 210:./CORE/core_cmInstr.h **** 
 211:./CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:./CORE/core_cmInstr.h **** 
 213:./CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:./CORE/core_cmInstr.h **** 
 215:./CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:./CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:./CORE/core_cmInstr.h ****  */
 218:./CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:./CORE/core_cmInstr.h **** 
 220:./CORE/core_cmInstr.h **** 
 221:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:./CORE/core_cmInstr.h **** 
 223:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:./CORE/core_cmInstr.h **** 
 225:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:./CORE/core_cmInstr.h **** 
 227:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:./CORE/core_cmInstr.h ****  */
 230:./CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:./CORE/core_cmInstr.h **** 
 232:./CORE/core_cmInstr.h **** 
 233:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:./CORE/core_cmInstr.h **** 
 235:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:./CORE/core_cmInstr.h **** 
 237:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:./CORE/core_cmInstr.h ****  */
 240:./CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:./CORE/core_cmInstr.h **** 
 242:./CORE/core_cmInstr.h **** 
 243:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:./CORE/core_cmInstr.h **** 
 245:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:./CORE/core_cmInstr.h **** 
 247:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:./CORE/core_cmInstr.h ****  */
 250:./CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:./CORE/core_cmInstr.h **** 
 252:./CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 10


 253:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:./CORE/core_cmInstr.h **** 
 255:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:./CORE/core_cmInstr.h **** 
 257:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:./CORE/core_cmInstr.h ****     \return          1  Function failed
 261:./CORE/core_cmInstr.h ****  */
 262:./CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:./CORE/core_cmInstr.h **** 
 264:./CORE/core_cmInstr.h **** 
 265:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:./CORE/core_cmInstr.h **** 
 267:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:./CORE/core_cmInstr.h **** 
 269:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:./CORE/core_cmInstr.h ****     \return          1  Function failed
 273:./CORE/core_cmInstr.h ****  */
 274:./CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:./CORE/core_cmInstr.h **** 
 276:./CORE/core_cmInstr.h **** 
 277:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:./CORE/core_cmInstr.h **** 
 279:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:./CORE/core_cmInstr.h **** 
 281:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:./CORE/core_cmInstr.h ****     \return          1  Function failed
 285:./CORE/core_cmInstr.h ****  */
 286:./CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:./CORE/core_cmInstr.h **** 
 288:./CORE/core_cmInstr.h **** 
 289:./CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:./CORE/core_cmInstr.h **** 
 291:./CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:./CORE/core_cmInstr.h **** 
 293:./CORE/core_cmInstr.h ****  */
 294:./CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:./CORE/core_cmInstr.h **** 
 296:./CORE/core_cmInstr.h **** 
 297:./CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:./CORE/core_cmInstr.h **** 
 299:./CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:./CORE/core_cmInstr.h **** 
 301:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:./CORE/core_cmInstr.h ****     \return             Saturated value
 304:./CORE/core_cmInstr.h ****  */
 305:./CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:./CORE/core_cmInstr.h **** 
 307:./CORE/core_cmInstr.h **** 
 308:./CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:./CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 11


 310:./CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:./CORE/core_cmInstr.h **** 
 312:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:./CORE/core_cmInstr.h ****     \return             Saturated value
 315:./CORE/core_cmInstr.h ****  */
 316:./CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:./CORE/core_cmInstr.h **** 
 318:./CORE/core_cmInstr.h **** 
 319:./CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:./CORE/core_cmInstr.h **** 
 321:./CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:./CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:./CORE/core_cmInstr.h **** 
 324:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:./CORE/core_cmInstr.h ****     \return               Rotated value
 326:./CORE/core_cmInstr.h ****  */
 327:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:./CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:./CORE/core_cmInstr.h **** {
 330:./CORE/core_cmInstr.h ****   rrx r0, r0
 331:./CORE/core_cmInstr.h ****   bx lr
 332:./CORE/core_cmInstr.h **** }
 333:./CORE/core_cmInstr.h **** #endif
 334:./CORE/core_cmInstr.h **** 
 335:./CORE/core_cmInstr.h **** 
 336:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:./CORE/core_cmInstr.h **** 
 338:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:./CORE/core_cmInstr.h **** 
 340:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:./CORE/core_cmInstr.h ****  */
 343:./CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:./CORE/core_cmInstr.h **** 
 345:./CORE/core_cmInstr.h **** 
 346:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:./CORE/core_cmInstr.h **** 
 348:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:./CORE/core_cmInstr.h **** 
 350:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:./CORE/core_cmInstr.h ****  */
 353:./CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:./CORE/core_cmInstr.h **** 
 355:./CORE/core_cmInstr.h **** 
 356:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:./CORE/core_cmInstr.h **** 
 358:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:./CORE/core_cmInstr.h **** 
 360:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:./CORE/core_cmInstr.h ****  */
 363:./CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:./CORE/core_cmInstr.h **** 
 365:./CORE/core_cmInstr.h **** 
 366:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 12


 367:./CORE/core_cmInstr.h **** 
 368:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:./CORE/core_cmInstr.h **** 
 370:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:./CORE/core_cmInstr.h ****  */
 373:./CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:./CORE/core_cmInstr.h **** 
 375:./CORE/core_cmInstr.h **** 
 376:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:./CORE/core_cmInstr.h **** 
 378:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:./CORE/core_cmInstr.h **** 
 380:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:./CORE/core_cmInstr.h ****  */
 383:./CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:./CORE/core_cmInstr.h **** 
 385:./CORE/core_cmInstr.h **** 
 386:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:./CORE/core_cmInstr.h **** 
 388:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:./CORE/core_cmInstr.h **** 
 390:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:./CORE/core_cmInstr.h ****  */
 393:./CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:./CORE/core_cmInstr.h **** 
 395:./CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:./CORE/core_cmInstr.h **** 
 397:./CORE/core_cmInstr.h **** 
 398:./CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:./CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:./CORE/core_cmInstr.h **** 
 401:./CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:./CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:./CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:./CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:./CORE/core_cmInstr.h **** #else
 408:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:./CORE/core_cmInstr.h **** #endif
 411:./CORE/core_cmInstr.h **** 
 412:./CORE/core_cmInstr.h **** /** \brief  No Operation
 413:./CORE/core_cmInstr.h **** 
 414:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:./CORE/core_cmInstr.h ****  */
 416:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:./CORE/core_cmInstr.h **** {
 418:./CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:./CORE/core_cmInstr.h **** }
 420:./CORE/core_cmInstr.h **** 
 421:./CORE/core_cmInstr.h **** 
 422:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:./CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 13


 424:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:./CORE/core_cmInstr.h ****  */
 427:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:./CORE/core_cmInstr.h **** {
 429:./CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:./CORE/core_cmInstr.h **** }
 431:./CORE/core_cmInstr.h **** 
 432:./CORE/core_cmInstr.h **** 
 433:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:./CORE/core_cmInstr.h **** 
 435:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:./CORE/core_cmInstr.h ****  */
 438:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:./CORE/core_cmInstr.h **** {
 440:./CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:./CORE/core_cmInstr.h **** }
 442:./CORE/core_cmInstr.h **** 
 443:./CORE/core_cmInstr.h **** 
 444:./CORE/core_cmInstr.h **** /** \brief  Send Event
 445:./CORE/core_cmInstr.h **** 
 446:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:./CORE/core_cmInstr.h ****  */
 448:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:./CORE/core_cmInstr.h **** {
 450:./CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:./CORE/core_cmInstr.h **** }
 452:./CORE/core_cmInstr.h **** 
 453:./CORE/core_cmInstr.h **** 
 454:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:./CORE/core_cmInstr.h **** 
 456:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:./CORE/core_cmInstr.h ****  */
 460:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:./CORE/core_cmInstr.h **** {
 462:./CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:./CORE/core_cmInstr.h **** }
 464:./CORE/core_cmInstr.h **** 
 465:./CORE/core_cmInstr.h **** 
 466:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:./CORE/core_cmInstr.h **** 
 468:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:./CORE/core_cmInstr.h ****  */
 471:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:./CORE/core_cmInstr.h **** {
 473:./CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:./CORE/core_cmInstr.h **** }
 475:./CORE/core_cmInstr.h **** 
 476:./CORE/core_cmInstr.h **** 
 477:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:./CORE/core_cmInstr.h **** 
 479:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 14


 481:./CORE/core_cmInstr.h ****  */
 482:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:./CORE/core_cmInstr.h **** {
 484:./CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:./CORE/core_cmInstr.h **** }
 486:./CORE/core_cmInstr.h **** 
 487:./CORE/core_cmInstr.h **** 
 488:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:./CORE/core_cmInstr.h **** 
 490:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:./CORE/core_cmInstr.h **** 
 492:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:./CORE/core_cmInstr.h ****     \return               Reversed value
 494:./CORE/core_cmInstr.h ****  */
 495:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 496:./CORE/core_cmInstr.h **** {
 497:./CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:./CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 100              		.loc 2 498 10
 101 0070 D7F88030 		ldr	r3, [r7, #128]
 102 0074 1BBA     		rev	r3, r3
 103              	.LBE231:
 104              	.LBE230:
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 105              		.loc 1 119 45
 106 0076 BB62     		str	r3, [r7, #40]
 120:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 107              		.loc 1 120 12
 108 0078 D7F89030 		ldr	r3, [r7, #144]
 109 007c 0433     		adds	r3, r3, #4
 110 007e C7F89030 		str	r3, [r7, #144]
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 111              		.loc 1 121 54
 112 0082 D7F89030 		ldr	r3, [r7, #144]
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 113              		.loc 1 121 47
 114 0086 1B68     		ldr	r3, [r3]
 115 0088 C7F88430 		str	r3, [r7, #132]
 116              	.LBB232:
 117              	.LBB233:
 118              		.loc 2 498 10
 119 008c D7F88430 		ldr	r3, [r7, #132]
 120 0090 1BBA     		rev	r3, r3
 121              	.LBE233:
 122              	.LBE232:
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 123              		.loc 1 121 45
 124 0092 FB62     		str	r3, [r7, #44]
 122:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 125              		.loc 1 122 12
 126 0094 D7F89030 		ldr	r3, [r7, #144]
 127 0098 0433     		adds	r3, r3, #4
 128 009a C7F89030 		str	r3, [r7, #144]
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 129              		.loc 1 123 54
 130 009e D7F89030 		ldr	r3, [r7, #144]
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 15


 131              		.loc 1 123 47
 132 00a2 1B68     		ldr	r3, [r3]
 133 00a4 C7F88830 		str	r3, [r7, #136]
 134              	.LBB234:
 135              	.LBB235:
 136              		.loc 2 498 10
 137 00a8 D7F88830 		ldr	r3, [r7, #136]
 138 00ac 1BBA     		rev	r3, r3
 139              	.LBE235:
 140              	.LBE234:
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 141              		.loc 1 123 45
 142 00ae 3B63     		str	r3, [r7, #48]
 124:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 143              		.loc 1 124 12
 144 00b0 D7F89030 		ldr	r3, [r7, #144]
 145 00b4 0433     		adds	r3, r3, #4
 146 00b6 C7F89030 		str	r3, [r7, #144]
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 147              		.loc 1 125 54
 148 00ba D7F89030 		ldr	r3, [r7, #144]
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 149              		.loc 1 125 47
 150 00be 1B68     		ldr	r3, [r3]
 151 00c0 C7F88C30 		str	r3, [r7, #140]
 152              	.LBB236:
 153              	.LBB237:
 154              		.loc 2 498 10
 155 00c4 D7F88C30 		ldr	r3, [r7, #140]
 156 00c8 1BBA     		rev	r3, r3
 157              	.LBE237:
 158              	.LBE236:
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 159              		.loc 1 125 45
 160 00ca 7B63     		str	r3, [r7, #52]
 126:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 161              		.loc 1 126 5
 162 00cc A6E0     		b	.L10
 163              	.L5:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 164              		.loc 1 128 42
 165 00ce 4FF48073 		mov	r3, #256
 166 00d2 7B64     		str	r3, [r7, #68]
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 167              		.loc 1 129 54
 168 00d4 D7F89030 		ldr	r3, [r7, #144]
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 169              		.loc 1 129 47
 170 00d8 1B68     		ldr	r3, [r3]
 171 00da BB66     		str	r3, [r7, #104]
 172              	.LBB238:
 173              	.LBB239:
 174              		.loc 2 498 10
 175 00dc BB6E     		ldr	r3, [r7, #104]
 176 00de 1BBA     		rev	r3, r3
 177              	.LBE239:
 178              	.LBE238:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 16


 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 179              		.loc 1 129 45
 180 00e0 3B62     		str	r3, [r7, #32]
 130:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 181              		.loc 1 130 12
 182 00e2 D7F89030 		ldr	r3, [r7, #144]
 183 00e6 0433     		adds	r3, r3, #4
 184 00e8 C7F89030 		str	r3, [r7, #144]
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 185              		.loc 1 131 54
 186 00ec D7F89030 		ldr	r3, [r7, #144]
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 187              		.loc 1 131 47
 188 00f0 1B68     		ldr	r3, [r3]
 189 00f2 FB66     		str	r3, [r7, #108]
 190              	.LBB240:
 191              	.LBB241:
 192              		.loc 2 498 10
 193 00f4 FB6E     		ldr	r3, [r7, #108]
 194 00f6 1BBA     		rev	r3, r3
 195              	.LBE241:
 196              	.LBE240:
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 197              		.loc 1 131 45
 198 00f8 7B62     		str	r3, [r7, #36]
 132:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 199              		.loc 1 132 12
 200 00fa D7F89030 		ldr	r3, [r7, #144]
 201 00fe 0433     		adds	r3, r3, #4
 202 0100 C7F89030 		str	r3, [r7, #144]
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 203              		.loc 1 133 54
 204 0104 D7F89030 		ldr	r3, [r7, #144]
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 205              		.loc 1 133 47
 206 0108 1B68     		ldr	r3, [r3]
 207 010a 3B67     		str	r3, [r7, #112]
 208              	.LBB242:
 209              	.LBB243:
 210              		.loc 2 498 10
 211 010c 3B6F     		ldr	r3, [r7, #112]
 212 010e 1BBA     		rev	r3, r3
 213              	.LBE243:
 214              	.LBE242:
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 215              		.loc 1 133 45
 216 0110 BB62     		str	r3, [r7, #40]
 134:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 217              		.loc 1 134 12
 218 0112 D7F89030 		ldr	r3, [r7, #144]
 219 0116 0433     		adds	r3, r3, #4
 220 0118 C7F89030 		str	r3, [r7, #144]
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 221              		.loc 1 135 54
 222 011c D7F89030 		ldr	r3, [r7, #144]
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 223              		.loc 1 135 47
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 17


 224 0120 1B68     		ldr	r3, [r3]
 225 0122 7B67     		str	r3, [r7, #116]
 226              	.LBB244:
 227              	.LBB245:
 228              		.loc 2 498 10
 229 0124 7B6F     		ldr	r3, [r7, #116]
 230 0126 1BBA     		rev	r3, r3
 231              	.LBE245:
 232              	.LBE244:
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 233              		.loc 1 135 45
 234 0128 FB62     		str	r3, [r7, #44]
 136:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 235              		.loc 1 136 12
 236 012a D7F89030 		ldr	r3, [r7, #144]
 237 012e 0433     		adds	r3, r3, #4
 238 0130 C7F89030 		str	r3, [r7, #144]
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 239              		.loc 1 137 54
 240 0134 D7F89030 		ldr	r3, [r7, #144]
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 241              		.loc 1 137 47
 242 0138 1B68     		ldr	r3, [r3]
 243 013a BB67     		str	r3, [r7, #120]
 244              	.LBB246:
 245              	.LBB247:
 246              		.loc 2 498 10
 247 013c BB6F     		ldr	r3, [r7, #120]
 248 013e 1BBA     		rev	r3, r3
 249              	.LBE247:
 250              	.LBE246:
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 251              		.loc 1 137 45
 252 0140 3B63     		str	r3, [r7, #48]
 138:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 253              		.loc 1 138 12
 254 0142 D7F89030 		ldr	r3, [r7, #144]
 255 0146 0433     		adds	r3, r3, #4
 256 0148 C7F89030 		str	r3, [r7, #144]
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 257              		.loc 1 139 54
 258 014c D7F89030 		ldr	r3, [r7, #144]
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 259              		.loc 1 139 47
 260 0150 1B68     		ldr	r3, [r3]
 261 0152 FB67     		str	r3, [r7, #124]
 262              	.LBB248:
 263              	.LBB249:
 264              		.loc 2 498 10
 265 0154 FB6F     		ldr	r3, [r7, #124]
 266 0156 1BBA     		rev	r3, r3
 267              	.LBE249:
 268              	.LBE248:
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 269              		.loc 1 139 45
 270 0158 7B63     		str	r3, [r7, #52]
 140:./Library/stm32f4xx_cryp_aes.c ****     case 256:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 18


 271              		.loc 1 140 5
 272 015a 5FE0     		b	.L10
 273              	.L2:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 274              		.loc 1 142 42
 275 015c 4FF40073 		mov	r3, #512
 276 0160 7B64     		str	r3, [r7, #68]
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 277              		.loc 1 143 54
 278 0162 D7F89030 		ldr	r3, [r7, #144]
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 279              		.loc 1 143 47
 280 0166 1B68     		ldr	r3, [r3]
 281 0168 BB64     		str	r3, [r7, #72]
 282              	.LBB250:
 283              	.LBB251:
 284              		.loc 2 498 10
 285 016a BB6C     		ldr	r3, [r7, #72]
 286 016c 1BBA     		rev	r3, r3
 287              	.LBE251:
 288              	.LBE250:
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 289              		.loc 1 143 45
 290 016e BB61     		str	r3, [r7, #24]
 144:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 291              		.loc 1 144 12
 292 0170 D7F89030 		ldr	r3, [r7, #144]
 293 0174 0433     		adds	r3, r3, #4
 294 0176 C7F89030 		str	r3, [r7, #144]
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 295              		.loc 1 145 54
 296 017a D7F89030 		ldr	r3, [r7, #144]
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 297              		.loc 1 145 47
 298 017e 1B68     		ldr	r3, [r3]
 299 0180 FB64     		str	r3, [r7, #76]
 300              	.LBB252:
 301              	.LBB253:
 302              		.loc 2 498 10
 303 0182 FB6C     		ldr	r3, [r7, #76]
 304 0184 1BBA     		rev	r3, r3
 305              	.LBE253:
 306              	.LBE252:
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 307              		.loc 1 145 45
 308 0186 FB61     		str	r3, [r7, #28]
 146:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 309              		.loc 1 146 12
 310 0188 D7F89030 		ldr	r3, [r7, #144]
 311 018c 0433     		adds	r3, r3, #4
 312 018e C7F89030 		str	r3, [r7, #144]
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 313              		.loc 1 147 54
 314 0192 D7F89030 		ldr	r3, [r7, #144]
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 315              		.loc 1 147 47
 316 0196 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 19


 317 0198 3B65     		str	r3, [r7, #80]
 318              	.LBB254:
 319              	.LBB255:
 320              		.loc 2 498 10
 321 019a 3B6D     		ldr	r3, [r7, #80]
 322 019c 1BBA     		rev	r3, r3
 323              	.LBE255:
 324              	.LBE254:
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 325              		.loc 1 147 45
 326 019e 3B62     		str	r3, [r7, #32]
 148:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 327              		.loc 1 148 12
 328 01a0 D7F89030 		ldr	r3, [r7, #144]
 329 01a4 0433     		adds	r3, r3, #4
 330 01a6 C7F89030 		str	r3, [r7, #144]
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 331              		.loc 1 149 54
 332 01aa D7F89030 		ldr	r3, [r7, #144]
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 333              		.loc 1 149 47
 334 01ae 1B68     		ldr	r3, [r3]
 335 01b0 7B65     		str	r3, [r7, #84]
 336              	.LBB256:
 337              	.LBB257:
 338              		.loc 2 498 10
 339 01b2 7B6D     		ldr	r3, [r7, #84]
 340 01b4 1BBA     		rev	r3, r3
 341              	.LBE257:
 342              	.LBE256:
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 343              		.loc 1 149 45
 344 01b6 7B62     		str	r3, [r7, #36]
 150:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 345              		.loc 1 150 12
 346 01b8 D7F89030 		ldr	r3, [r7, #144]
 347 01bc 0433     		adds	r3, r3, #4
 348 01be C7F89030 		str	r3, [r7, #144]
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 349              		.loc 1 151 54
 350 01c2 D7F89030 		ldr	r3, [r7, #144]
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 351              		.loc 1 151 47
 352 01c6 1B68     		ldr	r3, [r3]
 353 01c8 BB65     		str	r3, [r7, #88]
 354              	.LBB258:
 355              	.LBB259:
 356              		.loc 2 498 10
 357 01ca BB6D     		ldr	r3, [r7, #88]
 358 01cc 1BBA     		rev	r3, r3
 359              	.LBE259:
 360              	.LBE258:
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 361              		.loc 1 151 45
 362 01ce BB62     		str	r3, [r7, #40]
 152:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 363              		.loc 1 152 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 20


 364 01d0 D7F89030 		ldr	r3, [r7, #144]
 365 01d4 0433     		adds	r3, r3, #4
 366 01d6 C7F89030 		str	r3, [r7, #144]
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 367              		.loc 1 153 54
 368 01da D7F89030 		ldr	r3, [r7, #144]
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 369              		.loc 1 153 47
 370 01de 1B68     		ldr	r3, [r3]
 371 01e0 FB65     		str	r3, [r7, #92]
 372              	.LBB260:
 373              	.LBB261:
 374              		.loc 2 498 10
 375 01e2 FB6D     		ldr	r3, [r7, #92]
 376 01e4 1BBA     		rev	r3, r3
 377              	.LBE261:
 378              	.LBE260:
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 379              		.loc 1 153 45
 380 01e6 FB62     		str	r3, [r7, #44]
 154:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 381              		.loc 1 154 12
 382 01e8 D7F89030 		ldr	r3, [r7, #144]
 383 01ec 0433     		adds	r3, r3, #4
 384 01ee C7F89030 		str	r3, [r7, #144]
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 385              		.loc 1 155 54
 386 01f2 D7F89030 		ldr	r3, [r7, #144]
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 387              		.loc 1 155 47
 388 01f6 1B68     		ldr	r3, [r3]
 389 01f8 3B66     		str	r3, [r7, #96]
 390              	.LBB262:
 391              	.LBB263:
 392              		.loc 2 498 10
 393 01fa 3B6E     		ldr	r3, [r7, #96]
 394 01fc 1BBA     		rev	r3, r3
 395              	.LBE263:
 396              	.LBE262:
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 397              		.loc 1 155 45
 398 01fe 3B63     		str	r3, [r7, #48]
 156:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 399              		.loc 1 156 12
 400 0200 D7F89030 		ldr	r3, [r7, #144]
 401 0204 0433     		adds	r3, r3, #4
 402 0206 C7F89030 		str	r3, [r7, #144]
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 403              		.loc 1 157 54
 404 020a D7F89030 		ldr	r3, [r7, #144]
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 405              		.loc 1 157 47
 406 020e 1B68     		ldr	r3, [r3]
 407 0210 7B66     		str	r3, [r7, #100]
 408              	.LBB264:
 409              	.LBB265:
 410              		.loc 2 498 10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 21


 411 0212 7B6E     		ldr	r3, [r7, #100]
 412 0214 1BBA     		rev	r3, r3
 413              	.LBE265:
 414              	.LBE264:
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 415              		.loc 1 157 45
 416 0216 7B63     		str	r3, [r7, #52]
 158:./Library/stm32f4xx_cryp_aes.c ****     default:
 417              		.loc 1 158 5
 418 0218 00E0     		b	.L10
 419              	.L40:
 420              		.loc 1 160 5
 421 021a 00BF     		nop
 422              	.L10:
 161:./Library/stm32f4xx_cryp_aes.c ****   }
 162:./Library/stm32f4xx_cryp_aes.c **** 
 163:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 164:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 423              		.loc 1 164 5
 424 021c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 425 021e 002B     		cmp	r3, #0
 426 0220 30D1     		bne	.L25
 165:./Library/stm32f4xx_cryp_aes.c ****   {
 166:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 167:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 427              		.loc 1 167 5
 428 0222 FFF7FEFF 		bl	CRYP_FIFOFlush
 168:./Library/stm32f4xx_cryp_aes.c **** 
 169:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 170:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 429              		.loc 1 170 41
 430 0226 0423     		movs	r3, #4
 431 0228 BB63     		str	r3, [r7, #56]
 171:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 432              		.loc 1 171 42
 433 022a 3823     		movs	r3, #56
 434 022c FB63     		str	r3, [r7, #60]
 172:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 435              		.loc 1 172 42
 436 022e 0023     		movs	r3, #0
 437 0230 3B64     		str	r3, [r7, #64]
 173:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 438              		.loc 1 173 5
 439 0232 07F13803 		add	r3, r7, #56
 440 0236 1846     		mov	r0, r3
 441 0238 FFF7FEFF 		bl	CRYP_Init
 174:./Library/stm32f4xx_cryp_aes.c **** 
 175:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 176:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 442              		.loc 1 176 5
 443 023c 07F11803 		add	r3, r7, #24
 444 0240 1846     		mov	r0, r3
 445 0242 FFF7FEFF 		bl	CRYP_KeyInit
 177:./Library/stm32f4xx_cryp_aes.c **** 
 178:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 179:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 446              		.loc 1 179 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 22


 447 0246 0120     		movs	r0, #1
 448 0248 FFF7FEFF 		bl	CRYP_Cmd
 449              	.L27:
 180:./Library/stm32f4xx_cryp_aes.c **** 
 181:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 182:./Library/stm32f4xx_cryp_aes.c ****     do
 183:./Library/stm32f4xx_cryp_aes.c ****     {
 184:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 450              		.loc 1 184 20 discriminator 2
 451 024c 1020     		movs	r0, #16
 452 024e FFF7FEFF 		bl	CRYP_GetFlagStatus
 453 0252 0346     		mov	r3, r0
 454              		.loc 1 184 18 discriminator 2
 455 0254 C7F89430 		str	r3, [r7, #148]
 185:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 456              		.loc 1 185 14 discriminator 2
 457 0258 7B69     		ldr	r3, [r7, #20]
 458 025a 0133     		adds	r3, r3, #1
 459 025c 7B61     		str	r3, [r7, #20]
 186:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 460              		.loc 1 186 22 discriminator 2
 461 025e 7B69     		ldr	r3, [r7, #20]
 462              		.loc 1 186 5 discriminator 2
 463 0260 B3F5803F 		cmp	r3, #65536
 464 0264 03D0     		beq	.L26
 465              		.loc 1 186 42 discriminator 1
 466 0266 D7F89430 		ldr	r3, [r7, #148]
 467 026a 002B     		cmp	r3, #0
 468 026c EED1     		bne	.L27
 469              	.L26:
 187:./Library/stm32f4xx_cryp_aes.c **** 
 188:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 470              		.loc 1 188 8
 471 026e D7F89430 		ldr	r3, [r7, #148]
 472 0272 002B     		cmp	r3, #0
 473 0274 03D0     		beq	.L28
 189:./Library/stm32f4xx_cryp_aes.c ****    {
 190:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 474              		.loc 1 190 15
 475 0276 0023     		movs	r3, #0
 476 0278 87F8A730 		strb	r3, [r7, #167]
 477 027c 09E0     		b	.L29
 478              	.L28:
 191:./Library/stm32f4xx_cryp_aes.c ****     }
 192:./Library/stm32f4xx_cryp_aes.c ****     else
 193:./Library/stm32f4xx_cryp_aes.c ****     {
 194:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 195:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 479              		.loc 1 195 43
 480 027e 0423     		movs	r3, #4
 481 0280 BB63     		str	r3, [r7, #56]
 482 0282 06E0     		b	.L29
 483              	.L25:
 196:./Library/stm32f4xx_cryp_aes.c ****     }
 197:./Library/stm32f4xx_cryp_aes.c ****   }
 198:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 199:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 23


 200:./Library/stm32f4xx_cryp_aes.c ****   {
 201:./Library/stm32f4xx_cryp_aes.c **** 
 202:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 484              		.loc 1 202 5
 485 0284 07F11803 		add	r3, r7, #24
 486 0288 1846     		mov	r0, r3
 487 028a FFF7FEFF 		bl	CRYP_KeyInit
 203:./Library/stm32f4xx_cryp_aes.c **** 
 204:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 205:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 488              		.loc 1 205 42
 489 028e 0023     		movs	r3, #0
 490 0290 BB63     		str	r3, [r7, #56]
 491              	.L29:
 206:./Library/stm32f4xx_cryp_aes.c ****   }
 207:./Library/stm32f4xx_cryp_aes.c **** 
 208:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 492              		.loc 1 208 40
 493 0292 2023     		movs	r3, #32
 494 0294 FB63     		str	r3, [r7, #60]
 209:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 495              		.loc 1 209 40
 496 0296 8023     		movs	r3, #128
 497 0298 3B64     		str	r3, [r7, #64]
 210:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 498              		.loc 1 210 3
 499 029a 07F13803 		add	r3, r7, #56
 500 029e 1846     		mov	r0, r3
 501 02a0 FFF7FEFF 		bl	CRYP_Init
 211:./Library/stm32f4xx_cryp_aes.c **** 
 212:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 213:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 502              		.loc 1 213 3
 503 02a4 FFF7FEFF 		bl	CRYP_FIFOFlush
 214:./Library/stm32f4xx_cryp_aes.c **** 
 215:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 216:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 504              		.loc 1 216 3
 505 02a8 0120     		movs	r0, #1
 506 02aa FFF7FEFF 		bl	CRYP_Cmd
 217:./Library/stm32f4xx_cryp_aes.c **** 
 218:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 507              		.loc 1 218 6
 508 02ae FFF7FEFF 		bl	CRYP_GetCmdStatus
 509 02b2 0346     		mov	r3, r0
 510              		.loc 1 218 5
 511 02b4 002B     		cmp	r3, #0
 512 02b6 01D1     		bne	.L30
 219:./Library/stm32f4xx_cryp_aes.c ****   {
 220:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 221:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 222:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 513              		.loc 1 222 11
 514 02b8 0023     		movs	r3, #0
 515 02ba 8BE0     		b	.L39
 516              	.L30:
 223:./Library/stm32f4xx_cryp_aes.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 24


 224:./Library/stm32f4xx_cryp_aes.c ****   
 225:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 517              		.loc 1 225 8
 518 02bc 0023     		movs	r3, #0
 519 02be C7F89830 		str	r3, [r7, #152]
 520              		.loc 1 225 3
 521 02c2 77E0     		b	.L32
 522              	.L38:
 226:./Library/stm32f4xx_cryp_aes.c ****   {
 227:./Library/stm32f4xx_cryp_aes.c **** 
 228:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 229:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 523              		.loc 1 229 18
 524 02c4 D7F8A030 		ldr	r3, [r7, #160]
 525              		.loc 1 229 5
 526 02c8 1B68     		ldr	r3, [r3]
 527 02ca 1846     		mov	r0, r3
 528 02cc FFF7FEFF 		bl	CRYP_DataIn
 230:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 529              		.loc 1 230 14
 530 02d0 D7F8A030 		ldr	r3, [r7, #160]
 531 02d4 0433     		adds	r3, r3, #4
 532 02d6 C7F8A030 		str	r3, [r7, #160]
 231:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 533              		.loc 1 231 18
 534 02da D7F8A030 		ldr	r3, [r7, #160]
 535              		.loc 1 231 5
 536 02de 1B68     		ldr	r3, [r3]
 537 02e0 1846     		mov	r0, r3
 538 02e2 FFF7FEFF 		bl	CRYP_DataIn
 232:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 539              		.loc 1 232 14
 540 02e6 D7F8A030 		ldr	r3, [r7, #160]
 541 02ea 0433     		adds	r3, r3, #4
 542 02ec C7F8A030 		str	r3, [r7, #160]
 233:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 543              		.loc 1 233 18
 544 02f0 D7F8A030 		ldr	r3, [r7, #160]
 545              		.loc 1 233 5
 546 02f4 1B68     		ldr	r3, [r3]
 547 02f6 1846     		mov	r0, r3
 548 02f8 FFF7FEFF 		bl	CRYP_DataIn
 234:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 549              		.loc 1 234 14
 550 02fc D7F8A030 		ldr	r3, [r7, #160]
 551 0300 0433     		adds	r3, r3, #4
 552 0302 C7F8A030 		str	r3, [r7, #160]
 235:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 553              		.loc 1 235 18
 554 0306 D7F8A030 		ldr	r3, [r7, #160]
 555              		.loc 1 235 5
 556 030a 1B68     		ldr	r3, [r3]
 557 030c 1846     		mov	r0, r3
 558 030e FFF7FEFF 		bl	CRYP_DataIn
 236:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 559              		.loc 1 236 14
 560 0312 D7F8A030 		ldr	r3, [r7, #160]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 25


 561 0316 0433     		adds	r3, r3, #4
 562 0318 C7F8A030 		str	r3, [r7, #160]
 237:./Library/stm32f4xx_cryp_aes.c **** 
 238:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 239:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 563              		.loc 1 239 13
 564 031c 0023     		movs	r3, #0
 565 031e 7B61     		str	r3, [r7, #20]
 566              	.L34:
 240:./Library/stm32f4xx_cryp_aes.c ****     do
 241:./Library/stm32f4xx_cryp_aes.c ****     {
 242:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 567              		.loc 1 242 20 discriminator 2
 568 0320 1020     		movs	r0, #16
 569 0322 FFF7FEFF 		bl	CRYP_GetFlagStatus
 570 0326 0346     		mov	r3, r0
 571              		.loc 1 242 18 discriminator 2
 572 0328 C7F89430 		str	r3, [r7, #148]
 243:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 573              		.loc 1 243 14 discriminator 2
 574 032c 7B69     		ldr	r3, [r7, #20]
 575 032e 0133     		adds	r3, r3, #1
 576 0330 7B61     		str	r3, [r7, #20]
 244:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 577              		.loc 1 244 22 discriminator 2
 578 0332 7B69     		ldr	r3, [r7, #20]
 579              		.loc 1 244 5 discriminator 2
 580 0334 B3F5803F 		cmp	r3, #65536
 581 0338 03D0     		beq	.L33
 582              		.loc 1 244 42 discriminator 1
 583 033a D7F89430 		ldr	r3, [r7, #148]
 584 033e 002B     		cmp	r3, #0
 585 0340 EED1     		bne	.L34
 586              	.L33:
 245:./Library/stm32f4xx_cryp_aes.c **** 
 246:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 587              		.loc 1 246 8
 588 0342 D7F89430 		ldr	r3, [r7, #148]
 589 0346 002B     		cmp	r3, #0
 590 0348 03D0     		beq	.L35
 247:./Library/stm32f4xx_cryp_aes.c ****    {
 248:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 591              		.loc 1 248 15
 592 034a 0023     		movs	r3, #0
 593 034c 87F8A730 		strb	r3, [r7, #167]
 594 0350 2BE0     		b	.L36
 595              	.L35:
 249:./Library/stm32f4xx_cryp_aes.c ****     }
 250:./Library/stm32f4xx_cryp_aes.c ****     else
 251:./Library/stm32f4xx_cryp_aes.c ****     {
 252:./Library/stm32f4xx_cryp_aes.c **** 
 253:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 254:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 596              		.loc 1 254 8
 597 0352 D7F89C40 		ldr	r4, [r7, #156]
 598              		.loc 1 254 34
 599 0356 FFF7FEFF 		bl	CRYP_DataOut
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 26


 600 035a 0346     		mov	r3, r0
 601              		.loc 1 254 32
 602 035c 2360     		str	r3, [r4]
 255:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 603              		.loc 1 255 17
 604 035e D7F89C30 		ldr	r3, [r7, #156]
 605 0362 0433     		adds	r3, r3, #4
 606 0364 C7F89C30 		str	r3, [r7, #156]
 256:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 607              		.loc 1 256 8
 608 0368 D7F89C40 		ldr	r4, [r7, #156]
 609              		.loc 1 256 34
 610 036c FFF7FEFF 		bl	CRYP_DataOut
 611 0370 0346     		mov	r3, r0
 612              		.loc 1 256 32
 613 0372 2360     		str	r3, [r4]
 257:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 614              		.loc 1 257 17
 615 0374 D7F89C30 		ldr	r3, [r7, #156]
 616 0378 0433     		adds	r3, r3, #4
 617 037a C7F89C30 		str	r3, [r7, #156]
 258:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 618              		.loc 1 258 8
 619 037e D7F89C40 		ldr	r4, [r7, #156]
 620              		.loc 1 258 34
 621 0382 FFF7FEFF 		bl	CRYP_DataOut
 622 0386 0346     		mov	r3, r0
 623              		.loc 1 258 32
 624 0388 2360     		str	r3, [r4]
 259:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 625              		.loc 1 259 17
 626 038a D7F89C30 		ldr	r3, [r7, #156]
 627 038e 0433     		adds	r3, r3, #4
 628 0390 C7F89C30 		str	r3, [r7, #156]
 260:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 629              		.loc 1 260 8
 630 0394 D7F89C40 		ldr	r4, [r7, #156]
 631              		.loc 1 260 34
 632 0398 FFF7FEFF 		bl	CRYP_DataOut
 633 039c 0346     		mov	r3, r0
 634              		.loc 1 260 32
 635 039e 2360     		str	r3, [r4]
 261:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 636              		.loc 1 261 17
 637 03a0 D7F89C30 		ldr	r3, [r7, #156]
 638 03a4 0433     		adds	r3, r3, #4
 639 03a6 C7F89C30 		str	r3, [r7, #156]
 640              	.L36:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 641              		.loc 1 225 49 discriminator 2
 642 03aa D7F89830 		ldr	r3, [r7, #152]
 643 03ae 1033     		adds	r3, r3, #16
 644 03b0 C7F89830 		str	r3, [r7, #152]
 645              	.L32:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 646              		.loc 1 225 3 discriminator 1
 647 03b4 D7F89820 		ldr	r2, [r7, #152]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 27


 648 03b8 D7F8B830 		ldr	r3, [r7, #184]
 649 03bc 9A42     		cmp	r2, r3
 650 03be 04D2     		bcs	.L37
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 651              		.loc 1 225 25 discriminator 3
 652 03c0 97F8A730 		ldrb	r3, [r7, #167]	@ zero_extendqisi2
 653 03c4 002B     		cmp	r3, #0
 654 03c6 7FF47DAF 		bne	.L38
 655              	.L37:
 262:./Library/stm32f4xx_cryp_aes.c ****     }
 263:./Library/stm32f4xx_cryp_aes.c ****   }
 264:./Library/stm32f4xx_cryp_aes.c **** 
 265:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 266:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 656              		.loc 1 266 3
 657 03ca 0020     		movs	r0, #0
 658 03cc FFF7FEFF 		bl	CRYP_Cmd
 267:./Library/stm32f4xx_cryp_aes.c **** 
 268:./Library/stm32f4xx_cryp_aes.c ****   return status; 
 659              		.loc 1 268 10
 660 03d0 97F8A730 		ldrb	r3, [r7, #167]	@ zero_extendqisi2
 661              	.L39:
 269:./Library/stm32f4xx_cryp_aes.c **** }
 662              		.loc 1 269 1 discriminator 1
 663 03d4 1846     		mov	r0, r3
 664 03d6 AC37     		adds	r7, r7, #172
 665              	.LCFI3:
 666              		.cfi_def_cfa_offset 12
 667 03d8 BD46     		mov	sp, r7
 668              	.LCFI4:
 669              		.cfi_def_cfa_register 13
 670              		@ sp needed
 671 03da 90BD     		pop	{r4, r7, pc}
 672              		.cfi_endproc
 673              	.LFE123:
 675              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 676              		.align	1
 677              		.global	CRYP_AES_CBC
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	CRYP_AES_CBC:
 683              	.LFB124:
 270:./Library/stm32f4xx_cryp_aes.c **** 
 271:./Library/stm32f4xx_cryp_aes.c **** /**
 272:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 273:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 274:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 275:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 276:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 277:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 278:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 279:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 280:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 281:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 282:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 283:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 28


 284:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 285:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 286:./Library/stm32f4xx_cryp_aes.c ****   */
 287:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 288:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 289:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 290:./Library/stm32f4xx_cryp_aes.c **** {
 684              		.loc 1 290 1
 685              		.cfi_startproc
 686              		@ args = 12, pretend = 0, frame = 200
 687              		@ frame_needed = 1, uses_anonymous_args = 0
 688 0000 90B5     		push	{r4, r7, lr}
 689              	.LCFI5:
 690              		.cfi_def_cfa_offset 12
 691              		.cfi_offset 4, -12
 692              		.cfi_offset 7, -8
 693              		.cfi_offset 14, -4
 694 0002 B3B0     		sub	sp, sp, #204
 695              	.LCFI6:
 696              		.cfi_def_cfa_offset 216
 697 0004 00AF     		add	r7, sp, #0
 698              	.LCFI7:
 699              		.cfi_def_cfa_register 7
 700 0006 B960     		str	r1, [r7, #8]
 701 0008 7A60     		str	r2, [r7, #4]
 702 000a 1A46     		mov	r2, r3
 703 000c 0346     		mov	r3, r0
 704 000e FB73     		strb	r3, [r7, #15]
 705 0010 1346     		mov	r3, r2	@ movhi
 706 0012 BB81     		strh	r3, [r7, #12]	@ movhi
 291:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 292:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 293:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 294:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 707              		.loc 1 294 17
 708 0014 0023     		movs	r3, #0
 709 0016 3B61     		str	r3, [r7, #16]
 295:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 710              		.loc 1 295 12
 711 0018 0023     		movs	r3, #0
 712 001a C7F8B430 		str	r3, [r7, #180]
 296:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 713              		.loc 1 296 15
 714 001e 0123     		movs	r3, #1
 715 0020 87F8C730 		strb	r3, [r7, #199]
 297:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 716              		.loc 1 297 12
 717 0024 7B68     		ldr	r3, [r7, #4]
 718 0026 C7F8B030 		str	r3, [r7, #176]
 298:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 719              		.loc 1 298 12
 720 002a D7F8D830 		ldr	r3, [r7, #216]
 721 002e C7F8C030 		str	r3, [r7, #192]
 299:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 722              		.loc 1 299 12
 723 0032 D7F8E030 		ldr	r3, [r7, #224]
 724 0036 C7F8BC30 		str	r3, [r7, #188]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 29


 300:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 725              		.loc 1 300 12
 726 003a BB68     		ldr	r3, [r7, #8]
 727 003c C7F8AC30 		str	r3, [r7, #172]
 301:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 728              		.loc 1 301 12
 729 0040 0023     		movs	r3, #0
 730 0042 C7F8B830 		str	r3, [r7, #184]
 302:./Library/stm32f4xx_cryp_aes.c **** 
 303:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 304:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 731              		.loc 1 304 3
 732 0046 07F12403 		add	r3, r7, #36
 733 004a 1846     		mov	r0, r3
 734 004c FFF7FEFF 		bl	CRYP_KeyStructInit
 305:./Library/stm32f4xx_cryp_aes.c **** 
 306:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 735              		.loc 1 306 3
 736 0050 BB89     		ldrh	r3, [r7, #12]
 737 0052 B3F5807F 		cmp	r3, #256
 738 0056 00F09280 		beq	.L42
 739 005a B3F5807F 		cmp	r3, #256
 740 005e 00F3EF80 		bgt	.L84
 741 0062 802B     		cmp	r3, #128
 742 0064 02D0     		beq	.L44
 743 0066 C02B     		cmp	r3, #192
 744 0068 36D0     		beq	.L45
 307:./Library/stm32f4xx_cryp_aes.c ****   {
 308:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 310:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 311:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 313:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 317:./Library/stm32f4xx_cryp_aes.c ****     break;
 318:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 320:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 321:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 323:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 325:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 327:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 329:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 330:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 331:./Library/stm32f4xx_cryp_aes.c ****     break;
 332:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 334:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 335:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 30


 337:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 339:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 341:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 342:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 343:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 345:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 347:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 348:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 349:./Library/stm32f4xx_cryp_aes.c ****     break;
 350:./Library/stm32f4xx_cryp_aes.c ****     default:
 351:./Library/stm32f4xx_cryp_aes.c ****     break;
 745              		.loc 1 351 5
 746 006a E9E0     		b	.L84
 747              	.L44:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 748              		.loc 1 309 41
 749 006c 0023     		movs	r3, #0
 750 006e 3B65     		str	r3, [r7, #80]
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 751              		.loc 1 310 54
 752 0070 D7F8B030 		ldr	r3, [r7, #176]
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 753              		.loc 1 310 47
 754 0074 1B68     		ldr	r3, [r3]
 755 0076 C7F89C30 		str	r3, [r7, #156]
 756              	.LBB266:
 757              	.LBB267:
 758              		.loc 2 498 10
 759 007a D7F89C30 		ldr	r3, [r7, #156]
 760 007e 1BBA     		rev	r3, r3
 761              	.LBE267:
 762              	.LBE266:
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 763              		.loc 1 310 45
 764 0080 7B63     		str	r3, [r7, #52]
 311:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 765              		.loc 1 311 12
 766 0082 D7F8B030 		ldr	r3, [r7, #176]
 767 0086 0433     		adds	r3, r3, #4
 768 0088 C7F8B030 		str	r3, [r7, #176]
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 769              		.loc 1 312 54
 770 008c D7F8B030 		ldr	r3, [r7, #176]
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 771              		.loc 1 312 47
 772 0090 1B68     		ldr	r3, [r3]
 773 0092 C7F8A030 		str	r3, [r7, #160]
 774              	.LBB268:
 775              	.LBB269:
 776              		.loc 2 498 10
 777 0096 D7F8A030 		ldr	r3, [r7, #160]
 778 009a 1BBA     		rev	r3, r3
 779              	.LBE269:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 31


 780              	.LBE268:
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 781              		.loc 1 312 45
 782 009c BB63     		str	r3, [r7, #56]
 313:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 783              		.loc 1 313 12
 784 009e D7F8B030 		ldr	r3, [r7, #176]
 785 00a2 0433     		adds	r3, r3, #4
 786 00a4 C7F8B030 		str	r3, [r7, #176]
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 787              		.loc 1 314 54
 788 00a8 D7F8B030 		ldr	r3, [r7, #176]
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 789              		.loc 1 314 47
 790 00ac 1B68     		ldr	r3, [r3]
 791 00ae C7F8A430 		str	r3, [r7, #164]
 792              	.LBB270:
 793              	.LBB271:
 794              		.loc 2 498 10
 795 00b2 D7F8A430 		ldr	r3, [r7, #164]
 796 00b6 1BBA     		rev	r3, r3
 797              	.LBE271:
 798              	.LBE270:
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 799              		.loc 1 314 45
 800 00b8 FB63     		str	r3, [r7, #60]
 315:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 801              		.loc 1 315 12
 802 00ba D7F8B030 		ldr	r3, [r7, #176]
 803 00be 0433     		adds	r3, r3, #4
 804 00c0 C7F8B030 		str	r3, [r7, #176]
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 805              		.loc 1 316 54
 806 00c4 D7F8B030 		ldr	r3, [r7, #176]
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 807              		.loc 1 316 47
 808 00c8 1B68     		ldr	r3, [r3]
 809 00ca C7F8A830 		str	r3, [r7, #168]
 810              	.LBB272:
 811              	.LBB273:
 812              		.loc 2 498 10
 813 00ce D7F8A830 		ldr	r3, [r7, #168]
 814 00d2 1BBA     		rev	r3, r3
 815              	.LBE273:
 816              	.LBE272:
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 817              		.loc 1 316 45
 818 00d4 3B64     		str	r3, [r7, #64]
 317:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 819              		.loc 1 317 5
 820 00d6 B4E0     		b	.L50
 821              	.L45:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 822              		.loc 1 319 42
 823 00d8 4FF48073 		mov	r3, #256
 824 00dc 3B65     		str	r3, [r7, #80]
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 32


 825              		.loc 1 320 54
 826 00de D7F8B030 		ldr	r3, [r7, #176]
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 827              		.loc 1 320 47
 828 00e2 1B68     		ldr	r3, [r3]
 829 00e4 C7F88430 		str	r3, [r7, #132]
 830              	.LBB274:
 831              	.LBB275:
 832              		.loc 2 498 10
 833 00e8 D7F88430 		ldr	r3, [r7, #132]
 834 00ec 1BBA     		rev	r3, r3
 835              	.LBE275:
 836              	.LBE274:
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 837              		.loc 1 320 45
 838 00ee FB62     		str	r3, [r7, #44]
 321:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 839              		.loc 1 321 12
 840 00f0 D7F8B030 		ldr	r3, [r7, #176]
 841 00f4 0433     		adds	r3, r3, #4
 842 00f6 C7F8B030 		str	r3, [r7, #176]
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 843              		.loc 1 322 54
 844 00fa D7F8B030 		ldr	r3, [r7, #176]
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 845              		.loc 1 322 47
 846 00fe 1B68     		ldr	r3, [r3]
 847 0100 C7F88830 		str	r3, [r7, #136]
 848              	.LBB276:
 849              	.LBB277:
 850              		.loc 2 498 10
 851 0104 D7F88830 		ldr	r3, [r7, #136]
 852 0108 1BBA     		rev	r3, r3
 853              	.LBE277:
 854              	.LBE276:
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 855              		.loc 1 322 45
 856 010a 3B63     		str	r3, [r7, #48]
 323:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 857              		.loc 1 323 12
 858 010c D7F8B030 		ldr	r3, [r7, #176]
 859 0110 0433     		adds	r3, r3, #4
 860 0112 C7F8B030 		str	r3, [r7, #176]
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 861              		.loc 1 324 54
 862 0116 D7F8B030 		ldr	r3, [r7, #176]
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 863              		.loc 1 324 47
 864 011a 1B68     		ldr	r3, [r3]
 865 011c C7F88C30 		str	r3, [r7, #140]
 866              	.LBB278:
 867              	.LBB279:
 868              		.loc 2 498 10
 869 0120 D7F88C30 		ldr	r3, [r7, #140]
 870 0124 1BBA     		rev	r3, r3
 871              	.LBE279:
 872              	.LBE278:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 33


 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 873              		.loc 1 324 45
 874 0126 7B63     		str	r3, [r7, #52]
 325:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 875              		.loc 1 325 12
 876 0128 D7F8B030 		ldr	r3, [r7, #176]
 877 012c 0433     		adds	r3, r3, #4
 878 012e C7F8B030 		str	r3, [r7, #176]
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 879              		.loc 1 326 54
 880 0132 D7F8B030 		ldr	r3, [r7, #176]
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 881              		.loc 1 326 47
 882 0136 1B68     		ldr	r3, [r3]
 883 0138 C7F89030 		str	r3, [r7, #144]
 884              	.LBB280:
 885              	.LBB281:
 886              		.loc 2 498 10
 887 013c D7F89030 		ldr	r3, [r7, #144]
 888 0140 1BBA     		rev	r3, r3
 889              	.LBE281:
 890              	.LBE280:
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 891              		.loc 1 326 45
 892 0142 BB63     		str	r3, [r7, #56]
 327:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 893              		.loc 1 327 12
 894 0144 D7F8B030 		ldr	r3, [r7, #176]
 895 0148 0433     		adds	r3, r3, #4
 896 014a C7F8B030 		str	r3, [r7, #176]
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 897              		.loc 1 328 54
 898 014e D7F8B030 		ldr	r3, [r7, #176]
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 899              		.loc 1 328 47
 900 0152 1B68     		ldr	r3, [r3]
 901 0154 C7F89430 		str	r3, [r7, #148]
 902              	.LBB282:
 903              	.LBB283:
 904              		.loc 2 498 10
 905 0158 D7F89430 		ldr	r3, [r7, #148]
 906 015c 1BBA     		rev	r3, r3
 907              	.LBE283:
 908              	.LBE282:
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 909              		.loc 1 328 45
 910 015e FB63     		str	r3, [r7, #60]
 329:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 911              		.loc 1 329 12
 912 0160 D7F8B030 		ldr	r3, [r7, #176]
 913 0164 0433     		adds	r3, r3, #4
 914 0166 C7F8B030 		str	r3, [r7, #176]
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 915              		.loc 1 330 54
 916 016a D7F8B030 		ldr	r3, [r7, #176]
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 917              		.loc 1 330 47
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 34


 918 016e 1B68     		ldr	r3, [r3]
 919 0170 C7F89830 		str	r3, [r7, #152]
 920              	.LBB284:
 921              	.LBB285:
 922              		.loc 2 498 10
 923 0174 D7F89830 		ldr	r3, [r7, #152]
 924 0178 1BBA     		rev	r3, r3
 925              	.LBE285:
 926              	.LBE284:
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 927              		.loc 1 330 45
 928 017a 3B64     		str	r3, [r7, #64]
 331:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 929              		.loc 1 331 5
 930 017c 61E0     		b	.L50
 931              	.L42:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 932              		.loc 1 333 42
 933 017e 4FF40073 		mov	r3, #512
 934 0182 3B65     		str	r3, [r7, #80]
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 935              		.loc 1 334 54
 936 0184 D7F8B030 		ldr	r3, [r7, #176]
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 937              		.loc 1 334 47
 938 0188 1B68     		ldr	r3, [r3]
 939 018a 7B66     		str	r3, [r7, #100]
 940              	.LBB286:
 941              	.LBB287:
 942              		.loc 2 498 10
 943 018c 7B6E     		ldr	r3, [r7, #100]
 944 018e 1BBA     		rev	r3, r3
 945              	.LBE287:
 946              	.LBE286:
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 947              		.loc 1 334 45
 948 0190 7B62     		str	r3, [r7, #36]
 335:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 949              		.loc 1 335 12
 950 0192 D7F8B030 		ldr	r3, [r7, #176]
 951 0196 0433     		adds	r3, r3, #4
 952 0198 C7F8B030 		str	r3, [r7, #176]
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 953              		.loc 1 336 54
 954 019c D7F8B030 		ldr	r3, [r7, #176]
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 955              		.loc 1 336 47
 956 01a0 1B68     		ldr	r3, [r3]
 957 01a2 BB66     		str	r3, [r7, #104]
 958              	.LBB288:
 959              	.LBB289:
 960              		.loc 2 498 10
 961 01a4 BB6E     		ldr	r3, [r7, #104]
 962 01a6 1BBA     		rev	r3, r3
 963              	.LBE289:
 964              	.LBE288:
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 35


 965              		.loc 1 336 45
 966 01a8 BB62     		str	r3, [r7, #40]
 337:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 967              		.loc 1 337 12
 968 01aa D7F8B030 		ldr	r3, [r7, #176]
 969 01ae 0433     		adds	r3, r3, #4
 970 01b0 C7F8B030 		str	r3, [r7, #176]
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 971              		.loc 1 338 54
 972 01b4 D7F8B030 		ldr	r3, [r7, #176]
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 973              		.loc 1 338 47
 974 01b8 1B68     		ldr	r3, [r3]
 975 01ba FB66     		str	r3, [r7, #108]
 976              	.LBB290:
 977              	.LBB291:
 978              		.loc 2 498 10
 979 01bc FB6E     		ldr	r3, [r7, #108]
 980 01be 1BBA     		rev	r3, r3
 981              	.LBE291:
 982              	.LBE290:
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 983              		.loc 1 338 45
 984 01c0 FB62     		str	r3, [r7, #44]
 339:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 985              		.loc 1 339 12
 986 01c2 D7F8B030 		ldr	r3, [r7, #176]
 987 01c6 0433     		adds	r3, r3, #4
 988 01c8 C7F8B030 		str	r3, [r7, #176]
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 989              		.loc 1 340 54
 990 01cc D7F8B030 		ldr	r3, [r7, #176]
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 991              		.loc 1 340 47
 992 01d0 1B68     		ldr	r3, [r3]
 993 01d2 3B67     		str	r3, [r7, #112]
 994              	.LBB292:
 995              	.LBB293:
 996              		.loc 2 498 10
 997 01d4 3B6F     		ldr	r3, [r7, #112]
 998 01d6 1BBA     		rev	r3, r3
 999              	.LBE293:
 1000              	.LBE292:
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1001              		.loc 1 340 45
 1002 01d8 3B63     		str	r3, [r7, #48]
 341:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1003              		.loc 1 341 12
 1004 01da D7F8B030 		ldr	r3, [r7, #176]
 1005 01de 0433     		adds	r3, r3, #4
 1006 01e0 C7F8B030 		str	r3, [r7, #176]
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1007              		.loc 1 342 54
 1008 01e4 D7F8B030 		ldr	r3, [r7, #176]
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1009              		.loc 1 342 47
 1010 01e8 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 36


 1011 01ea 7B67     		str	r3, [r7, #116]
 1012              	.LBB294:
 1013              	.LBB295:
 1014              		.loc 2 498 10
 1015 01ec 7B6F     		ldr	r3, [r7, #116]
 1016 01ee 1BBA     		rev	r3, r3
 1017              	.LBE295:
 1018              	.LBE294:
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1019              		.loc 1 342 45
 1020 01f0 7B63     		str	r3, [r7, #52]
 343:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1021              		.loc 1 343 12
 1022 01f2 D7F8B030 		ldr	r3, [r7, #176]
 1023 01f6 0433     		adds	r3, r3, #4
 1024 01f8 C7F8B030 		str	r3, [r7, #176]
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1025              		.loc 1 344 54
 1026 01fc D7F8B030 		ldr	r3, [r7, #176]
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1027              		.loc 1 344 47
 1028 0200 1B68     		ldr	r3, [r3]
 1029 0202 BB67     		str	r3, [r7, #120]
 1030              	.LBB296:
 1031              	.LBB297:
 1032              		.loc 2 498 10
 1033 0204 BB6F     		ldr	r3, [r7, #120]
 1034 0206 1BBA     		rev	r3, r3
 1035              	.LBE297:
 1036              	.LBE296:
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1037              		.loc 1 344 45
 1038 0208 BB63     		str	r3, [r7, #56]
 345:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1039              		.loc 1 345 12
 1040 020a D7F8B030 		ldr	r3, [r7, #176]
 1041 020e 0433     		adds	r3, r3, #4
 1042 0210 C7F8B030 		str	r3, [r7, #176]
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1043              		.loc 1 346 54
 1044 0214 D7F8B030 		ldr	r3, [r7, #176]
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1045              		.loc 1 346 47
 1046 0218 1B68     		ldr	r3, [r3]
 1047 021a FB67     		str	r3, [r7, #124]
 1048              	.LBB298:
 1049              	.LBB299:
 1050              		.loc 2 498 10
 1051 021c FB6F     		ldr	r3, [r7, #124]
 1052 021e 1BBA     		rev	r3, r3
 1053              	.LBE299:
 1054              	.LBE298:
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1055              		.loc 1 346 45
 1056 0220 FB63     		str	r3, [r7, #60]
 347:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1057              		.loc 1 347 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 37


 1058 0222 D7F8B030 		ldr	r3, [r7, #176]
 1059 0226 0433     		adds	r3, r3, #4
 1060 0228 C7F8B030 		str	r3, [r7, #176]
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1061              		.loc 1 348 54
 1062 022c D7F8B030 		ldr	r3, [r7, #176]
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1063              		.loc 1 348 47
 1064 0230 1B68     		ldr	r3, [r3]
 1065 0232 C7F88030 		str	r3, [r7, #128]
 1066              	.LBB300:
 1067              	.LBB301:
 1068              		.loc 2 498 10
 1069 0236 D7F88030 		ldr	r3, [r7, #128]
 1070 023a 1BBA     		rev	r3, r3
 1071              	.LBE301:
 1072              	.LBE300:
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1073              		.loc 1 348 45
 1074 023c 3B64     		str	r3, [r7, #64]
 349:./Library/stm32f4xx_cryp_aes.c ****     default:
 1075              		.loc 1 349 5
 1076 023e 00E0     		b	.L50
 1077              	.L84:
 1078              		.loc 1 351 5
 1079 0240 00BF     		nop
 1080              	.L50:
 352:./Library/stm32f4xx_cryp_aes.c ****   }
 353:./Library/stm32f4xx_cryp_aes.c **** 
 354:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 355:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1081              		.loc 1 355 50
 1082 0242 D7F8AC30 		ldr	r3, [r7, #172]
 1083              		.loc 1 355 43
 1084 0246 1B68     		ldr	r3, [r3]
 1085 0248 7B65     		str	r3, [r7, #84]
 1086              	.LBB302:
 1087              	.LBB303:
 1088              		.loc 2 498 10
 1089 024a 7B6D     		ldr	r3, [r7, #84]
 1090 024c 1BBA     		rev	r3, r3
 1091              	.LBE303:
 1092              	.LBE302:
 1093              		.loc 1 355 41
 1094 024e 7B61     		str	r3, [r7, #20]
 356:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1095              		.loc 1 356 9
 1096 0250 D7F8AC30 		ldr	r3, [r7, #172]
 1097 0254 0433     		adds	r3, r3, #4
 1098 0256 C7F8AC30 		str	r3, [r7, #172]
 357:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1099              		.loc 1 357 50
 1100 025a D7F8AC30 		ldr	r3, [r7, #172]
 1101              		.loc 1 357 43
 1102 025e 1B68     		ldr	r3, [r3]
 1103 0260 BB65     		str	r3, [r7, #88]
 1104              	.LBB304:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 38


 1105              	.LBB305:
 1106              		.loc 2 498 10
 1107 0262 BB6D     		ldr	r3, [r7, #88]
 1108 0264 1BBA     		rev	r3, r3
 1109              	.LBE305:
 1110              	.LBE304:
 1111              		.loc 1 357 41
 1112 0266 BB61     		str	r3, [r7, #24]
 358:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1113              		.loc 1 358 9
 1114 0268 D7F8AC30 		ldr	r3, [r7, #172]
 1115 026c 0433     		adds	r3, r3, #4
 1116 026e C7F8AC30 		str	r3, [r7, #172]
 359:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1117              		.loc 1 359 50
 1118 0272 D7F8AC30 		ldr	r3, [r7, #172]
 1119              		.loc 1 359 43
 1120 0276 1B68     		ldr	r3, [r3]
 1121 0278 FB65     		str	r3, [r7, #92]
 1122              	.LBB306:
 1123              	.LBB307:
 1124              		.loc 2 498 10
 1125 027a FB6D     		ldr	r3, [r7, #92]
 1126 027c 1BBA     		rev	r3, r3
 1127              	.LBE307:
 1128              	.LBE306:
 1129              		.loc 1 359 41
 1130 027e FB61     		str	r3, [r7, #28]
 360:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1131              		.loc 1 360 9
 1132 0280 D7F8AC30 		ldr	r3, [r7, #172]
 1133 0284 0433     		adds	r3, r3, #4
 1134 0286 C7F8AC30 		str	r3, [r7, #172]
 361:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1135              		.loc 1 361 50
 1136 028a D7F8AC30 		ldr	r3, [r7, #172]
 1137              		.loc 1 361 43
 1138 028e 1B68     		ldr	r3, [r3]
 1139 0290 3B66     		str	r3, [r7, #96]
 1140              	.LBB308:
 1141              	.LBB309:
 1142              		.loc 2 498 10
 1143 0292 3B6E     		ldr	r3, [r7, #96]
 1144 0294 1BBA     		rev	r3, r3
 1145              	.LBE309:
 1146              	.LBE308:
 1147              		.loc 1 361 41
 1148 0296 3B62     		str	r3, [r7, #32]
 362:./Library/stm32f4xx_cryp_aes.c **** 
 363:./Library/stm32f4xx_cryp_aes.c **** 
 364:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 365:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1149              		.loc 1 365 5
 1150 0298 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1151 029a 002B     		cmp	r3, #0
 1152 029c 30D1     		bne	.L69
 366:./Library/stm32f4xx_cryp_aes.c ****   {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 39


 367:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 368:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 1153              		.loc 1 368 5
 1154 029e FFF7FEFF 		bl	CRYP_FIFOFlush
 369:./Library/stm32f4xx_cryp_aes.c **** 
 370:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 371:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1155              		.loc 1 371 41
 1156 02a2 0423     		movs	r3, #4
 1157 02a4 7B64     		str	r3, [r7, #68]
 372:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 1158              		.loc 1 372 42
 1159 02a6 3823     		movs	r3, #56
 1160 02a8 BB64     		str	r3, [r7, #72]
 373:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 1161              		.loc 1 373 42
 1162 02aa 0023     		movs	r3, #0
 1163 02ac FB64     		str	r3, [r7, #76]
 374:./Library/stm32f4xx_cryp_aes.c **** 
 375:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 1164              		.loc 1 375 5
 1165 02ae 07F14403 		add	r3, r7, #68
 1166 02b2 1846     		mov	r0, r3
 1167 02b4 FFF7FEFF 		bl	CRYP_Init
 376:./Library/stm32f4xx_cryp_aes.c **** 
 377:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 378:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1168              		.loc 1 378 5
 1169 02b8 07F12403 		add	r3, r7, #36
 1170 02bc 1846     		mov	r0, r3
 1171 02be FFF7FEFF 		bl	CRYP_KeyInit
 379:./Library/stm32f4xx_cryp_aes.c **** 
 380:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 381:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 1172              		.loc 1 381 5
 1173 02c2 0120     		movs	r0, #1
 1174 02c4 FFF7FEFF 		bl	CRYP_Cmd
 1175              	.L71:
 382:./Library/stm32f4xx_cryp_aes.c **** 
 383:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 384:./Library/stm32f4xx_cryp_aes.c ****     do
 385:./Library/stm32f4xx_cryp_aes.c ****     {
 386:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 1176              		.loc 1 386 20 discriminator 2
 1177 02c8 1020     		movs	r0, #16
 1178 02ca FFF7FEFF 		bl	CRYP_GetFlagStatus
 1179 02ce 0346     		mov	r3, r0
 1180              		.loc 1 386 18 discriminator 2
 1181 02d0 C7F8B430 		str	r3, [r7, #180]
 387:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1182              		.loc 1 387 14 discriminator 2
 1183 02d4 3B69     		ldr	r3, [r7, #16]
 1184 02d6 0133     		adds	r3, r3, #1
 1185 02d8 3B61     		str	r3, [r7, #16]
 388:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1186              		.loc 1 388 22 discriminator 2
 1187 02da 3B69     		ldr	r3, [r7, #16]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 40


 1188              		.loc 1 388 5 discriminator 2
 1189 02dc B3F5803F 		cmp	r3, #65536
 1190 02e0 03D0     		beq	.L70
 1191              		.loc 1 388 42 discriminator 1
 1192 02e2 D7F8B430 		ldr	r3, [r7, #180]
 1193 02e6 002B     		cmp	r3, #0
 1194 02e8 EED1     		bne	.L71
 1195              	.L70:
 389:./Library/stm32f4xx_cryp_aes.c **** 
 390:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1196              		.loc 1 390 8
 1197 02ea D7F8B430 		ldr	r3, [r7, #180]
 1198 02ee 002B     		cmp	r3, #0
 1199 02f0 03D0     		beq	.L72
 391:./Library/stm32f4xx_cryp_aes.c ****    {
 392:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1200              		.loc 1 392 15
 1201 02f2 0023     		movs	r3, #0
 1202 02f4 87F8C730 		strb	r3, [r7, #199]
 1203 02f8 09E0     		b	.L73
 1204              	.L72:
 393:./Library/stm32f4xx_cryp_aes.c ****     }
 394:./Library/stm32f4xx_cryp_aes.c ****     else
 395:./Library/stm32f4xx_cryp_aes.c ****     {
 396:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 397:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1205              		.loc 1 397 43
 1206 02fa 0423     		movs	r3, #4
 1207 02fc 7B64     		str	r3, [r7, #68]
 1208 02fe 06E0     		b	.L73
 1209              	.L69:
 398:./Library/stm32f4xx_cryp_aes.c ****     }
 399:./Library/stm32f4xx_cryp_aes.c ****   }
 400:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 401:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 402:./Library/stm32f4xx_cryp_aes.c ****   {
 403:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1210              		.loc 1 403 5
 1211 0300 07F12403 		add	r3, r7, #36
 1212 0304 1846     		mov	r0, r3
 1213 0306 FFF7FEFF 		bl	CRYP_KeyInit
 404:./Library/stm32f4xx_cryp_aes.c **** 
 405:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 406:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1214              		.loc 1 406 42
 1215 030a 0023     		movs	r3, #0
 1216 030c 7B64     		str	r3, [r7, #68]
 1217              	.L73:
 407:./Library/stm32f4xx_cryp_aes.c ****   }
 408:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1218              		.loc 1 408 40
 1219 030e 2823     		movs	r3, #40
 1220 0310 BB64     		str	r3, [r7, #72]
 409:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1221              		.loc 1 409 40
 1222 0312 8023     		movs	r3, #128
 1223 0314 FB64     		str	r3, [r7, #76]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 41


 410:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1224              		.loc 1 410 3
 1225 0316 07F14403 		add	r3, r7, #68
 1226 031a 1846     		mov	r0, r3
 1227 031c FFF7FEFF 		bl	CRYP_Init
 411:./Library/stm32f4xx_cryp_aes.c **** 
 412:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 413:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1228              		.loc 1 413 3
 1229 0320 07F11403 		add	r3, r7, #20
 1230 0324 1846     		mov	r0, r3
 1231 0326 FFF7FEFF 		bl	CRYP_IVInit
 414:./Library/stm32f4xx_cryp_aes.c **** 
 415:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 416:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1232              		.loc 1 416 3
 1233 032a FFF7FEFF 		bl	CRYP_FIFOFlush
 417:./Library/stm32f4xx_cryp_aes.c **** 
 418:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 419:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1234              		.loc 1 419 3
 1235 032e 0120     		movs	r0, #1
 1236 0330 FFF7FEFF 		bl	CRYP_Cmd
 420:./Library/stm32f4xx_cryp_aes.c **** 
 421:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1237              		.loc 1 421 6
 1238 0334 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1239 0338 0346     		mov	r3, r0
 1240              		.loc 1 421 5
 1241 033a 002B     		cmp	r3, #0
 1242 033c 01D1     		bne	.L74
 422:./Library/stm32f4xx_cryp_aes.c ****   {
 423:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 424:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 425:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 1243              		.loc 1 425 11
 1244 033e 0023     		movs	r3, #0
 1245 0340 8BE0     		b	.L83
 1246              	.L74:
 426:./Library/stm32f4xx_cryp_aes.c ****   }
 427:./Library/stm32f4xx_cryp_aes.c ****   
 428:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1247              		.loc 1 428 8
 1248 0342 0023     		movs	r3, #0
 1249 0344 C7F8B830 		str	r3, [r7, #184]
 1250              		.loc 1 428 3
 1251 0348 77E0     		b	.L76
 1252              	.L82:
 429:./Library/stm32f4xx_cryp_aes.c ****   {
 430:./Library/stm32f4xx_cryp_aes.c **** 
 431:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 432:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1253              		.loc 1 432 18
 1254 034a D7F8C030 		ldr	r3, [r7, #192]
 1255              		.loc 1 432 5
 1256 034e 1B68     		ldr	r3, [r3]
 1257 0350 1846     		mov	r0, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 42


 1258 0352 FFF7FEFF 		bl	CRYP_DataIn
 433:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1259              		.loc 1 433 14
 1260 0356 D7F8C030 		ldr	r3, [r7, #192]
 1261 035a 0433     		adds	r3, r3, #4
 1262 035c C7F8C030 		str	r3, [r7, #192]
 434:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1263              		.loc 1 434 18
 1264 0360 D7F8C030 		ldr	r3, [r7, #192]
 1265              		.loc 1 434 5
 1266 0364 1B68     		ldr	r3, [r3]
 1267 0366 1846     		mov	r0, r3
 1268 0368 FFF7FEFF 		bl	CRYP_DataIn
 435:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1269              		.loc 1 435 14
 1270 036c D7F8C030 		ldr	r3, [r7, #192]
 1271 0370 0433     		adds	r3, r3, #4
 1272 0372 C7F8C030 		str	r3, [r7, #192]
 436:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1273              		.loc 1 436 18
 1274 0376 D7F8C030 		ldr	r3, [r7, #192]
 1275              		.loc 1 436 5
 1276 037a 1B68     		ldr	r3, [r3]
 1277 037c 1846     		mov	r0, r3
 1278 037e FFF7FEFF 		bl	CRYP_DataIn
 437:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1279              		.loc 1 437 14
 1280 0382 D7F8C030 		ldr	r3, [r7, #192]
 1281 0386 0433     		adds	r3, r3, #4
 1282 0388 C7F8C030 		str	r3, [r7, #192]
 438:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1283              		.loc 1 438 18
 1284 038c D7F8C030 		ldr	r3, [r7, #192]
 1285              		.loc 1 438 5
 1286 0390 1B68     		ldr	r3, [r3]
 1287 0392 1846     		mov	r0, r3
 1288 0394 FFF7FEFF 		bl	CRYP_DataIn
 439:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1289              		.loc 1 439 14
 1290 0398 D7F8C030 		ldr	r3, [r7, #192]
 1291 039c 0433     		adds	r3, r3, #4
 1292 039e C7F8C030 		str	r3, [r7, #192]
 440:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 441:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 1293              		.loc 1 441 13
 1294 03a2 0023     		movs	r3, #0
 1295 03a4 3B61     		str	r3, [r7, #16]
 1296              	.L78:
 442:./Library/stm32f4xx_cryp_aes.c ****     do
 443:./Library/stm32f4xx_cryp_aes.c ****     {
 444:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 1297              		.loc 1 444 20 discriminator 2
 1298 03a6 1020     		movs	r0, #16
 1299 03a8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1300 03ac 0346     		mov	r3, r0
 1301              		.loc 1 444 18 discriminator 2
 1302 03ae C7F8B430 		str	r3, [r7, #180]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 43


 445:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1303              		.loc 1 445 14 discriminator 2
 1304 03b2 3B69     		ldr	r3, [r7, #16]
 1305 03b4 0133     		adds	r3, r3, #1
 1306 03b6 3B61     		str	r3, [r7, #16]
 446:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1307              		.loc 1 446 22 discriminator 2
 1308 03b8 3B69     		ldr	r3, [r7, #16]
 1309              		.loc 1 446 5 discriminator 2
 1310 03ba B3F5803F 		cmp	r3, #65536
 1311 03be 03D0     		beq	.L77
 1312              		.loc 1 446 42 discriminator 1
 1313 03c0 D7F8B430 		ldr	r3, [r7, #180]
 1314 03c4 002B     		cmp	r3, #0
 1315 03c6 EED1     		bne	.L78
 1316              	.L77:
 447:./Library/stm32f4xx_cryp_aes.c **** 
 448:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1317              		.loc 1 448 8
 1318 03c8 D7F8B430 		ldr	r3, [r7, #180]
 1319 03cc 002B     		cmp	r3, #0
 1320 03ce 03D0     		beq	.L79
 449:./Library/stm32f4xx_cryp_aes.c ****    {
 450:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1321              		.loc 1 450 15
 1322 03d0 0023     		movs	r3, #0
 1323 03d2 87F8C730 		strb	r3, [r7, #199]
 1324 03d6 2BE0     		b	.L80
 1325              	.L79:
 451:./Library/stm32f4xx_cryp_aes.c ****     }
 452:./Library/stm32f4xx_cryp_aes.c ****     else
 453:./Library/stm32f4xx_cryp_aes.c ****     {
 454:./Library/stm32f4xx_cryp_aes.c **** 
 455:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 456:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1326              		.loc 1 456 8
 1327 03d8 D7F8BC40 		ldr	r4, [r7, #188]
 1328              		.loc 1 456 34
 1329 03dc FFF7FEFF 		bl	CRYP_DataOut
 1330 03e0 0346     		mov	r3, r0
 1331              		.loc 1 456 32
 1332 03e2 2360     		str	r3, [r4]
 457:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1333              		.loc 1 457 17
 1334 03e4 D7F8BC30 		ldr	r3, [r7, #188]
 1335 03e8 0433     		adds	r3, r3, #4
 1336 03ea C7F8BC30 		str	r3, [r7, #188]
 458:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1337              		.loc 1 458 8
 1338 03ee D7F8BC40 		ldr	r4, [r7, #188]
 1339              		.loc 1 458 34
 1340 03f2 FFF7FEFF 		bl	CRYP_DataOut
 1341 03f6 0346     		mov	r3, r0
 1342              		.loc 1 458 32
 1343 03f8 2360     		str	r3, [r4]
 459:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1344              		.loc 1 459 17
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 44


 1345 03fa D7F8BC30 		ldr	r3, [r7, #188]
 1346 03fe 0433     		adds	r3, r3, #4
 1347 0400 C7F8BC30 		str	r3, [r7, #188]
 460:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1348              		.loc 1 460 8
 1349 0404 D7F8BC40 		ldr	r4, [r7, #188]
 1350              		.loc 1 460 34
 1351 0408 FFF7FEFF 		bl	CRYP_DataOut
 1352 040c 0346     		mov	r3, r0
 1353              		.loc 1 460 32
 1354 040e 2360     		str	r3, [r4]
 461:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1355              		.loc 1 461 17
 1356 0410 D7F8BC30 		ldr	r3, [r7, #188]
 1357 0414 0433     		adds	r3, r3, #4
 1358 0416 C7F8BC30 		str	r3, [r7, #188]
 462:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1359              		.loc 1 462 8
 1360 041a D7F8BC40 		ldr	r4, [r7, #188]
 1361              		.loc 1 462 34
 1362 041e FFF7FEFF 		bl	CRYP_DataOut
 1363 0422 0346     		mov	r3, r0
 1364              		.loc 1 462 32
 1365 0424 2360     		str	r3, [r4]
 463:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1366              		.loc 1 463 17
 1367 0426 D7F8BC30 		ldr	r3, [r7, #188]
 1368 042a 0433     		adds	r3, r3, #4
 1369 042c C7F8BC30 		str	r3, [r7, #188]
 1370              	.L80:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1371              		.loc 1 428 49 discriminator 2
 1372 0430 D7F8B830 		ldr	r3, [r7, #184]
 1373 0434 1033     		adds	r3, r3, #16
 1374 0436 C7F8B830 		str	r3, [r7, #184]
 1375              	.L76:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1376              		.loc 1 428 3 discriminator 1
 1377 043a D7F8B820 		ldr	r2, [r7, #184]
 1378 043e D7F8DC30 		ldr	r3, [r7, #220]
 1379 0442 9A42     		cmp	r2, r3
 1380 0444 04D2     		bcs	.L81
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1381              		.loc 1 428 25 discriminator 3
 1382 0446 97F8C730 		ldrb	r3, [r7, #199]	@ zero_extendqisi2
 1383 044a 002B     		cmp	r3, #0
 1384 044c 7FF47DAF 		bne	.L82
 1385              	.L81:
 464:./Library/stm32f4xx_cryp_aes.c ****     }
 465:./Library/stm32f4xx_cryp_aes.c ****   }
 466:./Library/stm32f4xx_cryp_aes.c **** 
 467:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 468:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1386              		.loc 1 468 3
 1387 0450 0020     		movs	r0, #0
 1388 0452 FFF7FEFF 		bl	CRYP_Cmd
 469:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 45


 470:./Library/stm32f4xx_cryp_aes.c ****   return status;
 1389              		.loc 1 470 10
 1390 0456 97F8C730 		ldrb	r3, [r7, #199]	@ zero_extendqisi2
 1391              	.L83:
 471:./Library/stm32f4xx_cryp_aes.c **** }
 1392              		.loc 1 471 1 discriminator 1
 1393 045a 1846     		mov	r0, r3
 1394 045c CC37     		adds	r7, r7, #204
 1395              	.LCFI8:
 1396              		.cfi_def_cfa_offset 12
 1397 045e BD46     		mov	sp, r7
 1398              	.LCFI9:
 1399              		.cfi_def_cfa_register 13
 1400              		@ sp needed
 1401 0460 90BD     		pop	{r4, r7, pc}
 1402              		.cfi_endproc
 1403              	.LFE124:
 1405              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1406              		.align	1
 1407              		.global	CRYP_AES_CTR
 1408              		.syntax unified
 1409              		.thumb
 1410              		.thumb_func
 1412              	CRYP_AES_CTR:
 1413              	.LFB125:
 472:./Library/stm32f4xx_cryp_aes.c **** 
 473:./Library/stm32f4xx_cryp_aes.c **** /**
 474:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 475:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 476:./Library/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 477:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 478:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 479:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 480:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 481:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 482:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 483:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 484:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 485:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 486:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 487:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 488:./Library/stm32f4xx_cryp_aes.c ****   */
 489:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 490:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 491:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 492:./Library/stm32f4xx_cryp_aes.c **** {
 1414              		.loc 1 492 1
 1415              		.cfi_startproc
 1416              		@ args = 12, pretend = 0, frame = 200
 1417              		@ frame_needed = 1, uses_anonymous_args = 0
 1418 0000 90B5     		push	{r4, r7, lr}
 1419              	.LCFI10:
 1420              		.cfi_def_cfa_offset 12
 1421              		.cfi_offset 4, -12
 1422              		.cfi_offset 7, -8
 1423              		.cfi_offset 14, -4
 1424 0002 B3B0     		sub	sp, sp, #204
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 46


 1425              	.LCFI11:
 1426              		.cfi_def_cfa_offset 216
 1427 0004 00AF     		add	r7, sp, #0
 1428              	.LCFI12:
 1429              		.cfi_def_cfa_register 7
 1430 0006 B960     		str	r1, [r7, #8]
 1431 0008 7A60     		str	r2, [r7, #4]
 1432 000a 1A46     		mov	r2, r3
 1433 000c 0346     		mov	r3, r0
 1434 000e FB73     		strb	r3, [r7, #15]
 1435 0010 1346     		mov	r3, r2	@ movhi
 1436 0012 BB81     		strh	r3, [r7, #12]	@ movhi
 493:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 494:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 495:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 496:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1437              		.loc 1 496 17
 1438 0014 0023     		movs	r3, #0
 1439 0016 3B61     		str	r3, [r7, #16]
 497:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1440              		.loc 1 497 12
 1441 0018 0023     		movs	r3, #0
 1442 001a C7F8B430 		str	r3, [r7, #180]
 498:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1443              		.loc 1 498 15
 1444 001e 0123     		movs	r3, #1
 1445 0020 87F8C730 		strb	r3, [r7, #199]
 499:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1446              		.loc 1 499 12
 1447 0024 7B68     		ldr	r3, [r7, #4]
 1448 0026 C7F8B030 		str	r3, [r7, #176]
 500:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1449              		.loc 1 500 12
 1450 002a D7F8D830 		ldr	r3, [r7, #216]
 1451 002e C7F8C030 		str	r3, [r7, #192]
 501:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1452              		.loc 1 501 12
 1453 0032 D7F8E030 		ldr	r3, [r7, #224]
 1454 0036 C7F8BC30 		str	r3, [r7, #188]
 502:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1455              		.loc 1 502 12
 1456 003a BB68     		ldr	r3, [r7, #8]
 1457 003c C7F8AC30 		str	r3, [r7, #172]
 503:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1458              		.loc 1 503 12
 1459 0040 0023     		movs	r3, #0
 1460 0042 C7F8B830 		str	r3, [r7, #184]
 504:./Library/stm32f4xx_cryp_aes.c **** 
 505:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 506:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1461              		.loc 1 506 3
 1462 0046 07F12403 		add	r3, r7, #36
 1463 004a 1846     		mov	r0, r3
 1464 004c FFF7FEFF 		bl	CRYP_KeyStructInit
 507:./Library/stm32f4xx_cryp_aes.c **** 
 508:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1465              		.loc 1 508 3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 47


 1466 0050 BB89     		ldrh	r3, [r7, #12]
 1467 0052 B3F5807F 		cmp	r3, #256
 1468 0056 00F09280 		beq	.L86
 1469 005a B3F5807F 		cmp	r3, #256
 1470 005e 00F3EF80 		bgt	.L125
 1471 0062 802B     		cmp	r3, #128
 1472 0064 02D0     		beq	.L88
 1473 0066 C02B     		cmp	r3, #192
 1474 0068 36D0     		beq	.L89
 509:./Library/stm32f4xx_cryp_aes.c ****   {
 510:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 512:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 513:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 514:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 515:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 517:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 519:./Library/stm32f4xx_cryp_aes.c ****     break;
 520:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 522:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 523:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 525:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 526:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 527:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 528:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 529:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 531:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 533:./Library/stm32f4xx_cryp_aes.c ****     break;
 534:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 536:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 537:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 539:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 541:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 543:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 544:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 545:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 546:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 547:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 548:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 549:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 550:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 551:./Library/stm32f4xx_cryp_aes.c ****     break;
 552:./Library/stm32f4xx_cryp_aes.c ****     default:
 553:./Library/stm32f4xx_cryp_aes.c ****     break;
 1475              		.loc 1 553 5
 1476 006a E9E0     		b	.L125
 1477              	.L88:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 48


 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1478              		.loc 1 511 41
 1479 006c 0023     		movs	r3, #0
 1480 006e 3B65     		str	r3, [r7, #80]
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1481              		.loc 1 512 54
 1482 0070 D7F8B030 		ldr	r3, [r7, #176]
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1483              		.loc 1 512 47
 1484 0074 1B68     		ldr	r3, [r3]
 1485 0076 C7F89C30 		str	r3, [r7, #156]
 1486              	.LBB310:
 1487              	.LBB311:
 1488              		.loc 2 498 10
 1489 007a D7F89C30 		ldr	r3, [r7, #156]
 1490 007e 1BBA     		rev	r3, r3
 1491              	.LBE311:
 1492              	.LBE310:
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1493              		.loc 1 512 45
 1494 0080 7B63     		str	r3, [r7, #52]
 513:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1495              		.loc 1 513 12
 1496 0082 D7F8B030 		ldr	r3, [r7, #176]
 1497 0086 0433     		adds	r3, r3, #4
 1498 0088 C7F8B030 		str	r3, [r7, #176]
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1499              		.loc 1 514 54
 1500 008c D7F8B030 		ldr	r3, [r7, #176]
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1501              		.loc 1 514 47
 1502 0090 1B68     		ldr	r3, [r3]
 1503 0092 C7F8A030 		str	r3, [r7, #160]
 1504              	.LBB312:
 1505              	.LBB313:
 1506              		.loc 2 498 10
 1507 0096 D7F8A030 		ldr	r3, [r7, #160]
 1508 009a 1BBA     		rev	r3, r3
 1509              	.LBE313:
 1510              	.LBE312:
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1511              		.loc 1 514 45
 1512 009c BB63     		str	r3, [r7, #56]
 515:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1513              		.loc 1 515 12
 1514 009e D7F8B030 		ldr	r3, [r7, #176]
 1515 00a2 0433     		adds	r3, r3, #4
 1516 00a4 C7F8B030 		str	r3, [r7, #176]
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1517              		.loc 1 516 54
 1518 00a8 D7F8B030 		ldr	r3, [r7, #176]
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1519              		.loc 1 516 47
 1520 00ac 1B68     		ldr	r3, [r3]
 1521 00ae C7F8A430 		str	r3, [r7, #164]
 1522              	.LBB314:
 1523              	.LBB315:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 49


 1524              		.loc 2 498 10
 1525 00b2 D7F8A430 		ldr	r3, [r7, #164]
 1526 00b6 1BBA     		rev	r3, r3
 1527              	.LBE315:
 1528              	.LBE314:
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1529              		.loc 1 516 45
 1530 00b8 FB63     		str	r3, [r7, #60]
 517:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1531              		.loc 1 517 12
 1532 00ba D7F8B030 		ldr	r3, [r7, #176]
 1533 00be 0433     		adds	r3, r3, #4
 1534 00c0 C7F8B030 		str	r3, [r7, #176]
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1535              		.loc 1 518 54
 1536 00c4 D7F8B030 		ldr	r3, [r7, #176]
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1537              		.loc 1 518 47
 1538 00c8 1B68     		ldr	r3, [r3]
 1539 00ca C7F8A830 		str	r3, [r7, #168]
 1540              	.LBB316:
 1541              	.LBB317:
 1542              		.loc 2 498 10
 1543 00ce D7F8A830 		ldr	r3, [r7, #168]
 1544 00d2 1BBA     		rev	r3, r3
 1545              	.LBE317:
 1546              	.LBE316:
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1547              		.loc 1 518 45
 1548 00d4 3B64     		str	r3, [r7, #64]
 519:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 1549              		.loc 1 519 5
 1550 00d6 B4E0     		b	.L94
 1551              	.L89:
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1552              		.loc 1 521 42
 1553 00d8 4FF48073 		mov	r3, #256
 1554 00dc 3B65     		str	r3, [r7, #80]
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1555              		.loc 1 522 54
 1556 00de D7F8B030 		ldr	r3, [r7, #176]
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1557              		.loc 1 522 47
 1558 00e2 1B68     		ldr	r3, [r3]
 1559 00e4 C7F88430 		str	r3, [r7, #132]
 1560              	.LBB318:
 1561              	.LBB319:
 1562              		.loc 2 498 10
 1563 00e8 D7F88430 		ldr	r3, [r7, #132]
 1564 00ec 1BBA     		rev	r3, r3
 1565              	.LBE319:
 1566              	.LBE318:
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1567              		.loc 1 522 45
 1568 00ee FB62     		str	r3, [r7, #44]
 523:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1569              		.loc 1 523 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 50


 1570 00f0 D7F8B030 		ldr	r3, [r7, #176]
 1571 00f4 0433     		adds	r3, r3, #4
 1572 00f6 C7F8B030 		str	r3, [r7, #176]
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1573              		.loc 1 524 54
 1574 00fa D7F8B030 		ldr	r3, [r7, #176]
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1575              		.loc 1 524 47
 1576 00fe 1B68     		ldr	r3, [r3]
 1577 0100 C7F88830 		str	r3, [r7, #136]
 1578              	.LBB320:
 1579              	.LBB321:
 1580              		.loc 2 498 10
 1581 0104 D7F88830 		ldr	r3, [r7, #136]
 1582 0108 1BBA     		rev	r3, r3
 1583              	.LBE321:
 1584              	.LBE320:
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1585              		.loc 1 524 45
 1586 010a 3B63     		str	r3, [r7, #48]
 525:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1587              		.loc 1 525 12
 1588 010c D7F8B030 		ldr	r3, [r7, #176]
 1589 0110 0433     		adds	r3, r3, #4
 1590 0112 C7F8B030 		str	r3, [r7, #176]
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1591              		.loc 1 526 54
 1592 0116 D7F8B030 		ldr	r3, [r7, #176]
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1593              		.loc 1 526 47
 1594 011a 1B68     		ldr	r3, [r3]
 1595 011c C7F88C30 		str	r3, [r7, #140]
 1596              	.LBB322:
 1597              	.LBB323:
 1598              		.loc 2 498 10
 1599 0120 D7F88C30 		ldr	r3, [r7, #140]
 1600 0124 1BBA     		rev	r3, r3
 1601              	.LBE323:
 1602              	.LBE322:
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1603              		.loc 1 526 45
 1604 0126 7B63     		str	r3, [r7, #52]
 527:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1605              		.loc 1 527 12
 1606 0128 D7F8B030 		ldr	r3, [r7, #176]
 1607 012c 0433     		adds	r3, r3, #4
 1608 012e C7F8B030 		str	r3, [r7, #176]
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1609              		.loc 1 528 54
 1610 0132 D7F8B030 		ldr	r3, [r7, #176]
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1611              		.loc 1 528 47
 1612 0136 1B68     		ldr	r3, [r3]
 1613 0138 C7F89030 		str	r3, [r7, #144]
 1614              	.LBB324:
 1615              	.LBB325:
 1616              		.loc 2 498 10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 51


 1617 013c D7F89030 		ldr	r3, [r7, #144]
 1618 0140 1BBA     		rev	r3, r3
 1619              	.LBE325:
 1620              	.LBE324:
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1621              		.loc 1 528 45
 1622 0142 BB63     		str	r3, [r7, #56]
 529:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1623              		.loc 1 529 12
 1624 0144 D7F8B030 		ldr	r3, [r7, #176]
 1625 0148 0433     		adds	r3, r3, #4
 1626 014a C7F8B030 		str	r3, [r7, #176]
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1627              		.loc 1 530 54
 1628 014e D7F8B030 		ldr	r3, [r7, #176]
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1629              		.loc 1 530 47
 1630 0152 1B68     		ldr	r3, [r3]
 1631 0154 C7F89430 		str	r3, [r7, #148]
 1632              	.LBB326:
 1633              	.LBB327:
 1634              		.loc 2 498 10
 1635 0158 D7F89430 		ldr	r3, [r7, #148]
 1636 015c 1BBA     		rev	r3, r3
 1637              	.LBE327:
 1638              	.LBE326:
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1639              		.loc 1 530 45
 1640 015e FB63     		str	r3, [r7, #60]
 531:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1641              		.loc 1 531 12
 1642 0160 D7F8B030 		ldr	r3, [r7, #176]
 1643 0164 0433     		adds	r3, r3, #4
 1644 0166 C7F8B030 		str	r3, [r7, #176]
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1645              		.loc 1 532 54
 1646 016a D7F8B030 		ldr	r3, [r7, #176]
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1647              		.loc 1 532 47
 1648 016e 1B68     		ldr	r3, [r3]
 1649 0170 C7F89830 		str	r3, [r7, #152]
 1650              	.LBB328:
 1651              	.LBB329:
 1652              		.loc 2 498 10
 1653 0174 D7F89830 		ldr	r3, [r7, #152]
 1654 0178 1BBA     		rev	r3, r3
 1655              	.LBE329:
 1656              	.LBE328:
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1657              		.loc 1 532 45
 1658 017a 3B64     		str	r3, [r7, #64]
 533:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 1659              		.loc 1 533 5
 1660 017c 61E0     		b	.L94
 1661              	.L86:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1662              		.loc 1 535 42
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 52


 1663 017e 4FF40073 		mov	r3, #512
 1664 0182 3B65     		str	r3, [r7, #80]
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1665              		.loc 1 536 54
 1666 0184 D7F8B030 		ldr	r3, [r7, #176]
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1667              		.loc 1 536 47
 1668 0188 1B68     		ldr	r3, [r3]
 1669 018a 7B66     		str	r3, [r7, #100]
 1670              	.LBB330:
 1671              	.LBB331:
 1672              		.loc 2 498 10
 1673 018c 7B6E     		ldr	r3, [r7, #100]
 1674 018e 1BBA     		rev	r3, r3
 1675              	.LBE331:
 1676              	.LBE330:
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1677              		.loc 1 536 45
 1678 0190 7B62     		str	r3, [r7, #36]
 537:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1679              		.loc 1 537 12
 1680 0192 D7F8B030 		ldr	r3, [r7, #176]
 1681 0196 0433     		adds	r3, r3, #4
 1682 0198 C7F8B030 		str	r3, [r7, #176]
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1683              		.loc 1 538 54
 1684 019c D7F8B030 		ldr	r3, [r7, #176]
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1685              		.loc 1 538 47
 1686 01a0 1B68     		ldr	r3, [r3]
 1687 01a2 BB66     		str	r3, [r7, #104]
 1688              	.LBB332:
 1689              	.LBB333:
 1690              		.loc 2 498 10
 1691 01a4 BB6E     		ldr	r3, [r7, #104]
 1692 01a6 1BBA     		rev	r3, r3
 1693              	.LBE333:
 1694              	.LBE332:
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1695              		.loc 1 538 45
 1696 01a8 BB62     		str	r3, [r7, #40]
 539:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1697              		.loc 1 539 12
 1698 01aa D7F8B030 		ldr	r3, [r7, #176]
 1699 01ae 0433     		adds	r3, r3, #4
 1700 01b0 C7F8B030 		str	r3, [r7, #176]
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1701              		.loc 1 540 54
 1702 01b4 D7F8B030 		ldr	r3, [r7, #176]
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1703              		.loc 1 540 47
 1704 01b8 1B68     		ldr	r3, [r3]
 1705 01ba FB66     		str	r3, [r7, #108]
 1706              	.LBB334:
 1707              	.LBB335:
 1708              		.loc 2 498 10
 1709 01bc FB6E     		ldr	r3, [r7, #108]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 53


 1710 01be 1BBA     		rev	r3, r3
 1711              	.LBE335:
 1712              	.LBE334:
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1713              		.loc 1 540 45
 1714 01c0 FB62     		str	r3, [r7, #44]
 541:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1715              		.loc 1 541 12
 1716 01c2 D7F8B030 		ldr	r3, [r7, #176]
 1717 01c6 0433     		adds	r3, r3, #4
 1718 01c8 C7F8B030 		str	r3, [r7, #176]
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1719              		.loc 1 542 54
 1720 01cc D7F8B030 		ldr	r3, [r7, #176]
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1721              		.loc 1 542 47
 1722 01d0 1B68     		ldr	r3, [r3]
 1723 01d2 3B67     		str	r3, [r7, #112]
 1724              	.LBB336:
 1725              	.LBB337:
 1726              		.loc 2 498 10
 1727 01d4 3B6F     		ldr	r3, [r7, #112]
 1728 01d6 1BBA     		rev	r3, r3
 1729              	.LBE337:
 1730              	.LBE336:
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1731              		.loc 1 542 45
 1732 01d8 3B63     		str	r3, [r7, #48]
 543:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1733              		.loc 1 543 12
 1734 01da D7F8B030 		ldr	r3, [r7, #176]
 1735 01de 0433     		adds	r3, r3, #4
 1736 01e0 C7F8B030 		str	r3, [r7, #176]
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1737              		.loc 1 544 54
 1738 01e4 D7F8B030 		ldr	r3, [r7, #176]
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1739              		.loc 1 544 47
 1740 01e8 1B68     		ldr	r3, [r3]
 1741 01ea 7B67     		str	r3, [r7, #116]
 1742              	.LBB338:
 1743              	.LBB339:
 1744              		.loc 2 498 10
 1745 01ec 7B6F     		ldr	r3, [r7, #116]
 1746 01ee 1BBA     		rev	r3, r3
 1747              	.LBE339:
 1748              	.LBE338:
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1749              		.loc 1 544 45
 1750 01f0 7B63     		str	r3, [r7, #52]
 545:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1751              		.loc 1 545 12
 1752 01f2 D7F8B030 		ldr	r3, [r7, #176]
 1753 01f6 0433     		adds	r3, r3, #4
 1754 01f8 C7F8B030 		str	r3, [r7, #176]
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1755              		.loc 1 546 54
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 54


 1756 01fc D7F8B030 		ldr	r3, [r7, #176]
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1757              		.loc 1 546 47
 1758 0200 1B68     		ldr	r3, [r3]
 1759 0202 BB67     		str	r3, [r7, #120]
 1760              	.LBB340:
 1761              	.LBB341:
 1762              		.loc 2 498 10
 1763 0204 BB6F     		ldr	r3, [r7, #120]
 1764 0206 1BBA     		rev	r3, r3
 1765              	.LBE341:
 1766              	.LBE340:
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1767              		.loc 1 546 45
 1768 0208 BB63     		str	r3, [r7, #56]
 547:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1769              		.loc 1 547 12
 1770 020a D7F8B030 		ldr	r3, [r7, #176]
 1771 020e 0433     		adds	r3, r3, #4
 1772 0210 C7F8B030 		str	r3, [r7, #176]
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1773              		.loc 1 548 54
 1774 0214 D7F8B030 		ldr	r3, [r7, #176]
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1775              		.loc 1 548 47
 1776 0218 1B68     		ldr	r3, [r3]
 1777 021a FB67     		str	r3, [r7, #124]
 1778              	.LBB342:
 1779              	.LBB343:
 1780              		.loc 2 498 10
 1781 021c FB6F     		ldr	r3, [r7, #124]
 1782 021e 1BBA     		rev	r3, r3
 1783              	.LBE343:
 1784              	.LBE342:
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1785              		.loc 1 548 45
 1786 0220 FB63     		str	r3, [r7, #60]
 549:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1787              		.loc 1 549 12
 1788 0222 D7F8B030 		ldr	r3, [r7, #176]
 1789 0226 0433     		adds	r3, r3, #4
 1790 0228 C7F8B030 		str	r3, [r7, #176]
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1791              		.loc 1 550 54
 1792 022c D7F8B030 		ldr	r3, [r7, #176]
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1793              		.loc 1 550 47
 1794 0230 1B68     		ldr	r3, [r3]
 1795 0232 C7F88030 		str	r3, [r7, #128]
 1796              	.LBB344:
 1797              	.LBB345:
 1798              		.loc 2 498 10
 1799 0236 D7F88030 		ldr	r3, [r7, #128]
 1800 023a 1BBA     		rev	r3, r3
 1801              	.LBE345:
 1802              	.LBE344:
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 55


 1803              		.loc 1 550 45
 1804 023c 3B64     		str	r3, [r7, #64]
 551:./Library/stm32f4xx_cryp_aes.c ****     default:
 1805              		.loc 1 551 5
 1806 023e 00E0     		b	.L94
 1807              	.L125:
 1808              		.loc 1 553 5
 1809 0240 00BF     		nop
 1810              	.L94:
 554:./Library/stm32f4xx_cryp_aes.c ****   }
 555:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 556:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1811              		.loc 1 556 50
 1812 0242 D7F8AC30 		ldr	r3, [r7, #172]
 1813              		.loc 1 556 43
 1814 0246 1B68     		ldr	r3, [r3]
 1815 0248 7B65     		str	r3, [r7, #84]
 1816              	.LBB346:
 1817              	.LBB347:
 1818              		.loc 2 498 10
 1819 024a 7B6D     		ldr	r3, [r7, #84]
 1820 024c 1BBA     		rev	r3, r3
 1821              	.LBE347:
 1822              	.LBE346:
 1823              		.loc 1 556 41
 1824 024e 7B61     		str	r3, [r7, #20]
 557:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1825              		.loc 1 557 9
 1826 0250 D7F8AC30 		ldr	r3, [r7, #172]
 1827 0254 0433     		adds	r3, r3, #4
 1828 0256 C7F8AC30 		str	r3, [r7, #172]
 558:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1829              		.loc 1 558 50
 1830 025a D7F8AC30 		ldr	r3, [r7, #172]
 1831              		.loc 1 558 43
 1832 025e 1B68     		ldr	r3, [r3]
 1833 0260 BB65     		str	r3, [r7, #88]
 1834              	.LBB348:
 1835              	.LBB349:
 1836              		.loc 2 498 10
 1837 0262 BB6D     		ldr	r3, [r7, #88]
 1838 0264 1BBA     		rev	r3, r3
 1839              	.LBE349:
 1840              	.LBE348:
 1841              		.loc 1 558 41
 1842 0266 BB61     		str	r3, [r7, #24]
 559:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1843              		.loc 1 559 9
 1844 0268 D7F8AC30 		ldr	r3, [r7, #172]
 1845 026c 0433     		adds	r3, r3, #4
 1846 026e C7F8AC30 		str	r3, [r7, #172]
 560:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1847              		.loc 1 560 50
 1848 0272 D7F8AC30 		ldr	r3, [r7, #172]
 1849              		.loc 1 560 43
 1850 0276 1B68     		ldr	r3, [r3]
 1851 0278 FB65     		str	r3, [r7, #92]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 56


 1852              	.LBB350:
 1853              	.LBB351:
 1854              		.loc 2 498 10
 1855 027a FB6D     		ldr	r3, [r7, #92]
 1856 027c 1BBA     		rev	r3, r3
 1857              	.LBE351:
 1858              	.LBE350:
 1859              		.loc 1 560 41
 1860 027e FB61     		str	r3, [r7, #28]
 561:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1861              		.loc 1 561 9
 1862 0280 D7F8AC30 		ldr	r3, [r7, #172]
 1863 0284 0433     		adds	r3, r3, #4
 1864 0286 C7F8AC30 		str	r3, [r7, #172]
 562:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1865              		.loc 1 562 50
 1866 028a D7F8AC30 		ldr	r3, [r7, #172]
 1867              		.loc 1 562 43
 1868 028e 1B68     		ldr	r3, [r3]
 1869 0290 3B66     		str	r3, [r7, #96]
 1870              	.LBB352:
 1871              	.LBB353:
 1872              		.loc 2 498 10
 1873 0292 3B6E     		ldr	r3, [r7, #96]
 1874 0294 1BBA     		rev	r3, r3
 1875              	.LBE353:
 1876              	.LBE352:
 1877              		.loc 1 562 41
 1878 0296 3B62     		str	r3, [r7, #32]
 563:./Library/stm32f4xx_cryp_aes.c **** 
 564:./Library/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 565:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1879              		.loc 1 565 3
 1880 0298 07F12403 		add	r3, r7, #36
 1881 029c 1846     		mov	r0, r3
 1882 029e FFF7FEFF 		bl	CRYP_KeyInit
 566:./Library/stm32f4xx_cryp_aes.c **** 
 567:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 568:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1883              		.loc 1 568 5
 1884 02a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1885 02a4 002B     		cmp	r3, #0
 1886 02a6 02D1     		bne	.L113
 569:./Library/stm32f4xx_cryp_aes.c ****   {
 570:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 571:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1887              		.loc 1 571 41
 1888 02a8 0423     		movs	r3, #4
 1889 02aa 7B64     		str	r3, [r7, #68]
 1890 02ac 01E0     		b	.L114
 1891              	.L113:
 572:./Library/stm32f4xx_cryp_aes.c ****   }
 573:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 574:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 575:./Library/stm32f4xx_cryp_aes.c ****   {
 576:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 577:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 57


 1892              		.loc 1 577 41
 1893 02ae 0023     		movs	r3, #0
 1894 02b0 7B64     		str	r3, [r7, #68]
 1895              	.L114:
 578:./Library/stm32f4xx_cryp_aes.c ****   }
 579:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1896              		.loc 1 579 40
 1897 02b2 3023     		movs	r3, #48
 1898 02b4 BB64     		str	r3, [r7, #72]
 580:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1899              		.loc 1 580 40
 1900 02b6 8023     		movs	r3, #128
 1901 02b8 FB64     		str	r3, [r7, #76]
 581:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1902              		.loc 1 581 3
 1903 02ba 07F14403 		add	r3, r7, #68
 1904 02be 1846     		mov	r0, r3
 1905 02c0 FFF7FEFF 		bl	CRYP_Init
 582:./Library/stm32f4xx_cryp_aes.c **** 
 583:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 584:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1906              		.loc 1 584 3
 1907 02c4 07F11403 		add	r3, r7, #20
 1908 02c8 1846     		mov	r0, r3
 1909 02ca FFF7FEFF 		bl	CRYP_IVInit
 585:./Library/stm32f4xx_cryp_aes.c **** 
 586:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 587:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1910              		.loc 1 587 3
 1911 02ce FFF7FEFF 		bl	CRYP_FIFOFlush
 588:./Library/stm32f4xx_cryp_aes.c **** 
 589:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 590:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1912              		.loc 1 590 3
 1913 02d2 0120     		movs	r0, #1
 1914 02d4 FFF7FEFF 		bl	CRYP_Cmd
 591:./Library/stm32f4xx_cryp_aes.c **** 
 592:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1915              		.loc 1 592 6
 1916 02d8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1917 02dc 0346     		mov	r3, r0
 1918              		.loc 1 592 5
 1919 02de 002B     		cmp	r3, #0
 1920 02e0 01D1     		bne	.L115
 593:./Library/stm32f4xx_cryp_aes.c ****   {
 594:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 595:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 596:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 1921              		.loc 1 596 11
 1922 02e2 0023     		movs	r3, #0
 1923 02e4 8BE0     		b	.L124
 1924              	.L115:
 597:./Library/stm32f4xx_cryp_aes.c ****   }
 598:./Library/stm32f4xx_cryp_aes.c ****   
 599:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1925              		.loc 1 599 8
 1926 02e6 0023     		movs	r3, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 58


 1927 02e8 C7F8B830 		str	r3, [r7, #184]
 1928              		.loc 1 599 3
 1929 02ec 77E0     		b	.L117
 1930              	.L123:
 600:./Library/stm32f4xx_cryp_aes.c ****   {
 601:./Library/stm32f4xx_cryp_aes.c **** 
 602:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 603:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1931              		.loc 1 603 18
 1932 02ee D7F8C030 		ldr	r3, [r7, #192]
 1933              		.loc 1 603 5
 1934 02f2 1B68     		ldr	r3, [r3]
 1935 02f4 1846     		mov	r0, r3
 1936 02f6 FFF7FEFF 		bl	CRYP_DataIn
 604:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1937              		.loc 1 604 14
 1938 02fa D7F8C030 		ldr	r3, [r7, #192]
 1939 02fe 0433     		adds	r3, r3, #4
 1940 0300 C7F8C030 		str	r3, [r7, #192]
 605:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1941              		.loc 1 605 18
 1942 0304 D7F8C030 		ldr	r3, [r7, #192]
 1943              		.loc 1 605 5
 1944 0308 1B68     		ldr	r3, [r3]
 1945 030a 1846     		mov	r0, r3
 1946 030c FFF7FEFF 		bl	CRYP_DataIn
 606:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1947              		.loc 1 606 14
 1948 0310 D7F8C030 		ldr	r3, [r7, #192]
 1949 0314 0433     		adds	r3, r3, #4
 1950 0316 C7F8C030 		str	r3, [r7, #192]
 607:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1951              		.loc 1 607 18
 1952 031a D7F8C030 		ldr	r3, [r7, #192]
 1953              		.loc 1 607 5
 1954 031e 1B68     		ldr	r3, [r3]
 1955 0320 1846     		mov	r0, r3
 1956 0322 FFF7FEFF 		bl	CRYP_DataIn
 608:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1957              		.loc 1 608 14
 1958 0326 D7F8C030 		ldr	r3, [r7, #192]
 1959 032a 0433     		adds	r3, r3, #4
 1960 032c C7F8C030 		str	r3, [r7, #192]
 609:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1961              		.loc 1 609 18
 1962 0330 D7F8C030 		ldr	r3, [r7, #192]
 1963              		.loc 1 609 5
 1964 0334 1B68     		ldr	r3, [r3]
 1965 0336 1846     		mov	r0, r3
 1966 0338 FFF7FEFF 		bl	CRYP_DataIn
 610:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1967              		.loc 1 610 14
 1968 033c D7F8C030 		ldr	r3, [r7, #192]
 1969 0340 0433     		adds	r3, r3, #4
 1970 0342 C7F8C030 		str	r3, [r7, #192]
 611:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 612:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 59


 1971              		.loc 1 612 13
 1972 0346 0023     		movs	r3, #0
 1973 0348 3B61     		str	r3, [r7, #16]
 1974              	.L119:
 613:./Library/stm32f4xx_cryp_aes.c ****     do
 614:./Library/stm32f4xx_cryp_aes.c ****     {
 615:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 1975              		.loc 1 615 20 discriminator 2
 1976 034a 1020     		movs	r0, #16
 1977 034c FFF7FEFF 		bl	CRYP_GetFlagStatus
 1978 0350 0346     		mov	r3, r0
 1979              		.loc 1 615 18 discriminator 2
 1980 0352 C7F8B430 		str	r3, [r7, #180]
 616:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1981              		.loc 1 616 14 discriminator 2
 1982 0356 3B69     		ldr	r3, [r7, #16]
 1983 0358 0133     		adds	r3, r3, #1
 1984 035a 3B61     		str	r3, [r7, #16]
 617:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1985              		.loc 1 617 22 discriminator 2
 1986 035c 3B69     		ldr	r3, [r7, #16]
 1987              		.loc 1 617 5 discriminator 2
 1988 035e B3F5803F 		cmp	r3, #65536
 1989 0362 03D0     		beq	.L118
 1990              		.loc 1 617 42 discriminator 1
 1991 0364 D7F8B430 		ldr	r3, [r7, #180]
 1992 0368 002B     		cmp	r3, #0
 1993 036a EED1     		bne	.L119
 1994              	.L118:
 618:./Library/stm32f4xx_cryp_aes.c **** 
 619:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1995              		.loc 1 619 8
 1996 036c D7F8B430 		ldr	r3, [r7, #180]
 1997 0370 002B     		cmp	r3, #0
 1998 0372 03D0     		beq	.L120
 620:./Library/stm32f4xx_cryp_aes.c ****    {
 621:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1999              		.loc 1 621 15
 2000 0374 0023     		movs	r3, #0
 2001 0376 87F8C730 		strb	r3, [r7, #199]
 2002 037a 2BE0     		b	.L121
 2003              	.L120:
 622:./Library/stm32f4xx_cryp_aes.c ****     }
 623:./Library/stm32f4xx_cryp_aes.c ****     else
 624:./Library/stm32f4xx_cryp_aes.c ****     {
 625:./Library/stm32f4xx_cryp_aes.c **** 
 626:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 627:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2004              		.loc 1 627 8
 2005 037c D7F8BC40 		ldr	r4, [r7, #188]
 2006              		.loc 1 627 34
 2007 0380 FFF7FEFF 		bl	CRYP_DataOut
 2008 0384 0346     		mov	r3, r0
 2009              		.loc 1 627 32
 2010 0386 2360     		str	r3, [r4]
 628:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2011              		.loc 1 628 17
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 60


 2012 0388 D7F8BC30 		ldr	r3, [r7, #188]
 2013 038c 0433     		adds	r3, r3, #4
 2014 038e C7F8BC30 		str	r3, [r7, #188]
 629:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2015              		.loc 1 629 8
 2016 0392 D7F8BC40 		ldr	r4, [r7, #188]
 2017              		.loc 1 629 34
 2018 0396 FFF7FEFF 		bl	CRYP_DataOut
 2019 039a 0346     		mov	r3, r0
 2020              		.loc 1 629 32
 2021 039c 2360     		str	r3, [r4]
 630:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2022              		.loc 1 630 17
 2023 039e D7F8BC30 		ldr	r3, [r7, #188]
 2024 03a2 0433     		adds	r3, r3, #4
 2025 03a4 C7F8BC30 		str	r3, [r7, #188]
 631:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2026              		.loc 1 631 8
 2027 03a8 D7F8BC40 		ldr	r4, [r7, #188]
 2028              		.loc 1 631 34
 2029 03ac FFF7FEFF 		bl	CRYP_DataOut
 2030 03b0 0346     		mov	r3, r0
 2031              		.loc 1 631 32
 2032 03b2 2360     		str	r3, [r4]
 632:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2033              		.loc 1 632 17
 2034 03b4 D7F8BC30 		ldr	r3, [r7, #188]
 2035 03b8 0433     		adds	r3, r3, #4
 2036 03ba C7F8BC30 		str	r3, [r7, #188]
 633:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2037              		.loc 1 633 8
 2038 03be D7F8BC40 		ldr	r4, [r7, #188]
 2039              		.loc 1 633 34
 2040 03c2 FFF7FEFF 		bl	CRYP_DataOut
 2041 03c6 0346     		mov	r3, r0
 2042              		.loc 1 633 32
 2043 03c8 2360     		str	r3, [r4]
 634:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2044              		.loc 1 634 17
 2045 03ca D7F8BC30 		ldr	r3, [r7, #188]
 2046 03ce 0433     		adds	r3, r3, #4
 2047 03d0 C7F8BC30 		str	r3, [r7, #188]
 2048              	.L121:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2049              		.loc 1 599 49 discriminator 2
 2050 03d4 D7F8B830 		ldr	r3, [r7, #184]
 2051 03d8 1033     		adds	r3, r3, #16
 2052 03da C7F8B830 		str	r3, [r7, #184]
 2053              	.L117:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2054              		.loc 1 599 3 discriminator 1
 2055 03de D7F8B820 		ldr	r2, [r7, #184]
 2056 03e2 D7F8DC30 		ldr	r3, [r7, #220]
 2057 03e6 9A42     		cmp	r2, r3
 2058 03e8 04D2     		bcs	.L122
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2059              		.loc 1 599 25 discriminator 3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 61


 2060 03ea 97F8C730 		ldrb	r3, [r7, #199]	@ zero_extendqisi2
 2061 03ee 002B     		cmp	r3, #0
 2062 03f0 7FF47DAF 		bne	.L123
 2063              	.L122:
 635:./Library/stm32f4xx_cryp_aes.c ****     }
 636:./Library/stm32f4xx_cryp_aes.c ****   }
 637:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 638:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2064              		.loc 1 638 3
 2065 03f4 0020     		movs	r0, #0
 2066 03f6 FFF7FEFF 		bl	CRYP_Cmd
 639:./Library/stm32f4xx_cryp_aes.c **** 
 640:./Library/stm32f4xx_cryp_aes.c ****   return status;
 2067              		.loc 1 640 10
 2068 03fa 97F8C730 		ldrb	r3, [r7, #199]	@ zero_extendqisi2
 2069              	.L124:
 641:./Library/stm32f4xx_cryp_aes.c **** }
 2070              		.loc 1 641 1 discriminator 1
 2071 03fe 1846     		mov	r0, r3
 2072 0400 CC37     		adds	r7, r7, #204
 2073              	.LCFI13:
 2074              		.cfi_def_cfa_offset 12
 2075 0402 BD46     		mov	sp, r7
 2076              	.LCFI14:
 2077              		.cfi_def_cfa_register 13
 2078              		@ sp needed
 2079 0404 90BD     		pop	{r4, r7, pc}
 2080              		.cfi_endproc
 2081              	.LFE125:
 2083              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 2084              		.align	1
 2085              		.global	CRYP_AES_GCM
 2086              		.syntax unified
 2087              		.thumb
 2088              		.thumb_func
 2090              	CRYP_AES_GCM:
 2091              	.LFB126:
 642:./Library/stm32f4xx_cryp_aes.c **** 
 643:./Library/stm32f4xx_cryp_aes.c **** /**
 644:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 645:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 646:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 647:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 648:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 649:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 650:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 651:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 652:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 653:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 654:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 655:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 656:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 657:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 658:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 659:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 660:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 661:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 62


 662:./Library/stm32f4xx_cryp_aes.c ****   */
 663:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 664:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 665:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 666:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 667:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 668:./Library/stm32f4xx_cryp_aes.c **** {
 2092              		.loc 1 668 1
 2093              		.cfi_startproc
 2094              		@ args = 24, pretend = 0, frame = 264
 2095              		@ frame_needed = 1, uses_anonymous_args = 0
 2096 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2097              	.LCFI15:
 2098              		.cfi_def_cfa_offset 28
 2099              		.cfi_offset 4, -28
 2100              		.cfi_offset 5, -24
 2101              		.cfi_offset 6, -20
 2102              		.cfi_offset 7, -16
 2103              		.cfi_offset 8, -12
 2104              		.cfi_offset 9, -8
 2105              		.cfi_offset 14, -4
 2106 0004 C3B0     		sub	sp, sp, #268
 2107              	.LCFI16:
 2108              		.cfi_def_cfa_offset 296
 2109 0006 00AF     		add	r7, sp, #0
 2110              	.LCFI17:
 2111              		.cfi_def_cfa_register 7
 2112 0008 0646     		mov	r6, r0
 2113 000a 07F58470 		add	r0, r7, #264
 2114 000e A0F58070 		sub	r0, r0, #256
 2115 0012 0160     		str	r1, [r0]
 2116 0014 07F58471 		add	r1, r7, #264
 2117 0018 A1F58271 		sub	r1, r1, #260
 2118 001c 0A60     		str	r2, [r1]
 2119 001e 1A46     		mov	r2, r3
 2120 0020 3346     		mov	r3, r6
 2121 0022 FB73     		strb	r3, [r7, #15]
 2122 0024 1346     		mov	r3, r2	@ movhi
 2123 0026 BB81     		strh	r3, [r7, #12]	@ movhi
 669:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 670:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 671:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 672:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2124              		.loc 1 672 17
 2125 0028 0023     		movs	r3, #0
 2126 002a 7B61     		str	r3, [r7, #20]
 673:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2127              		.loc 1 673 12
 2128 002c 0023     		movs	r3, #0
 2129 002e C7F8F030 		str	r3, [r7, #240]
 674:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2130              		.loc 1 674 15
 2131 0032 0123     		movs	r3, #1
 2132 0034 87F80731 		strb	r3, [r7, #263]
 675:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2133              		.loc 1 675 12
 2134 0038 07F58473 		add	r3, r7, #264
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 63


 2135 003c A3F58273 		sub	r3, r3, #260
 2136 0040 1B68     		ldr	r3, [r3]
 2137 0042 C7F8EC30 		str	r3, [r7, #236]
 676:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2138              		.loc 1 676 12
 2139 0046 D7F82831 		ldr	r3, [r7, #296]
 2140 004a C7F80031 		str	r3, [r7, #256]
 677:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2141              		.loc 1 677 12
 2142 004e D7F83831 		ldr	r3, [r7, #312]
 2143 0052 C7F8FC30 		str	r3, [r7, #252]
 678:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2144              		.loc 1 678 12
 2145 0056 07F58473 		add	r3, r7, #264
 2146 005a A3F58073 		sub	r3, r3, #256
 2147 005e 1B68     		ldr	r3, [r3]
 2148 0060 C7F8E830 		str	r3, [r7, #232]
 679:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2149              		.loc 1 679 12
 2150 0064 D7F83031 		ldr	r3, [r7, #304]
 2151 0068 C7F8F830 		str	r3, [r7, #248]
 680:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2152              		.loc 1 680 12
 2153 006c D7F83C31 		ldr	r3, [r7, #316]
 2154 0070 C7F8E430 		str	r3, [r7, #228]
 681:./Library/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2155              		.loc 1 681 35
 2156 0074 D7F83431 		ldr	r3, [r7, #308]
 2157 0078 DB00     		lsls	r3, r3, #3
 2158              		.loc 1 681 12
 2159 007a 0022     		movs	r2, #0
 2160 007c 9846     		mov	r8, r3
 2161 007e 9146     		mov	r9, r2
 2162 0080 C7E93689 		strd	r8, [r7, #216]
 682:./Library/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2163              		.loc 1 682 34
 2164 0084 D7F82C31 		ldr	r3, [r7, #300]
 2165 0088 DB00     		lsls	r3, r3, #3
 2166              		.loc 1 682 12
 2167 008a 0022     		movs	r2, #0
 2168 008c 1C46     		mov	r4, r3
 2169 008e 1546     		mov	r5, r2
 2170 0090 C7E93445 		strd	r4, [r7, #208]
 683:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2171              		.loc 1 683 12
 2172 0094 0023     		movs	r3, #0
 2173 0096 C7F8F430 		str	r3, [r7, #244]
 684:./Library/stm32f4xx_cryp_aes.c **** 
 685:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 686:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2174              		.loc 1 686 3
 2175 009a 07F12803 		add	r3, r7, #40
 2176 009e 1846     		mov	r0, r3
 2177 00a0 FFF7FEFF 		bl	CRYP_KeyStructInit
 687:./Library/stm32f4xx_cryp_aes.c **** 
 688:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2178              		.loc 1 688 3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 64


 2179 00a4 BB89     		ldrh	r3, [r7, #12]
 2180 00a6 B3F5807F 		cmp	r3, #256
 2181 00aa 00F09280 		beq	.L127
 2182 00ae B3F5807F 		cmp	r3, #256
 2183 00b2 00F3FD80 		bgt	.L206
 2184 00b6 802B     		cmp	r3, #128
 2185 00b8 02D0     		beq	.L129
 2186 00ba C02B     		cmp	r3, #192
 2187 00bc 36D0     		beq	.L130
 689:./Library/stm32f4xx_cryp_aes.c ****   {
 690:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 692:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 693:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 694:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 695:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 696:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 697:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 698:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 699:./Library/stm32f4xx_cryp_aes.c ****     break;
 700:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 702:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 703:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 704:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 705:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 706:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 707:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 708:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 709:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 710:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 711:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 712:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 713:./Library/stm32f4xx_cryp_aes.c ****     break;
 714:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 716:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 717:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 718:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 719:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 720:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 721:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 722:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 723:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 724:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 725:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 726:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 727:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 728:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 729:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 730:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 731:./Library/stm32f4xx_cryp_aes.c ****     break;
 732:./Library/stm32f4xx_cryp_aes.c ****     default:
 733:./Library/stm32f4xx_cryp_aes.c ****     break;
 2188              		.loc 1 733 5
 2189 00be F7E0     		b	.L206
 2190              	.L129:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 65


 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2191              		.loc 1 691 41
 2192 00c0 0023     		movs	r3, #0
 2193 00c2 7B65     		str	r3, [r7, #84]
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2194              		.loc 1 692 54
 2195 00c4 D7F8EC30 		ldr	r3, [r7, #236]
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2196              		.loc 1 692 47
 2197 00c8 1B68     		ldr	r3, [r3]
 2198 00ca C7F8C030 		str	r3, [r7, #192]
 2199              	.LBB354:
 2200              	.LBB355:
 2201              		.loc 2 498 10
 2202 00ce D7F8C030 		ldr	r3, [r7, #192]
 2203 00d2 1BBA     		rev	r3, r3
 2204              	.LBE355:
 2205              	.LBE354:
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2206              		.loc 1 692 45
 2207 00d4 BB63     		str	r3, [r7, #56]
 693:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2208              		.loc 1 693 12
 2209 00d6 D7F8EC30 		ldr	r3, [r7, #236]
 2210 00da 0433     		adds	r3, r3, #4
 2211 00dc C7F8EC30 		str	r3, [r7, #236]
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2212              		.loc 1 694 54
 2213 00e0 D7F8EC30 		ldr	r3, [r7, #236]
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2214              		.loc 1 694 47
 2215 00e4 1B68     		ldr	r3, [r3]
 2216 00e6 C7F8C430 		str	r3, [r7, #196]
 2217              	.LBB356:
 2218              	.LBB357:
 2219              		.loc 2 498 10
 2220 00ea D7F8C430 		ldr	r3, [r7, #196]
 2221 00ee 1BBA     		rev	r3, r3
 2222              	.LBE357:
 2223              	.LBE356:
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2224              		.loc 1 694 45
 2225 00f0 FB63     		str	r3, [r7, #60]
 695:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2226              		.loc 1 695 12
 2227 00f2 D7F8EC30 		ldr	r3, [r7, #236]
 2228 00f6 0433     		adds	r3, r3, #4
 2229 00f8 C7F8EC30 		str	r3, [r7, #236]
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2230              		.loc 1 696 54
 2231 00fc D7F8EC30 		ldr	r3, [r7, #236]
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2232              		.loc 1 696 47
 2233 0100 1B68     		ldr	r3, [r3]
 2234 0102 C7F8C830 		str	r3, [r7, #200]
 2235              	.LBB358:
 2236              	.LBB359:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 66


 2237              		.loc 2 498 10
 2238 0106 D7F8C830 		ldr	r3, [r7, #200]
 2239 010a 1BBA     		rev	r3, r3
 2240              	.LBE359:
 2241              	.LBE358:
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2242              		.loc 1 696 45
 2243 010c 3B64     		str	r3, [r7, #64]
 697:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2244              		.loc 1 697 12
 2245 010e D7F8EC30 		ldr	r3, [r7, #236]
 2246 0112 0433     		adds	r3, r3, #4
 2247 0114 C7F8EC30 		str	r3, [r7, #236]
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2248              		.loc 1 698 54
 2249 0118 D7F8EC30 		ldr	r3, [r7, #236]
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2250              		.loc 1 698 47
 2251 011c 1B68     		ldr	r3, [r3]
 2252 011e C7F8CC30 		str	r3, [r7, #204]
 2253              	.LBB360:
 2254              	.LBB361:
 2255              		.loc 2 498 10
 2256 0122 D7F8CC30 		ldr	r3, [r7, #204]
 2257 0126 1BBA     		rev	r3, r3
 2258              	.LBE361:
 2259              	.LBE360:
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2260              		.loc 1 698 45
 2261 0128 7B64     		str	r3, [r7, #68]
 699:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 2262              		.loc 1 699 5
 2263 012a C2E0     		b	.L135
 2264              	.L130:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2265              		.loc 1 701 42
 2266 012c 4FF48073 		mov	r3, #256
 2267 0130 7B65     		str	r3, [r7, #84]
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2268              		.loc 1 702 54
 2269 0132 D7F8EC30 		ldr	r3, [r7, #236]
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2270              		.loc 1 702 47
 2271 0136 1B68     		ldr	r3, [r3]
 2272 0138 C7F8A830 		str	r3, [r7, #168]
 2273              	.LBB362:
 2274              	.LBB363:
 2275              		.loc 2 498 10
 2276 013c D7F8A830 		ldr	r3, [r7, #168]
 2277 0140 1BBA     		rev	r3, r3
 2278              	.LBE363:
 2279              	.LBE362:
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2280              		.loc 1 702 45
 2281 0142 3B63     		str	r3, [r7, #48]
 703:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2282              		.loc 1 703 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 67


 2283 0144 D7F8EC30 		ldr	r3, [r7, #236]
 2284 0148 0433     		adds	r3, r3, #4
 2285 014a C7F8EC30 		str	r3, [r7, #236]
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2286              		.loc 1 704 54
 2287 014e D7F8EC30 		ldr	r3, [r7, #236]
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2288              		.loc 1 704 47
 2289 0152 1B68     		ldr	r3, [r3]
 2290 0154 C7F8AC30 		str	r3, [r7, #172]
 2291              	.LBB364:
 2292              	.LBB365:
 2293              		.loc 2 498 10
 2294 0158 D7F8AC30 		ldr	r3, [r7, #172]
 2295 015c 1BBA     		rev	r3, r3
 2296              	.LBE365:
 2297              	.LBE364:
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2298              		.loc 1 704 45
 2299 015e 7B63     		str	r3, [r7, #52]
 705:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2300              		.loc 1 705 12
 2301 0160 D7F8EC30 		ldr	r3, [r7, #236]
 2302 0164 0433     		adds	r3, r3, #4
 2303 0166 C7F8EC30 		str	r3, [r7, #236]
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2304              		.loc 1 706 54
 2305 016a D7F8EC30 		ldr	r3, [r7, #236]
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2306              		.loc 1 706 47
 2307 016e 1B68     		ldr	r3, [r3]
 2308 0170 C7F8B030 		str	r3, [r7, #176]
 2309              	.LBB366:
 2310              	.LBB367:
 2311              		.loc 2 498 10
 2312 0174 D7F8B030 		ldr	r3, [r7, #176]
 2313 0178 1BBA     		rev	r3, r3
 2314              	.LBE367:
 2315              	.LBE366:
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2316              		.loc 1 706 45
 2317 017a BB63     		str	r3, [r7, #56]
 707:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2318              		.loc 1 707 12
 2319 017c D7F8EC30 		ldr	r3, [r7, #236]
 2320 0180 0433     		adds	r3, r3, #4
 2321 0182 C7F8EC30 		str	r3, [r7, #236]
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2322              		.loc 1 708 54
 2323 0186 D7F8EC30 		ldr	r3, [r7, #236]
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2324              		.loc 1 708 47
 2325 018a 1B68     		ldr	r3, [r3]
 2326 018c C7F8B430 		str	r3, [r7, #180]
 2327              	.LBB368:
 2328              	.LBB369:
 2329              		.loc 2 498 10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 68


 2330 0190 D7F8B430 		ldr	r3, [r7, #180]
 2331 0194 1BBA     		rev	r3, r3
 2332              	.LBE369:
 2333              	.LBE368:
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2334              		.loc 1 708 45
 2335 0196 FB63     		str	r3, [r7, #60]
 709:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2336              		.loc 1 709 12
 2337 0198 D7F8EC30 		ldr	r3, [r7, #236]
 2338 019c 0433     		adds	r3, r3, #4
 2339 019e C7F8EC30 		str	r3, [r7, #236]
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2340              		.loc 1 710 54
 2341 01a2 D7F8EC30 		ldr	r3, [r7, #236]
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2342              		.loc 1 710 47
 2343 01a6 1B68     		ldr	r3, [r3]
 2344 01a8 C7F8B830 		str	r3, [r7, #184]
 2345              	.LBB370:
 2346              	.LBB371:
 2347              		.loc 2 498 10
 2348 01ac D7F8B830 		ldr	r3, [r7, #184]
 2349 01b0 1BBA     		rev	r3, r3
 2350              	.LBE371:
 2351              	.LBE370:
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2352              		.loc 1 710 45
 2353 01b2 3B64     		str	r3, [r7, #64]
 711:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2354              		.loc 1 711 12
 2355 01b4 D7F8EC30 		ldr	r3, [r7, #236]
 2356 01b8 0433     		adds	r3, r3, #4
 2357 01ba C7F8EC30 		str	r3, [r7, #236]
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2358              		.loc 1 712 54
 2359 01be D7F8EC30 		ldr	r3, [r7, #236]
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2360              		.loc 1 712 47
 2361 01c2 1B68     		ldr	r3, [r3]
 2362 01c4 C7F8BC30 		str	r3, [r7, #188]
 2363              	.LBB372:
 2364              	.LBB373:
 2365              		.loc 2 498 10
 2366 01c8 D7F8BC30 		ldr	r3, [r7, #188]
 2367 01cc 1BBA     		rev	r3, r3
 2368              	.LBE373:
 2369              	.LBE372:
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2370              		.loc 1 712 45
 2371 01ce 7B64     		str	r3, [r7, #68]
 713:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 2372              		.loc 1 713 5
 2373 01d0 6FE0     		b	.L135
 2374              	.L127:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2375              		.loc 1 715 42
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 69


 2376 01d2 4FF40073 		mov	r3, #512
 2377 01d6 7B65     		str	r3, [r7, #84]
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2378              		.loc 1 716 54
 2379 01d8 D7F8EC30 		ldr	r3, [r7, #236]
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2380              		.loc 1 716 47
 2381 01dc 1B68     		ldr	r3, [r3]
 2382 01de C7F88830 		str	r3, [r7, #136]
 2383              	.LBB374:
 2384              	.LBB375:
 2385              		.loc 2 498 10
 2386 01e2 D7F88830 		ldr	r3, [r7, #136]
 2387 01e6 1BBA     		rev	r3, r3
 2388              	.LBE375:
 2389              	.LBE374:
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2390              		.loc 1 716 45
 2391 01e8 BB62     		str	r3, [r7, #40]
 717:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2392              		.loc 1 717 12
 2393 01ea D7F8EC30 		ldr	r3, [r7, #236]
 2394 01ee 0433     		adds	r3, r3, #4
 2395 01f0 C7F8EC30 		str	r3, [r7, #236]
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2396              		.loc 1 718 54
 2397 01f4 D7F8EC30 		ldr	r3, [r7, #236]
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2398              		.loc 1 718 47
 2399 01f8 1B68     		ldr	r3, [r3]
 2400 01fa C7F88C30 		str	r3, [r7, #140]
 2401              	.LBB376:
 2402              	.LBB377:
 2403              		.loc 2 498 10
 2404 01fe D7F88C30 		ldr	r3, [r7, #140]
 2405 0202 1BBA     		rev	r3, r3
 2406              	.LBE377:
 2407              	.LBE376:
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2408              		.loc 1 718 45
 2409 0204 FB62     		str	r3, [r7, #44]
 719:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2410              		.loc 1 719 12
 2411 0206 D7F8EC30 		ldr	r3, [r7, #236]
 2412 020a 0433     		adds	r3, r3, #4
 2413 020c C7F8EC30 		str	r3, [r7, #236]
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2414              		.loc 1 720 54
 2415 0210 D7F8EC30 		ldr	r3, [r7, #236]
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2416              		.loc 1 720 47
 2417 0214 1B68     		ldr	r3, [r3]
 2418 0216 C7F89030 		str	r3, [r7, #144]
 2419              	.LBB378:
 2420              	.LBB379:
 2421              		.loc 2 498 10
 2422 021a D7F89030 		ldr	r3, [r7, #144]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 70


 2423 021e 1BBA     		rev	r3, r3
 2424              	.LBE379:
 2425              	.LBE378:
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2426              		.loc 1 720 45
 2427 0220 3B63     		str	r3, [r7, #48]
 721:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2428              		.loc 1 721 12
 2429 0222 D7F8EC30 		ldr	r3, [r7, #236]
 2430 0226 0433     		adds	r3, r3, #4
 2431 0228 C7F8EC30 		str	r3, [r7, #236]
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2432              		.loc 1 722 54
 2433 022c D7F8EC30 		ldr	r3, [r7, #236]
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2434              		.loc 1 722 47
 2435 0230 1B68     		ldr	r3, [r3]
 2436 0232 C7F89430 		str	r3, [r7, #148]
 2437              	.LBB380:
 2438              	.LBB381:
 2439              		.loc 2 498 10
 2440 0236 D7F89430 		ldr	r3, [r7, #148]
 2441 023a 1BBA     		rev	r3, r3
 2442              	.LBE381:
 2443              	.LBE380:
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2444              		.loc 1 722 45
 2445 023c 7B63     		str	r3, [r7, #52]
 723:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2446              		.loc 1 723 12
 2447 023e D7F8EC30 		ldr	r3, [r7, #236]
 2448 0242 0433     		adds	r3, r3, #4
 2449 0244 C7F8EC30 		str	r3, [r7, #236]
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2450              		.loc 1 724 54
 2451 0248 D7F8EC30 		ldr	r3, [r7, #236]
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2452              		.loc 1 724 47
 2453 024c 1B68     		ldr	r3, [r3]
 2454 024e C7F89830 		str	r3, [r7, #152]
 2455              	.LBB382:
 2456              	.LBB383:
 2457              		.loc 2 498 10
 2458 0252 D7F89830 		ldr	r3, [r7, #152]
 2459 0256 1BBA     		rev	r3, r3
 2460              	.LBE383:
 2461              	.LBE382:
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2462              		.loc 1 724 45
 2463 0258 BB63     		str	r3, [r7, #56]
 725:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2464              		.loc 1 725 12
 2465 025a D7F8EC30 		ldr	r3, [r7, #236]
 2466 025e 0433     		adds	r3, r3, #4
 2467 0260 C7F8EC30 		str	r3, [r7, #236]
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2468              		.loc 1 726 54
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 71


 2469 0264 D7F8EC30 		ldr	r3, [r7, #236]
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2470              		.loc 1 726 47
 2471 0268 1B68     		ldr	r3, [r3]
 2472 026a C7F89C30 		str	r3, [r7, #156]
 2473              	.LBB384:
 2474              	.LBB385:
 2475              		.loc 2 498 10
 2476 026e D7F89C30 		ldr	r3, [r7, #156]
 2477 0272 1BBA     		rev	r3, r3
 2478              	.LBE385:
 2479              	.LBE384:
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2480              		.loc 1 726 45
 2481 0274 FB63     		str	r3, [r7, #60]
 727:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2482              		.loc 1 727 12
 2483 0276 D7F8EC30 		ldr	r3, [r7, #236]
 2484 027a 0433     		adds	r3, r3, #4
 2485 027c C7F8EC30 		str	r3, [r7, #236]
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2486              		.loc 1 728 54
 2487 0280 D7F8EC30 		ldr	r3, [r7, #236]
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2488              		.loc 1 728 47
 2489 0284 1B68     		ldr	r3, [r3]
 2490 0286 C7F8A030 		str	r3, [r7, #160]
 2491              	.LBB386:
 2492              	.LBB387:
 2493              		.loc 2 498 10
 2494 028a D7F8A030 		ldr	r3, [r7, #160]
 2495 028e 1BBA     		rev	r3, r3
 2496              	.LBE387:
 2497              	.LBE386:
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2498              		.loc 1 728 45
 2499 0290 3B64     		str	r3, [r7, #64]
 729:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2500              		.loc 1 729 12
 2501 0292 D7F8EC30 		ldr	r3, [r7, #236]
 2502 0296 0433     		adds	r3, r3, #4
 2503 0298 C7F8EC30 		str	r3, [r7, #236]
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2504              		.loc 1 730 54
 2505 029c D7F8EC30 		ldr	r3, [r7, #236]
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2506              		.loc 1 730 47
 2507 02a0 1B68     		ldr	r3, [r3]
 2508 02a2 C7F8A430 		str	r3, [r7, #164]
 2509              	.LBB388:
 2510              	.LBB389:
 2511              		.loc 2 498 10
 2512 02a6 D7F8A430 		ldr	r3, [r7, #164]
 2513 02aa 1BBA     		rev	r3, r3
 2514              	.LBE389:
 2515              	.LBE388:
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 72


 2516              		.loc 1 730 45
 2517 02ac 7B64     		str	r3, [r7, #68]
 731:./Library/stm32f4xx_cryp_aes.c ****     default:
 2518              		.loc 1 731 5
 2519 02ae 00E0     		b	.L135
 2520              	.L206:
 2521              		.loc 1 733 5
 2522 02b0 00BF     		nop
 2523              	.L135:
 734:./Library/stm32f4xx_cryp_aes.c ****   }
 735:./Library/stm32f4xx_cryp_aes.c ****   
 736:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 737:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2524              		.loc 1 737 50
 2525 02b2 D7F8E830 		ldr	r3, [r7, #232]
 2526              		.loc 1 737 43
 2527 02b6 1B68     		ldr	r3, [r3]
 2528 02b8 BB67     		str	r3, [r7, #120]
 2529              	.LBB390:
 2530              	.LBB391:
 2531              		.loc 2 498 10
 2532 02ba BB6F     		ldr	r3, [r7, #120]
 2533 02bc 1BBA     		rev	r3, r3
 2534              	.LBE391:
 2535              	.LBE390:
 2536              		.loc 1 737 41
 2537 02be BB61     		str	r3, [r7, #24]
 738:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2538              		.loc 1 738 9
 2539 02c0 D7F8E830 		ldr	r3, [r7, #232]
 2540 02c4 0433     		adds	r3, r3, #4
 2541 02c6 C7F8E830 		str	r3, [r7, #232]
 739:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2542              		.loc 1 739 50
 2543 02ca D7F8E830 		ldr	r3, [r7, #232]
 2544              		.loc 1 739 43
 2545 02ce 1B68     		ldr	r3, [r3]
 2546 02d0 FB67     		str	r3, [r7, #124]
 2547              	.LBB392:
 2548              	.LBB393:
 2549              		.loc 2 498 10
 2550 02d2 FB6F     		ldr	r3, [r7, #124]
 2551 02d4 1BBA     		rev	r3, r3
 2552              	.LBE393:
 2553              	.LBE392:
 2554              		.loc 1 739 41
 2555 02d6 FB61     		str	r3, [r7, #28]
 740:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2556              		.loc 1 740 9
 2557 02d8 D7F8E830 		ldr	r3, [r7, #232]
 2558 02dc 0433     		adds	r3, r3, #4
 2559 02de C7F8E830 		str	r3, [r7, #232]
 741:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2560              		.loc 1 741 50
 2561 02e2 D7F8E830 		ldr	r3, [r7, #232]
 2562              		.loc 1 741 43
 2563 02e6 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 73


 2564 02e8 C7F88030 		str	r3, [r7, #128]
 2565              	.LBB394:
 2566              	.LBB395:
 2567              		.loc 2 498 10
 2568 02ec D7F88030 		ldr	r3, [r7, #128]
 2569 02f0 1BBA     		rev	r3, r3
 2570              	.LBE395:
 2571              	.LBE394:
 2572              		.loc 1 741 41
 2573 02f2 3B62     		str	r3, [r7, #32]
 742:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2574              		.loc 1 742 9
 2575 02f4 D7F8E830 		ldr	r3, [r7, #232]
 2576 02f8 0433     		adds	r3, r3, #4
 2577 02fa C7F8E830 		str	r3, [r7, #232]
 743:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2578              		.loc 1 743 50
 2579 02fe D7F8E830 		ldr	r3, [r7, #232]
 2580              		.loc 1 743 43
 2581 0302 1B68     		ldr	r3, [r3]
 2582 0304 C7F88430 		str	r3, [r7, #132]
 2583              	.LBB396:
 2584              	.LBB397:
 2585              		.loc 2 498 10
 2586 0308 D7F88430 		ldr	r3, [r7, #132]
 2587 030c 1BBA     		rev	r3, r3
 2588              	.LBE397:
 2589              	.LBE396:
 2590              		.loc 1 743 41
 2591 030e 7B62     		str	r3, [r7, #36]
 744:./Library/stm32f4xx_cryp_aes.c ****   
 745:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 746:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2592              		.loc 1 746 5
 2593 0310 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2594 0312 012B     		cmp	r3, #1
 2595 0314 40F0AE81 		bne	.L154
 747:./Library/stm32f4xx_cryp_aes.c ****   {
 748:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 749:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2596              		.loc 1 749 5
 2597 0318 FFF7FEFF 		bl	CRYP_FIFOFlush
 750:./Library/stm32f4xx_cryp_aes.c ****     
 751:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 752:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2598              		.loc 1 752 5
 2599 031c 07F12803 		add	r3, r7, #40
 2600 0320 1846     		mov	r0, r3
 2601 0322 FFF7FEFF 		bl	CRYP_KeyInit
 753:./Library/stm32f4xx_cryp_aes.c ****     
 754:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 755:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2602              		.loc 1 755 5
 2603 0326 07F11803 		add	r3, r7, #24
 2604 032a 1846     		mov	r0, r3
 2605 032c FFF7FEFF 		bl	CRYP_IVInit
 756:./Library/stm32f4xx_cryp_aes.c ****     
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 74


 757:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 2606              		.loc 1 758 41
 2607 0330 0023     		movs	r3, #0
 2608 0332 BB64     		str	r3, [r7, #72]
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2609              		.loc 1 759 42
 2610 0334 4FF40023 		mov	r3, #524288
 2611 0338 FB64     		str	r3, [r7, #76]
 760:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2612              		.loc 1 760 42
 2613 033a 8023     		movs	r3, #128
 2614 033c 3B65     		str	r3, [r7, #80]
 761:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2615              		.loc 1 761 5
 2616 033e 07F14803 		add	r3, r7, #72
 2617 0342 1846     		mov	r0, r3
 2618 0344 FFF7FEFF 		bl	CRYP_Init
 762:./Library/stm32f4xx_cryp_aes.c ****     
 763:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 764:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 765:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2619              		.loc 1 765 5
 2620 0348 0020     		movs	r0, #0
 2621 034a FFF7FEFF 		bl	CRYP_PhaseConfig
 766:./Library/stm32f4xx_cryp_aes.c ****     
 767:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 768:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2622              		.loc 1 768 5
 2623 034e 0120     		movs	r0, #1
 2624 0350 FFF7FEFF 		bl	CRYP_Cmd
 769:./Library/stm32f4xx_cryp_aes.c ****     
 770:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 771:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2625              		.loc 1 771 10
 2626 0354 00BF     		nop
 2627              	.L155:
 2628              		.loc 1 771 11 discriminator 1
 2629 0356 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2630 035a 0346     		mov	r3, r0
 2631              		.loc 1 771 10 discriminator 1
 2632 035c 012B     		cmp	r3, #1
 2633 035e FAD0     		beq	.L155
 772:./Library/stm32f4xx_cryp_aes.c ****     {
 773:./Library/stm32f4xx_cryp_aes.c ****     }
 774:./Library/stm32f4xx_cryp_aes.c ****     
 775:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 776:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2634              		.loc 1 776 7
 2635 0360 D7F83431 		ldr	r3, [r7, #308]
 2636 0364 002B     		cmp	r3, #0
 2637 0366 69D0     		beq	.L156
 777:./Library/stm32f4xx_cryp_aes.c ****     {
 778:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 779:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 2638              		.loc 1 779 7
 2639 0368 4FF48030 		mov	r0, #65536
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 75


 2640 036c FFF7FEFF 		bl	CRYP_PhaseConfig
 780:./Library/stm32f4xx_cryp_aes.c ****       
 781:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 782:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2641              		.loc 1 782 7
 2642 0370 0120     		movs	r0, #1
 2643 0372 FFF7FEFF 		bl	CRYP_Cmd
 783:./Library/stm32f4xx_cryp_aes.c ****       
 784:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2644              		.loc 1 784 10
 2645 0376 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2646 037a 0346     		mov	r3, r0
 2647              		.loc 1 784 9
 2648 037c 002B     		cmp	r3, #0
 2649 037e 01D1     		bne	.L157
 785:./Library/stm32f4xx_cryp_aes.c ****       {
 786:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 787:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 788:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
 2650              		.loc 1 788 16
 2651 0380 0023     		movs	r3, #0
 2652 0382 29E3     		b	.L205
 2653              	.L157:
 789:./Library/stm32f4xx_cryp_aes.c ****       }
 790:./Library/stm32f4xx_cryp_aes.c ****       
 791:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 2654              		.loc 1 791 23
 2655 0384 0023     		movs	r3, #0
 2656 0386 C7F8F430 		str	r3, [r7, #244]
 2657              		.loc 1 791 7
 2658 038a 37E0     		b	.L159
 2659              	.L161:
 792:./Library/stm32f4xx_cryp_aes.c ****       {
 793:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 794:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 2660              		.loc 1 794 14
 2661 038c 00BF     		nop
 2662              	.L160:
 2663              		.loc 1 794 15 discriminator 1
 2664 038e 0120     		movs	r0, #1
 2665 0390 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2666 0394 0346     		mov	r3, r0
 2667              		.loc 1 794 14 discriminator 1
 2668 0396 002B     		cmp	r3, #0
 2669 0398 F9D0     		beq	.L160
 795:./Library/stm32f4xx_cryp_aes.c ****         {
 796:./Library/stm32f4xx_cryp_aes.c ****         }
 797:./Library/stm32f4xx_cryp_aes.c ****         
 798:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 799:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2670              		.loc 1 799 22 discriminator 2
 2671 039a D7F8F830 		ldr	r3, [r7, #248]
 2672              		.loc 1 799 9 discriminator 2
 2673 039e 1B68     		ldr	r3, [r3]
 2674 03a0 1846     		mov	r0, r3
 2675 03a2 FFF7FEFF 		bl	CRYP_DataIn
 800:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 76


 2676              		.loc 1 800 19 discriminator 2
 2677 03a6 D7F8F830 		ldr	r3, [r7, #248]
 2678 03aa 0433     		adds	r3, r3, #4
 2679 03ac C7F8F830 		str	r3, [r7, #248]
 801:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2680              		.loc 1 801 22 discriminator 2
 2681 03b0 D7F8F830 		ldr	r3, [r7, #248]
 2682              		.loc 1 801 9 discriminator 2
 2683 03b4 1B68     		ldr	r3, [r3]
 2684 03b6 1846     		mov	r0, r3
 2685 03b8 FFF7FEFF 		bl	CRYP_DataIn
 802:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2686              		.loc 1 802 19 discriminator 2
 2687 03bc D7F8F830 		ldr	r3, [r7, #248]
 2688 03c0 0433     		adds	r3, r3, #4
 2689 03c2 C7F8F830 		str	r3, [r7, #248]
 803:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2690              		.loc 1 803 22 discriminator 2
 2691 03c6 D7F8F830 		ldr	r3, [r7, #248]
 2692              		.loc 1 803 9 discriminator 2
 2693 03ca 1B68     		ldr	r3, [r3]
 2694 03cc 1846     		mov	r0, r3
 2695 03ce FFF7FEFF 		bl	CRYP_DataIn
 804:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2696              		.loc 1 804 19 discriminator 2
 2697 03d2 D7F8F830 		ldr	r3, [r7, #248]
 2698 03d6 0433     		adds	r3, r3, #4
 2699 03d8 C7F8F830 		str	r3, [r7, #248]
 805:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2700              		.loc 1 805 22 discriminator 2
 2701 03dc D7F8F830 		ldr	r3, [r7, #248]
 2702              		.loc 1 805 9 discriminator 2
 2703 03e0 1B68     		ldr	r3, [r3]
 2704 03e2 1846     		mov	r0, r3
 2705 03e4 FFF7FEFF 		bl	CRYP_DataIn
 806:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2706              		.loc 1 806 19 discriminator 2
 2707 03e8 D7F8F830 		ldr	r3, [r7, #248]
 2708 03ec 0433     		adds	r3, r3, #4
 2709 03ee C7F8F830 		str	r3, [r7, #248]
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2710              		.loc 1 791 64 discriminator 2
 2711 03f2 D7F8F430 		ldr	r3, [r7, #244]
 2712 03f6 1033     		adds	r3, r3, #16
 2713 03f8 C7F8F430 		str	r3, [r7, #244]
 2714              	.L159:
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2715              		.loc 1 791 7 discriminator 1
 2716 03fc D7F8F420 		ldr	r2, [r7, #244]
 2717 0400 D7F83431 		ldr	r3, [r7, #308]
 2718 0404 9A42     		cmp	r2, r3
 2719 0406 C1D3     		bcc	.L161
 807:./Library/stm32f4xx_cryp_aes.c ****       }
 808:./Library/stm32f4xx_cryp_aes.c ****       
 809:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 810:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 2720              		.loc 1 810 15
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 77


 2721 0408 0023     		movs	r3, #0
 2722 040a 7B61     		str	r3, [r7, #20]
 2723              	.L163:
 811:./Library/stm32f4xx_cryp_aes.c ****       do
 812:./Library/stm32f4xx_cryp_aes.c ****       {
 813:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 2724              		.loc 1 813 22 discriminator 2
 2725 040c 1020     		movs	r0, #16
 2726 040e FFF7FEFF 		bl	CRYP_GetFlagStatus
 2727 0412 0346     		mov	r3, r0
 2728              		.loc 1 813 20 discriminator 2
 2729 0414 C7F8F030 		str	r3, [r7, #240]
 814:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 2730              		.loc 1 814 16 discriminator 2
 2731 0418 7B69     		ldr	r3, [r7, #20]
 2732 041a 0133     		adds	r3, r3, #1
 2733 041c 7B61     		str	r3, [r7, #20]
 815:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2734              		.loc 1 815 24 discriminator 2
 2735 041e 7B69     		ldr	r3, [r7, #20]
 2736              		.loc 1 815 7 discriminator 2
 2737 0420 B3F5803F 		cmp	r3, #65536
 2738 0424 03D0     		beq	.L162
 2739              		.loc 1 815 44 discriminator 1
 2740 0426 D7F8F030 		ldr	r3, [r7, #240]
 2741 042a 002B     		cmp	r3, #0
 2742 042c EED1     		bne	.L163
 2743              	.L162:
 816:./Library/stm32f4xx_cryp_aes.c **** 
 817:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 2744              		.loc 1 817 10
 2745 042e D7F8F030 		ldr	r3, [r7, #240]
 2746 0432 002B     		cmp	r3, #0
 2747 0434 02D0     		beq	.L156
 818:./Library/stm32f4xx_cryp_aes.c ****       {
 819:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 2748              		.loc 1 819 16
 2749 0436 0023     		movs	r3, #0
 2750 0438 87F80731 		strb	r3, [r7, #263]
 2751              	.L156:
 820:./Library/stm32f4xx_cryp_aes.c ****       }
 821:./Library/stm32f4xx_cryp_aes.c ****     }
 822:./Library/stm32f4xx_cryp_aes.c ****     
 823:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 824:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2752              		.loc 1 824 7
 2753 043c D7F82C31 		ldr	r3, [r7, #300]
 2754 0440 002B     		cmp	r3, #0
 2755 0442 00F0A380 		beq	.L164
 825:./Library/stm32f4xx_cryp_aes.c ****     {
 826:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 827:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2756              		.loc 1 827 7
 2757 0446 4FF40030 		mov	r0, #131072
 2758 044a FFF7FEFF 		bl	CRYP_PhaseConfig
 828:./Library/stm32f4xx_cryp_aes.c ****       
 829:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 78


 830:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2759              		.loc 1 830 7
 2760 044e 0120     		movs	r0, #1
 2761 0450 FFF7FEFF 		bl	CRYP_Cmd
 831:./Library/stm32f4xx_cryp_aes.c ****       
 832:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2762              		.loc 1 832 10
 2763 0454 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2764 0458 0346     		mov	r3, r0
 2765              		.loc 1 832 9
 2766 045a 002B     		cmp	r3, #0
 2767 045c 01D1     		bne	.L165
 833:./Library/stm32f4xx_cryp_aes.c ****       {
 834:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 835:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 836:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 2768              		.loc 1 836 15
 2769 045e 0023     		movs	r3, #0
 2770 0460 BAE2     		b	.L205
 2771              	.L165:
 837:./Library/stm32f4xx_cryp_aes.c ****       }
 838:./Library/stm32f4xx_cryp_aes.c ****       
 839:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2772              		.loc 1 839 23
 2773 0462 0023     		movs	r3, #0
 2774 0464 C7F8F430 		str	r3, [r7, #244]
 2775              		.loc 1 839 7
 2776 0468 85E0     		b	.L166
 2777              	.L173:
 840:./Library/stm32f4xx_cryp_aes.c ****       {
 841:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 842:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 2778              		.loc 1 842 14
 2779 046a 00BF     		nop
 2780              	.L167:
 2781              		.loc 1 842 15 discriminator 1
 2782 046c 0120     		movs	r0, #1
 2783 046e FFF7FEFF 		bl	CRYP_GetFlagStatus
 2784 0472 0346     		mov	r3, r0
 2785              		.loc 1 842 14 discriminator 1
 2786 0474 002B     		cmp	r3, #0
 2787 0476 F9D0     		beq	.L167
 843:./Library/stm32f4xx_cryp_aes.c ****         {
 844:./Library/stm32f4xx_cryp_aes.c ****         }
 845:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 846:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2788              		.loc 1 846 22
 2789 0478 D7F80031 		ldr	r3, [r7, #256]
 2790              		.loc 1 846 9
 2791 047c 1B68     		ldr	r3, [r3]
 2792 047e 1846     		mov	r0, r3
 2793 0480 FFF7FEFF 		bl	CRYP_DataIn
 847:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2794              		.loc 1 847 18
 2795 0484 D7F80031 		ldr	r3, [r7, #256]
 2796 0488 0433     		adds	r3, r3, #4
 2797 048a C7F80031 		str	r3, [r7, #256]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 79


 848:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2798              		.loc 1 848 22
 2799 048e D7F80031 		ldr	r3, [r7, #256]
 2800              		.loc 1 848 9
 2801 0492 1B68     		ldr	r3, [r3]
 2802 0494 1846     		mov	r0, r3
 2803 0496 FFF7FEFF 		bl	CRYP_DataIn
 849:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2804              		.loc 1 849 18
 2805 049a D7F80031 		ldr	r3, [r7, #256]
 2806 049e 0433     		adds	r3, r3, #4
 2807 04a0 C7F80031 		str	r3, [r7, #256]
 850:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2808              		.loc 1 850 22
 2809 04a4 D7F80031 		ldr	r3, [r7, #256]
 2810              		.loc 1 850 9
 2811 04a8 1B68     		ldr	r3, [r3]
 2812 04aa 1846     		mov	r0, r3
 2813 04ac FFF7FEFF 		bl	CRYP_DataIn
 851:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2814              		.loc 1 851 18
 2815 04b0 D7F80031 		ldr	r3, [r7, #256]
 2816 04b4 0433     		adds	r3, r3, #4
 2817 04b6 C7F80031 		str	r3, [r7, #256]
 852:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2818              		.loc 1 852 22
 2819 04ba D7F80031 		ldr	r3, [r7, #256]
 2820              		.loc 1 852 9
 2821 04be 1B68     		ldr	r3, [r3]
 2822 04c0 1846     		mov	r0, r3
 2823 04c2 FFF7FEFF 		bl	CRYP_DataIn
 853:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2824              		.loc 1 853 18
 2825 04c6 D7F80031 		ldr	r3, [r7, #256]
 2826 04ca 0433     		adds	r3, r3, #4
 2827 04cc C7F80031 		str	r3, [r7, #256]
 854:./Library/stm32f4xx_cryp_aes.c ****         
 855:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 856:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 2828              		.loc 1 856 17
 2829 04d0 0023     		movs	r3, #0
 2830 04d2 7B61     		str	r3, [r7, #20]
 2831              	.L169:
 857:./Library/stm32f4xx_cryp_aes.c ****         do
 858:./Library/stm32f4xx_cryp_aes.c ****         {
 859:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 2832              		.loc 1 859 24 discriminator 2
 2833 04d4 1020     		movs	r0, #16
 2834 04d6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2835 04da 0346     		mov	r3, r0
 2836              		.loc 1 859 22 discriminator 2
 2837 04dc C7F8F030 		str	r3, [r7, #240]
 860:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 2838              		.loc 1 860 18 discriminator 2
 2839 04e0 7B69     		ldr	r3, [r7, #20]
 2840 04e2 0133     		adds	r3, r3, #1
 2841 04e4 7B61     		str	r3, [r7, #20]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 80


 861:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2842              		.loc 1 861 26 discriminator 2
 2843 04e6 7B69     		ldr	r3, [r7, #20]
 2844              		.loc 1 861 9 discriminator 2
 2845 04e8 B3F5803F 		cmp	r3, #65536
 2846 04ec 03D0     		beq	.L168
 2847              		.loc 1 861 46 discriminator 1
 2848 04ee D7F8F030 		ldr	r3, [r7, #240]
 2849 04f2 002B     		cmp	r3, #0
 2850 04f4 EED1     		bne	.L169
 2851              	.L168:
 862:./Library/stm32f4xx_cryp_aes.c **** 
 863:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 2852              		.loc 1 863 12
 2853 04f6 D7F8F030 		ldr	r3, [r7, #240]
 2854 04fa 002B     		cmp	r3, #0
 2855 04fc 03D0     		beq	.L207
 864:./Library/stm32f4xx_cryp_aes.c ****         {
 865:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 2856              		.loc 1 865 18
 2857 04fe 0023     		movs	r3, #0
 2858 0500 87F80731 		strb	r3, [r7, #263]
 2859 0504 32E0     		b	.L171
 2860              	.L207:
 866:./Library/stm32f4xx_cryp_aes.c ****         }
 867:./Library/stm32f4xx_cryp_aes.c ****         else
 868:./Library/stm32f4xx_cryp_aes.c ****         {
 869:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 870:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 2861              		.loc 1 870 16
 2862 0506 00BF     		nop
 2863              	.L172:
 2864              		.loc 1 870 17 discriminator 1
 2865 0508 0420     		movs	r0, #4
 2866 050a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2867 050e 0346     		mov	r3, r0
 2868              		.loc 1 870 16 discriminator 1
 2869 0510 002B     		cmp	r3, #0
 2870 0512 F9D0     		beq	.L172
 871:./Library/stm32f4xx_cryp_aes.c ****           {
 872:./Library/stm32f4xx_cryp_aes.c ****           }
 873:./Library/stm32f4xx_cryp_aes.c ****           
 874:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 875:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2871              		.loc 1 875 12
 2872 0514 D7F8FC40 		ldr	r4, [r7, #252]
 2873              		.loc 1 875 38
 2874 0518 FFF7FEFF 		bl	CRYP_DataOut
 2875 051c 0346     		mov	r3, r0
 2876              		.loc 1 875 36
 2877 051e 2360     		str	r3, [r4]
 876:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2878              		.loc 1 876 21
 2879 0520 D7F8FC30 		ldr	r3, [r7, #252]
 2880 0524 0433     		adds	r3, r3, #4
 2881 0526 C7F8FC30 		str	r3, [r7, #252]
 877:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 81


 2882              		.loc 1 877 12
 2883 052a D7F8FC40 		ldr	r4, [r7, #252]
 2884              		.loc 1 877 38
 2885 052e FFF7FEFF 		bl	CRYP_DataOut
 2886 0532 0346     		mov	r3, r0
 2887              		.loc 1 877 36
 2888 0534 2360     		str	r3, [r4]
 878:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2889              		.loc 1 878 21
 2890 0536 D7F8FC30 		ldr	r3, [r7, #252]
 2891 053a 0433     		adds	r3, r3, #4
 2892 053c C7F8FC30 		str	r3, [r7, #252]
 879:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2893              		.loc 1 879 12
 2894 0540 D7F8FC40 		ldr	r4, [r7, #252]
 2895              		.loc 1 879 38
 2896 0544 FFF7FEFF 		bl	CRYP_DataOut
 2897 0548 0346     		mov	r3, r0
 2898              		.loc 1 879 36
 2899 054a 2360     		str	r3, [r4]
 880:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2900              		.loc 1 880 21
 2901 054c D7F8FC30 		ldr	r3, [r7, #252]
 2902 0550 0433     		adds	r3, r3, #4
 2903 0552 C7F8FC30 		str	r3, [r7, #252]
 881:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2904              		.loc 1 881 12
 2905 0556 D7F8FC40 		ldr	r4, [r7, #252]
 2906              		.loc 1 881 38
 2907 055a FFF7FEFF 		bl	CRYP_DataOut
 2908 055e 0346     		mov	r3, r0
 2909              		.loc 1 881 36
 2910 0560 2360     		str	r3, [r4]
 882:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2911              		.loc 1 882 21
 2912 0562 D7F8FC30 		ldr	r3, [r7, #252]
 2913 0566 0433     		adds	r3, r3, #4
 2914 0568 C7F8FC30 		str	r3, [r7, #252]
 2915              	.L171:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2916              		.loc 1 839 87 discriminator 2
 2917 056c D7F8F430 		ldr	r3, [r7, #244]
 2918 0570 1033     		adds	r3, r3, #16
 2919 0572 C7F8F430 		str	r3, [r7, #244]
 2920              	.L166:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2921              		.loc 1 839 7 discriminator 1
 2922 0576 D7F8F420 		ldr	r2, [r7, #244]
 2923 057a D7F82C31 		ldr	r3, [r7, #300]
 2924 057e 9A42     		cmp	r2, r3
 2925 0580 04D2     		bcs	.L164
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2926              		.loc 1 839 53 discriminator 3
 2927 0582 97F80731 		ldrb	r3, [r7, #263]	@ zero_extendqisi2
 2928 0586 002B     		cmp	r3, #0
 2929 0588 7FF46FAF 		bne	.L173
 2930              	.L164:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 82


 883:./Library/stm32f4xx_cryp_aes.c ****         }
 884:./Library/stm32f4xx_cryp_aes.c ****       }
 885:./Library/stm32f4xx_cryp_aes.c ****     }
 886:./Library/stm32f4xx_cryp_aes.c ****     
 887:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 888:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 889:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 2931              		.loc 1 889 5
 2932 058c 4FF44030 		mov	r0, #196608
 2933 0590 FFF7FEFF 		bl	CRYP_PhaseConfig
 890:./Library/stm32f4xx_cryp_aes.c ****     
 891:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 892:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2934              		.loc 1 892 5
 2935 0594 0120     		movs	r0, #1
 2936 0596 FFF7FEFF 		bl	CRYP_Cmd
 893:./Library/stm32f4xx_cryp_aes.c ****     
 894:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 2937              		.loc 1 894 8
 2938 059a FFF7FEFF 		bl	CRYP_GetCmdStatus
 2939 059e 0346     		mov	r3, r0
 2940              		.loc 1 894 7
 2941 05a0 002B     		cmp	r3, #0
 2942 05a2 01D1     		bne	.L174
 895:./Library/stm32f4xx_cryp_aes.c ****     {
 896:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 897:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 898:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
 2943              		.loc 1 898 13
 2944 05a4 0023     		movs	r3, #0
 2945 05a6 17E2     		b	.L205
 2946              	.L174:
 899:./Library/stm32f4xx_cryp_aes.c ****     }
 900:./Library/stm32f4xx_cryp_aes.c ****     
 901:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 2947              		.loc 1 902 35
 2948 05a8 D7E93601 		ldrd	r0, [r7, #216]
 2949 05ac 4FF00002 		mov	r2, #0
 2950 05b0 4FF00003 		mov	r3, #0
 2951 05b4 0A00     		movs	r2, r1
 2952 05b6 0023     		movs	r3, #0
 2953              		.loc 1 902 5
 2954 05b8 1346     		mov	r3, r2
 2955 05ba BB66     		str	r3, [r7, #104]
 2956              	.LBB398:
 2957              	.LBB399:
 2958              		.loc 2 498 10
 2959 05bc BB6E     		ldr	r3, [r7, #104]
 2960 05be 1BBA     		rev	r3, r3
 2961              	.LBE399:
 2962              	.LBE398:
 2963              		.loc 1 902 5
 2964 05c0 1846     		mov	r0, r3
 2965 05c2 FFF7FEFF 		bl	CRYP_DataIn
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 2966              		.loc 1 903 5
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 83


 2967 05c6 D7F8D830 		ldr	r3, [r7, #216]
 2968 05ca FB66     		str	r3, [r7, #108]
 2969              	.LBB400:
 2970              	.LBB401:
 2971              		.loc 2 498 10
 2972 05cc FB6E     		ldr	r3, [r7, #108]
 2973 05ce 1BBA     		rev	r3, r3
 2974              	.LBE401:
 2975              	.LBE400:
 2976              		.loc 1 903 5
 2977 05d0 1846     		mov	r0, r3
 2978 05d2 FFF7FEFF 		bl	CRYP_DataIn
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 2979              		.loc 1 904 34
 2980 05d6 D7E93401 		ldrd	r0, [r7, #208]
 2981 05da 4FF00002 		mov	r2, #0
 2982 05de 4FF00003 		mov	r3, #0
 2983 05e2 0A00     		movs	r2, r1
 2984 05e4 0023     		movs	r3, #0
 2985              		.loc 1 904 5
 2986 05e6 1346     		mov	r3, r2
 2987 05e8 3B67     		str	r3, [r7, #112]
 2988              	.LBB402:
 2989              	.LBB403:
 2990              		.loc 2 498 10
 2991 05ea 3B6F     		ldr	r3, [r7, #112]
 2992 05ec 1BBA     		rev	r3, r3
 2993              	.LBE403:
 2994              	.LBE402:
 2995              		.loc 1 904 5
 2996 05ee 1846     		mov	r0, r3
 2997 05f0 FFF7FEFF 		bl	CRYP_DataIn
 905:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 2998              		.loc 1 905 5
 2999 05f4 D7F8D030 		ldr	r3, [r7, #208]
 3000 05f8 7B67     		str	r3, [r7, #116]
 3001              	.LBB404:
 3002              	.LBB405:
 3003              		.loc 2 498 10
 3004 05fa 7B6F     		ldr	r3, [r7, #116]
 3005 05fc 1BBA     		rev	r3, r3
 3006              	.LBE405:
 3007              	.LBE404:
 3008              		.loc 1 905 5
 3009 05fe 1846     		mov	r0, r3
 3010 0600 FFF7FEFF 		bl	CRYP_DataIn
 906:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 907:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3011              		.loc 1 907 10
 3012 0604 00BF     		nop
 3013              	.L179:
 3014              		.loc 1 907 11 discriminator 1
 3015 0606 0420     		movs	r0, #4
 3016 0608 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3017 060c 0346     		mov	r3, r0
 3018              		.loc 1 907 10 discriminator 1
 3019 060e 002B     		cmp	r3, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 84


 3020 0610 F9D0     		beq	.L179
 908:./Library/stm32f4xx_cryp_aes.c ****     {
 909:./Library/stm32f4xx_cryp_aes.c ****     }
 910:./Library/stm32f4xx_cryp_aes.c ****     
 911:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3021              		.loc 1 911 13
 3022 0612 D7F83C31 		ldr	r3, [r7, #316]
 3023 0616 C7F8E430 		str	r3, [r7, #228]
 912:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 913:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3024              		.loc 1 913 6
 3025 061a D7F8E440 		ldr	r4, [r7, #228]
 3026              		.loc 1 913 29
 3027 061e FFF7FEFF 		bl	CRYP_DataOut
 3028 0622 0346     		mov	r3, r0
 3029              		.loc 1 913 27
 3030 0624 2360     		str	r3, [r4]
 914:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3031              		.loc 1 914 12
 3032 0626 D7F8E430 		ldr	r3, [r7, #228]
 3033 062a 0433     		adds	r3, r3, #4
 3034 062c C7F8E430 		str	r3, [r7, #228]
 915:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3035              		.loc 1 915 6
 3036 0630 D7F8E440 		ldr	r4, [r7, #228]
 3037              		.loc 1 915 29
 3038 0634 FFF7FEFF 		bl	CRYP_DataOut
 3039 0638 0346     		mov	r3, r0
 3040              		.loc 1 915 27
 3041 063a 2360     		str	r3, [r4]
 916:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3042              		.loc 1 916 12
 3043 063c D7F8E430 		ldr	r3, [r7, #228]
 3044 0640 0433     		adds	r3, r3, #4
 3045 0642 C7F8E430 		str	r3, [r7, #228]
 917:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3046              		.loc 1 917 6
 3047 0646 D7F8E440 		ldr	r4, [r7, #228]
 3048              		.loc 1 917 29
 3049 064a FFF7FEFF 		bl	CRYP_DataOut
 3050 064e 0346     		mov	r3, r0
 3051              		.loc 1 917 27
 3052 0650 2360     		str	r3, [r4]
 918:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3053              		.loc 1 918 12
 3054 0652 D7F8E430 		ldr	r3, [r7, #228]
 3055 0656 0433     		adds	r3, r3, #4
 3056 0658 C7F8E430 		str	r3, [r7, #228]
 919:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3057              		.loc 1 919 6
 3058 065c D7F8E440 		ldr	r4, [r7, #228]
 3059              		.loc 1 919 29
 3060 0660 FFF7FEFF 		bl	CRYP_DataOut
 3061 0664 0346     		mov	r3, r0
 3062              		.loc 1 919 27
 3063 0666 2360     		str	r3, [r4]
 920:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 85


 3064              		.loc 1 920 12
 3065 0668 D7F8E430 		ldr	r3, [r7, #228]
 3066 066c 0433     		adds	r3, r3, #4
 3067 066e C7F8E430 		str	r3, [r7, #228]
 3068 0672 ACE1     		b	.L180
 3069              	.L154:
 921:./Library/stm32f4xx_cryp_aes.c ****   }
 922:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 923:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 924:./Library/stm32f4xx_cryp_aes.c ****   {
 925:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 926:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 3070              		.loc 1 926 5
 3071 0674 FFF7FEFF 		bl	CRYP_FIFOFlush
 927:./Library/stm32f4xx_cryp_aes.c ****     
 928:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 929:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 3072              		.loc 1 929 5
 3073 0678 07F12803 		add	r3, r7, #40
 3074 067c 1846     		mov	r0, r3
 3075 067e FFF7FEFF 		bl	CRYP_KeyInit
 930:./Library/stm32f4xx_cryp_aes.c ****     
 931:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 932:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 3076              		.loc 1 932 5
 3077 0682 07F11803 		add	r3, r7, #24
 3078 0686 1846     		mov	r0, r3
 3079 0688 FFF7FEFF 		bl	CRYP_IVInit
 933:./Library/stm32f4xx_cryp_aes.c ****     
 934:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 935:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 3080              		.loc 1 935 41
 3081 068c 0423     		movs	r3, #4
 3082 068e BB64     		str	r3, [r7, #72]
 936:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 3083              		.loc 1 936 42
 3084 0690 4FF40023 		mov	r3, #524288
 3085 0694 FB64     		str	r3, [r7, #76]
 937:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3086              		.loc 1 937 42
 3087 0696 8023     		movs	r3, #128
 3088 0698 3B65     		str	r3, [r7, #80]
 938:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3089              		.loc 1 938 5
 3090 069a 07F14803 		add	r3, r7, #72
 3091 069e 1846     		mov	r0, r3
 3092 06a0 FFF7FEFF 		bl	CRYP_Init
 939:./Library/stm32f4xx_cryp_aes.c ****     
 940:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 941:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 942:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 3093              		.loc 1 942 5
 3094 06a4 0020     		movs	r0, #0
 3095 06a6 FFF7FEFF 		bl	CRYP_PhaseConfig
 943:./Library/stm32f4xx_cryp_aes.c ****     
 944:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 945:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 86


 3096              		.loc 1 945 5
 3097 06aa 0120     		movs	r0, #1
 3098 06ac FFF7FEFF 		bl	CRYP_Cmd
 946:./Library/stm32f4xx_cryp_aes.c ****     
 947:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 948:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 3099              		.loc 1 948 10
 3100 06b0 00BF     		nop
 3101              	.L181:
 3102              		.loc 1 948 11 discriminator 1
 3103 06b2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3104 06b6 0346     		mov	r3, r0
 3105              		.loc 1 948 10 discriminator 1
 3106 06b8 012B     		cmp	r3, #1
 3107 06ba FAD0     		beq	.L181
 949:./Library/stm32f4xx_cryp_aes.c ****     {
 950:./Library/stm32f4xx_cryp_aes.c ****     }
 951:./Library/stm32f4xx_cryp_aes.c ****     
 952:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 953:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 3108              		.loc 1 953 7
 3109 06bc D7F83431 		ldr	r3, [r7, #308]
 3110 06c0 002B     		cmp	r3, #0
 3111 06c2 69D0     		beq	.L182
 954:./Library/stm32f4xx_cryp_aes.c ****     {
 955:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 956:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 3112              		.loc 1 956 7
 3113 06c4 4FF48030 		mov	r0, #65536
 3114 06c8 FFF7FEFF 		bl	CRYP_PhaseConfig
 957:./Library/stm32f4xx_cryp_aes.c ****       
 958:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 959:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 3115              		.loc 1 959 7
 3116 06cc 0120     		movs	r0, #1
 3117 06ce FFF7FEFF 		bl	CRYP_Cmd
 960:./Library/stm32f4xx_cryp_aes.c ****       
 961:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 3118              		.loc 1 961 10
 3119 06d2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3120 06d6 0346     		mov	r3, r0
 3121              		.loc 1 961 9
 3122 06d8 002B     		cmp	r3, #0
 3123 06da 01D1     		bne	.L183
 962:./Library/stm32f4xx_cryp_aes.c ****       {
 963:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 964:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 965:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 3124              		.loc 1 965 15
 3125 06dc 0023     		movs	r3, #0
 3126 06de 7BE1     		b	.L205
 3127              	.L183:
 966:./Library/stm32f4xx_cryp_aes.c ****       }
 967:./Library/stm32f4xx_cryp_aes.c ****       
 968:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 3128              		.loc 1 968 23
 3129 06e0 0023     		movs	r3, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 87


 3130 06e2 C7F8F430 		str	r3, [r7, #244]
 3131              		.loc 1 968 7
 3132 06e6 37E0     		b	.L184
 3133              	.L186:
 969:./Library/stm32f4xx_cryp_aes.c ****       {
 970:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 971:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 3134              		.loc 1 971 14
 3135 06e8 00BF     		nop
 3136              	.L185:
 3137              		.loc 1 971 15 discriminator 1
 3138 06ea 0120     		movs	r0, #1
 3139 06ec FFF7FEFF 		bl	CRYP_GetFlagStatus
 3140 06f0 0346     		mov	r3, r0
 3141              		.loc 1 971 14 discriminator 1
 3142 06f2 002B     		cmp	r3, #0
 3143 06f4 F9D0     		beq	.L185
 972:./Library/stm32f4xx_cryp_aes.c ****         {
 973:./Library/stm32f4xx_cryp_aes.c ****         }
 974:./Library/stm32f4xx_cryp_aes.c ****         
 975:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 976:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3144              		.loc 1 976 22 discriminator 2
 3145 06f6 D7F8F830 		ldr	r3, [r7, #248]
 3146              		.loc 1 976 9 discriminator 2
 3147 06fa 1B68     		ldr	r3, [r3]
 3148 06fc 1846     		mov	r0, r3
 3149 06fe FFF7FEFF 		bl	CRYP_DataIn
 977:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3150              		.loc 1 977 19 discriminator 2
 3151 0702 D7F8F830 		ldr	r3, [r7, #248]
 3152 0706 0433     		adds	r3, r3, #4
 3153 0708 C7F8F830 		str	r3, [r7, #248]
 978:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3154              		.loc 1 978 22 discriminator 2
 3155 070c D7F8F830 		ldr	r3, [r7, #248]
 3156              		.loc 1 978 9 discriminator 2
 3157 0710 1B68     		ldr	r3, [r3]
 3158 0712 1846     		mov	r0, r3
 3159 0714 FFF7FEFF 		bl	CRYP_DataIn
 979:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3160              		.loc 1 979 19 discriminator 2
 3161 0718 D7F8F830 		ldr	r3, [r7, #248]
 3162 071c 0433     		adds	r3, r3, #4
 3163 071e C7F8F830 		str	r3, [r7, #248]
 980:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3164              		.loc 1 980 22 discriminator 2
 3165 0722 D7F8F830 		ldr	r3, [r7, #248]
 3166              		.loc 1 980 9 discriminator 2
 3167 0726 1B68     		ldr	r3, [r3]
 3168 0728 1846     		mov	r0, r3
 3169 072a FFF7FEFF 		bl	CRYP_DataIn
 981:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3170              		.loc 1 981 19 discriminator 2
 3171 072e D7F8F830 		ldr	r3, [r7, #248]
 3172 0732 0433     		adds	r3, r3, #4
 3173 0734 C7F8F830 		str	r3, [r7, #248]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 88


 982:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3174              		.loc 1 982 22 discriminator 2
 3175 0738 D7F8F830 		ldr	r3, [r7, #248]
 3176              		.loc 1 982 9 discriminator 2
 3177 073c 1B68     		ldr	r3, [r3]
 3178 073e 1846     		mov	r0, r3
 3179 0740 FFF7FEFF 		bl	CRYP_DataIn
 983:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3180              		.loc 1 983 19 discriminator 2
 3181 0744 D7F8F830 		ldr	r3, [r7, #248]
 3182 0748 0433     		adds	r3, r3, #4
 3183 074a C7F8F830 		str	r3, [r7, #248]
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3184              		.loc 1 968 64 discriminator 2
 3185 074e D7F8F430 		ldr	r3, [r7, #244]
 3186 0752 1033     		adds	r3, r3, #16
 3187 0754 C7F8F430 		str	r3, [r7, #244]
 3188              	.L184:
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3189              		.loc 1 968 7 discriminator 1
 3190 0758 D7F8F420 		ldr	r2, [r7, #244]
 3191 075c D7F83431 		ldr	r3, [r7, #308]
 3192 0760 9A42     		cmp	r2, r3
 3193 0762 C1D3     		bcc	.L186
 984:./Library/stm32f4xx_cryp_aes.c ****       }
 985:./Library/stm32f4xx_cryp_aes.c ****       
 986:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 987:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 3194              		.loc 1 987 15
 3195 0764 0023     		movs	r3, #0
 3196 0766 7B61     		str	r3, [r7, #20]
 3197              	.L188:
 988:./Library/stm32f4xx_cryp_aes.c ****       do
 989:./Library/stm32f4xx_cryp_aes.c ****       {
 990:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 3198              		.loc 1 990 22 discriminator 2
 3199 0768 1020     		movs	r0, #16
 3200 076a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3201 076e 0346     		mov	r3, r0
 3202              		.loc 1 990 20 discriminator 2
 3203 0770 C7F8F030 		str	r3, [r7, #240]
 991:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 3204              		.loc 1 991 16 discriminator 2
 3205 0774 7B69     		ldr	r3, [r7, #20]
 3206 0776 0133     		adds	r3, r3, #1
 3207 0778 7B61     		str	r3, [r7, #20]
 992:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3208              		.loc 1 992 24 discriminator 2
 3209 077a 7B69     		ldr	r3, [r7, #20]
 3210              		.loc 1 992 7 discriminator 2
 3211 077c B3F5803F 		cmp	r3, #65536
 3212 0780 03D0     		beq	.L187
 3213              		.loc 1 992 44 discriminator 1
 3214 0782 D7F8F030 		ldr	r3, [r7, #240]
 3215 0786 002B     		cmp	r3, #0
 3216 0788 EED1     		bne	.L188
 3217              	.L187:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 89


 993:./Library/stm32f4xx_cryp_aes.c **** 
 994:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 3218              		.loc 1 994 10
 3219 078a D7F8F030 		ldr	r3, [r7, #240]
 3220 078e 002B     		cmp	r3, #0
 3221 0790 02D0     		beq	.L182
 995:./Library/stm32f4xx_cryp_aes.c ****       {
 996:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 3222              		.loc 1 996 16
 3223 0792 0023     		movs	r3, #0
 3224 0794 87F80731 		strb	r3, [r7, #263]
 3225              	.L182:
 997:./Library/stm32f4xx_cryp_aes.c ****       }
 998:./Library/stm32f4xx_cryp_aes.c ****     }
 999:./Library/stm32f4xx_cryp_aes.c ****     
1000:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1001:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 3226              		.loc 1 1001 7
 3227 0798 D7F82C31 		ldr	r3, [r7, #300]
 3228 079c 002B     		cmp	r3, #0
 3229 079e 00F0A380 		beq	.L189
1002:./Library/stm32f4xx_cryp_aes.c ****     {
1003:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1004:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 3230              		.loc 1 1004 7
 3231 07a2 4FF40030 		mov	r0, #131072
 3232 07a6 FFF7FEFF 		bl	CRYP_PhaseConfig
1005:./Library/stm32f4xx_cryp_aes.c **** 
1006:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1007:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 3233              		.loc 1 1007 7
 3234 07aa 0120     		movs	r0, #1
 3235 07ac FFF7FEFF 		bl	CRYP_Cmd
1008:./Library/stm32f4xx_cryp_aes.c ****       
1009:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 3236              		.loc 1 1009 10
 3237 07b0 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3238 07b4 0346     		mov	r3, r0
 3239              		.loc 1 1009 9
 3240 07b6 002B     		cmp	r3, #0
 3241 07b8 01D1     		bne	.L190
1010:./Library/stm32f4xx_cryp_aes.c ****       {
1011:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1012:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1013:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 3242              		.loc 1 1013 15
 3243 07ba 0023     		movs	r3, #0
 3244 07bc 0CE1     		b	.L205
 3245              	.L190:
1014:./Library/stm32f4xx_cryp_aes.c ****       }
1015:./Library/stm32f4xx_cryp_aes.c ****       
1016:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 3246              		.loc 1 1016 23
 3247 07be 0023     		movs	r3, #0
 3248 07c0 C7F8F430 		str	r3, [r7, #244]
 3249              		.loc 1 1016 7
 3250 07c4 85E0     		b	.L191
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 90


 3251              	.L198:
1017:./Library/stm32f4xx_cryp_aes.c ****       {
1018:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1019:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 3252              		.loc 1 1019 14
 3253 07c6 00BF     		nop
 3254              	.L192:
 3255              		.loc 1 1019 15 discriminator 1
 3256 07c8 0120     		movs	r0, #1
 3257 07ca FFF7FEFF 		bl	CRYP_GetFlagStatus
 3258 07ce 0346     		mov	r3, r0
 3259              		.loc 1 1019 14 discriminator 1
 3260 07d0 002B     		cmp	r3, #0
 3261 07d2 F9D0     		beq	.L192
1020:./Library/stm32f4xx_cryp_aes.c ****         {
1021:./Library/stm32f4xx_cryp_aes.c ****         }
1022:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1023:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3262              		.loc 1 1023 22
 3263 07d4 D7F80031 		ldr	r3, [r7, #256]
 3264              		.loc 1 1023 9
 3265 07d8 1B68     		ldr	r3, [r3]
 3266 07da 1846     		mov	r0, r3
 3267 07dc FFF7FEFF 		bl	CRYP_DataIn
1024:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3268              		.loc 1 1024 18
 3269 07e0 D7F80031 		ldr	r3, [r7, #256]
 3270 07e4 0433     		adds	r3, r3, #4
 3271 07e6 C7F80031 		str	r3, [r7, #256]
1025:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3272              		.loc 1 1025 22
 3273 07ea D7F80031 		ldr	r3, [r7, #256]
 3274              		.loc 1 1025 9
 3275 07ee 1B68     		ldr	r3, [r3]
 3276 07f0 1846     		mov	r0, r3
 3277 07f2 FFF7FEFF 		bl	CRYP_DataIn
1026:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3278              		.loc 1 1026 18
 3279 07f6 D7F80031 		ldr	r3, [r7, #256]
 3280 07fa 0433     		adds	r3, r3, #4
 3281 07fc C7F80031 		str	r3, [r7, #256]
1027:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3282              		.loc 1 1027 22
 3283 0800 D7F80031 		ldr	r3, [r7, #256]
 3284              		.loc 1 1027 9
 3285 0804 1B68     		ldr	r3, [r3]
 3286 0806 1846     		mov	r0, r3
 3287 0808 FFF7FEFF 		bl	CRYP_DataIn
1028:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3288              		.loc 1 1028 18
 3289 080c D7F80031 		ldr	r3, [r7, #256]
 3290 0810 0433     		adds	r3, r3, #4
 3291 0812 C7F80031 		str	r3, [r7, #256]
1029:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3292              		.loc 1 1029 22
 3293 0816 D7F80031 		ldr	r3, [r7, #256]
 3294              		.loc 1 1029 9
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 91


 3295 081a 1B68     		ldr	r3, [r3]
 3296 081c 1846     		mov	r0, r3
 3297 081e FFF7FEFF 		bl	CRYP_DataIn
1030:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3298              		.loc 1 1030 18
 3299 0822 D7F80031 		ldr	r3, [r7, #256]
 3300 0826 0433     		adds	r3, r3, #4
 3301 0828 C7F80031 		str	r3, [r7, #256]
1031:./Library/stm32f4xx_cryp_aes.c ****         
1032:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1033:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 3302              		.loc 1 1033 17
 3303 082c 0023     		movs	r3, #0
 3304 082e 7B61     		str	r3, [r7, #20]
 3305              	.L194:
1034:./Library/stm32f4xx_cryp_aes.c ****         do
1035:./Library/stm32f4xx_cryp_aes.c ****         {
1036:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 3306              		.loc 1 1036 24 discriminator 2
 3307 0830 1020     		movs	r0, #16
 3308 0832 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3309 0836 0346     		mov	r3, r0
 3310              		.loc 1 1036 22 discriminator 2
 3311 0838 C7F8F030 		str	r3, [r7, #240]
1037:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 3312              		.loc 1 1037 18 discriminator 2
 3313 083c 7B69     		ldr	r3, [r7, #20]
 3314 083e 0133     		adds	r3, r3, #1
 3315 0840 7B61     		str	r3, [r7, #20]
1038:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3316              		.loc 1 1038 26 discriminator 2
 3317 0842 7B69     		ldr	r3, [r7, #20]
 3318              		.loc 1 1038 9 discriminator 2
 3319 0844 B3F5803F 		cmp	r3, #65536
 3320 0848 03D0     		beq	.L193
 3321              		.loc 1 1038 46 discriminator 1
 3322 084a D7F8F030 		ldr	r3, [r7, #240]
 3323 084e 002B     		cmp	r3, #0
 3324 0850 EED1     		bne	.L194
 3325              	.L193:
1039:./Library/stm32f4xx_cryp_aes.c **** 
1040:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3326              		.loc 1 1040 12
 3327 0852 D7F8F030 		ldr	r3, [r7, #240]
 3328 0856 002B     		cmp	r3, #0
 3329 0858 03D0     		beq	.L208
1041:./Library/stm32f4xx_cryp_aes.c ****         {
1042:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3330              		.loc 1 1042 18
 3331 085a 0023     		movs	r3, #0
 3332 085c 87F80731 		strb	r3, [r7, #263]
 3333 0860 32E0     		b	.L196
 3334              	.L208:
1043:./Library/stm32f4xx_cryp_aes.c ****         }
1044:./Library/stm32f4xx_cryp_aes.c ****         else
1045:./Library/stm32f4xx_cryp_aes.c ****         {
1046:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 92


1047:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3335              		.loc 1 1047 16
 3336 0862 00BF     		nop
 3337              	.L197:
 3338              		.loc 1 1047 17 discriminator 1
 3339 0864 0420     		movs	r0, #4
 3340 0866 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3341 086a 0346     		mov	r3, r0
 3342              		.loc 1 1047 16 discriminator 1
 3343 086c 002B     		cmp	r3, #0
 3344 086e F9D0     		beq	.L197
1048:./Library/stm32f4xx_cryp_aes.c ****           {
1049:./Library/stm32f4xx_cryp_aes.c ****           }
1050:./Library/stm32f4xx_cryp_aes.c ****           
1051:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1052:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3345              		.loc 1 1052 12
 3346 0870 D7F8FC40 		ldr	r4, [r7, #252]
 3347              		.loc 1 1052 38
 3348 0874 FFF7FEFF 		bl	CRYP_DataOut
 3349 0878 0346     		mov	r3, r0
 3350              		.loc 1 1052 36
 3351 087a 2360     		str	r3, [r4]
1053:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3352              		.loc 1 1053 21
 3353 087c D7F8FC30 		ldr	r3, [r7, #252]
 3354 0880 0433     		adds	r3, r3, #4
 3355 0882 C7F8FC30 		str	r3, [r7, #252]
1054:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3356              		.loc 1 1054 12
 3357 0886 D7F8FC40 		ldr	r4, [r7, #252]
 3358              		.loc 1 1054 38
 3359 088a FFF7FEFF 		bl	CRYP_DataOut
 3360 088e 0346     		mov	r3, r0
 3361              		.loc 1 1054 36
 3362 0890 2360     		str	r3, [r4]
1055:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3363              		.loc 1 1055 21
 3364 0892 D7F8FC30 		ldr	r3, [r7, #252]
 3365 0896 0433     		adds	r3, r3, #4
 3366 0898 C7F8FC30 		str	r3, [r7, #252]
1056:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3367              		.loc 1 1056 12
 3368 089c D7F8FC40 		ldr	r4, [r7, #252]
 3369              		.loc 1 1056 38
 3370 08a0 FFF7FEFF 		bl	CRYP_DataOut
 3371 08a4 0346     		mov	r3, r0
 3372              		.loc 1 1056 36
 3373 08a6 2360     		str	r3, [r4]
1057:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3374              		.loc 1 1057 21
 3375 08a8 D7F8FC30 		ldr	r3, [r7, #252]
 3376 08ac 0433     		adds	r3, r3, #4
 3377 08ae C7F8FC30 		str	r3, [r7, #252]
1058:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3378              		.loc 1 1058 12
 3379 08b2 D7F8FC40 		ldr	r4, [r7, #252]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 93


 3380              		.loc 1 1058 38
 3381 08b6 FFF7FEFF 		bl	CRYP_DataOut
 3382 08ba 0346     		mov	r3, r0
 3383              		.loc 1 1058 36
 3384 08bc 2360     		str	r3, [r4]
1059:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3385              		.loc 1 1059 21
 3386 08be D7F8FC30 		ldr	r3, [r7, #252]
 3387 08c2 0433     		adds	r3, r3, #4
 3388 08c4 C7F8FC30 		str	r3, [r7, #252]
 3389              	.L196:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3390              		.loc 1 1016 87 discriminator 2
 3391 08c8 D7F8F430 		ldr	r3, [r7, #244]
 3392 08cc 1033     		adds	r3, r3, #16
 3393 08ce C7F8F430 		str	r3, [r7, #244]
 3394              	.L191:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3395              		.loc 1 1016 7 discriminator 1
 3396 08d2 D7F8F420 		ldr	r2, [r7, #244]
 3397 08d6 D7F82C31 		ldr	r3, [r7, #300]
 3398 08da 9A42     		cmp	r2, r3
 3399 08dc 04D2     		bcs	.L189
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3400              		.loc 1 1016 53 discriminator 3
 3401 08de 97F80731 		ldrb	r3, [r7, #263]	@ zero_extendqisi2
 3402 08e2 002B     		cmp	r3, #0
 3403 08e4 7FF46FAF 		bne	.L198
 3404              	.L189:
1060:./Library/stm32f4xx_cryp_aes.c ****         }
1061:./Library/stm32f4xx_cryp_aes.c ****       }
1062:./Library/stm32f4xx_cryp_aes.c ****     }
1063:./Library/stm32f4xx_cryp_aes.c ****     
1064:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1065:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1066:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3405              		.loc 1 1066 5
 3406 08e8 4FF44030 		mov	r0, #196608
 3407 08ec FFF7FEFF 		bl	CRYP_PhaseConfig
1067:./Library/stm32f4xx_cryp_aes.c **** 
1068:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1069:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3408              		.loc 1 1069 5
 3409 08f0 0120     		movs	r0, #1
 3410 08f2 FFF7FEFF 		bl	CRYP_Cmd
1070:./Library/stm32f4xx_cryp_aes.c ****     
1071:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3411              		.loc 1 1071 8
 3412 08f6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3413 08fa 0346     		mov	r3, r0
 3414              		.loc 1 1071 7
 3415 08fc 002B     		cmp	r3, #0
 3416 08fe 01D1     		bne	.L199
1072:./Library/stm32f4xx_cryp_aes.c ****     {
1073:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1074:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1075:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 94


 3417              		.loc 1 1075 13
 3418 0900 0023     		movs	r3, #0
 3419 0902 69E0     		b	.L205
 3420              	.L199:
1076:./Library/stm32f4xx_cryp_aes.c ****     }
1077:./Library/stm32f4xx_cryp_aes.c ****     
1078:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1079:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3421              		.loc 1 1079 35
 3422 0904 D7E93601 		ldrd	r0, [r7, #216]
 3423 0908 4FF00002 		mov	r2, #0
 3424 090c 4FF00003 		mov	r3, #0
 3425 0910 0A00     		movs	r2, r1
 3426 0912 0023     		movs	r3, #0
 3427              		.loc 1 1079 5
 3428 0914 1346     		mov	r3, r2
 3429 0916 BB65     		str	r3, [r7, #88]
 3430              	.LBB406:
 3431              	.LBB407:
 3432              		.loc 2 498 10
 3433 0918 BB6D     		ldr	r3, [r7, #88]
 3434 091a 1BBA     		rev	r3, r3
 3435              	.LBE407:
 3436              	.LBE406:
 3437              		.loc 1 1079 5
 3438 091c 1846     		mov	r0, r3
 3439 091e FFF7FEFF 		bl	CRYP_DataIn
1080:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3440              		.loc 1 1080 5
 3441 0922 D7F8D830 		ldr	r3, [r7, #216]
 3442 0926 FB65     		str	r3, [r7, #92]
 3443              	.LBB408:
 3444              	.LBB409:
 3445              		.loc 2 498 10
 3446 0928 FB6D     		ldr	r3, [r7, #92]
 3447 092a 1BBA     		rev	r3, r3
 3448              	.LBE409:
 3449              	.LBE408:
 3450              		.loc 1 1080 5
 3451 092c 1846     		mov	r0, r3
 3452 092e FFF7FEFF 		bl	CRYP_DataIn
1081:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3453              		.loc 1 1081 34
 3454 0932 D7E93401 		ldrd	r0, [r7, #208]
 3455 0936 4FF00002 		mov	r2, #0
 3456 093a 4FF00003 		mov	r3, #0
 3457 093e 0A00     		movs	r2, r1
 3458 0940 0023     		movs	r3, #0
 3459              		.loc 1 1081 5
 3460 0942 1346     		mov	r3, r2
 3461 0944 3B66     		str	r3, [r7, #96]
 3462              	.LBB410:
 3463              	.LBB411:
 3464              		.loc 2 498 10
 3465 0946 3B6E     		ldr	r3, [r7, #96]
 3466 0948 1BBA     		rev	r3, r3
 3467              	.LBE411:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 95


 3468              	.LBE410:
 3469              		.loc 1 1081 5
 3470 094a 1846     		mov	r0, r3
 3471 094c FFF7FEFF 		bl	CRYP_DataIn
1082:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3472              		.loc 1 1082 5
 3473 0950 D7F8D030 		ldr	r3, [r7, #208]
 3474 0954 7B66     		str	r3, [r7, #100]
 3475              	.LBB412:
 3476              	.LBB413:
 3477              		.loc 2 498 10
 3478 0956 7B6E     		ldr	r3, [r7, #100]
 3479 0958 1BBA     		rev	r3, r3
 3480              	.LBE413:
 3481              	.LBE412:
 3482              		.loc 1 1082 5
 3483 095a 1846     		mov	r0, r3
 3484 095c FFF7FEFF 		bl	CRYP_DataIn
1083:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1084:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3485              		.loc 1 1084 10
 3486 0960 00BF     		nop
 3487              	.L204:
 3488              		.loc 1 1084 11 discriminator 1
 3489 0962 0420     		movs	r0, #4
 3490 0964 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3491 0968 0346     		mov	r3, r0
 3492              		.loc 1 1084 10 discriminator 1
 3493 096a 002B     		cmp	r3, #0
 3494 096c F9D0     		beq	.L204
1085:./Library/stm32f4xx_cryp_aes.c ****     {
1086:./Library/stm32f4xx_cryp_aes.c ****     }
1087:./Library/stm32f4xx_cryp_aes.c ****     
1088:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3495              		.loc 1 1088 13
 3496 096e D7F83C31 		ldr	r3, [r7, #316]
 3497 0972 C7F8E430 		str	r3, [r7, #228]
1089:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1090:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3498              		.loc 1 1090 6
 3499 0976 D7F8E440 		ldr	r4, [r7, #228]
 3500              		.loc 1 1090 29
 3501 097a FFF7FEFF 		bl	CRYP_DataOut
 3502 097e 0346     		mov	r3, r0
 3503              		.loc 1 1090 27
 3504 0980 2360     		str	r3, [r4]
1091:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3505              		.loc 1 1091 12
 3506 0982 D7F8E430 		ldr	r3, [r7, #228]
 3507 0986 0433     		adds	r3, r3, #4
 3508 0988 C7F8E430 		str	r3, [r7, #228]
1092:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3509              		.loc 1 1092 6
 3510 098c D7F8E440 		ldr	r4, [r7, #228]
 3511              		.loc 1 1092 29
 3512 0990 FFF7FEFF 		bl	CRYP_DataOut
 3513 0994 0346     		mov	r3, r0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 96


 3514              		.loc 1 1092 27
 3515 0996 2360     		str	r3, [r4]
1093:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3516              		.loc 1 1093 12
 3517 0998 D7F8E430 		ldr	r3, [r7, #228]
 3518 099c 0433     		adds	r3, r3, #4
 3519 099e C7F8E430 		str	r3, [r7, #228]
1094:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3520              		.loc 1 1094 6
 3521 09a2 D7F8E440 		ldr	r4, [r7, #228]
 3522              		.loc 1 1094 29
 3523 09a6 FFF7FEFF 		bl	CRYP_DataOut
 3524 09aa 0346     		mov	r3, r0
 3525              		.loc 1 1094 27
 3526 09ac 2360     		str	r3, [r4]
1095:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3527              		.loc 1 1095 12
 3528 09ae D7F8E430 		ldr	r3, [r7, #228]
 3529 09b2 0433     		adds	r3, r3, #4
 3530 09b4 C7F8E430 		str	r3, [r7, #228]
1096:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3531              		.loc 1 1096 6
 3532 09b8 D7F8E440 		ldr	r4, [r7, #228]
 3533              		.loc 1 1096 29
 3534 09bc FFF7FEFF 		bl	CRYP_DataOut
 3535 09c0 0346     		mov	r3, r0
 3536              		.loc 1 1096 27
 3537 09c2 2360     		str	r3, [r4]
1097:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3538              		.loc 1 1097 12
 3539 09c4 D7F8E430 		ldr	r3, [r7, #228]
 3540 09c8 0433     		adds	r3, r3, #4
 3541 09ca C7F8E430 		str	r3, [r7, #228]
 3542              	.L180:
1098:./Library/stm32f4xx_cryp_aes.c ****   }
1099:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1100:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3543              		.loc 1 1100 3
 3544 09ce 0020     		movs	r0, #0
 3545 09d0 FFF7FEFF 		bl	CRYP_Cmd
1101:./Library/stm32f4xx_cryp_aes.c **** 
1102:./Library/stm32f4xx_cryp_aes.c ****   return status;
 3546              		.loc 1 1102 10
 3547 09d4 97F80731 		ldrb	r3, [r7, #263]	@ zero_extendqisi2
 3548              	.L205:
1103:./Library/stm32f4xx_cryp_aes.c **** }
 3549              		.loc 1 1103 1 discriminator 1
 3550 09d8 1846     		mov	r0, r3
 3551 09da 07F58677 		add	r7, r7, #268
 3552              	.LCFI18:
 3553              		.cfi_def_cfa_offset 28
 3554 09de BD46     		mov	sp, r7
 3555              	.LCFI19:
 3556              		.cfi_def_cfa_register 13
 3557              		@ sp needed
 3558 09e0 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 3559              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 97


 3560              	.LFE126:
 3562              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3563              		.align	1
 3564              		.global	CRYP_AES_CCM
 3565              		.syntax unified
 3566              		.thumb
 3567              		.thumb_func
 3569              	CRYP_AES_CCM:
 3570              	.LFB127:
1104:./Library/stm32f4xx_cryp_aes.c **** 
1105:./Library/stm32f4xx_cryp_aes.c **** /**
1106:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1107:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1108:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1109:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1110:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1111:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1112:./Library/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1113:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1114:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1115:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1116:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1117:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1118:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1119:./Library/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1120:./Library/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1121:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1122:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1123:./Library/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1124:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1125:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1126:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1127:./Library/stm32f4xx_cryp_aes.c ****   */
1128:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1129:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1130:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1131:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1132:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1133:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1134:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1135:./Library/stm32f4xx_cryp_aes.c **** {
 3571              		.loc 1 1135 1
 3572              		.cfi_startproc
 3573              		@ args = 36, pretend = 0, frame = 272
 3574              		@ frame_needed = 1, uses_anonymous_args = 0
 3575 0000 90B5     		push	{r4, r7, lr}
 3576              	.LCFI20:
 3577              		.cfi_def_cfa_offset 12
 3578              		.cfi_offset 4, -12
 3579              		.cfi_offset 7, -8
 3580              		.cfi_offset 14, -4
 3581 0002 C5B0     		sub	sp, sp, #276
 3582              	.LCFI21:
 3583              		.cfi_def_cfa_offset 288
 3584 0004 00AF     		add	r7, sp, #0
 3585              	.LCFI22:
 3586              		.cfi_def_cfa_register 7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 98


 3587 0006 0446     		mov	r4, r0
 3588 0008 07F58870 		add	r0, r7, #272
 3589 000c A0F58470 		sub	r0, r0, #264
 3590 0010 0160     		str	r1, [r0]
 3591 0012 07F58871 		add	r1, r7, #272
 3592 0016 A1F58671 		sub	r1, r1, #268
 3593 001a 0A60     		str	r2, [r1]
 3594 001c 07F58872 		add	r2, r7, #272
 3595 0020 A2F58872 		sub	r2, r2, #272
 3596 0024 1360     		str	r3, [r2]
 3597 0026 07F58873 		add	r3, r7, #272
 3598 002a A3F20113 		subw	r3, r3, #257
 3599 002e 2246     		mov	r2, r4
 3600 0030 1A70     		strb	r2, [r3]
1136:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
1137:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
1138:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
1139:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3601              		.loc 1 1139 17
 3602 0032 0023     		movs	r3, #0
 3603 0034 7B64     		str	r3, [r7, #68]
1140:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3604              		.loc 1 1140 12
 3605 0036 0023     		movs	r3, #0
 3606 0038 C7F8F030 		str	r3, [r7, #240]
1141:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3607              		.loc 1 1141 15
 3608 003c 0123     		movs	r3, #1
 3609 003e 87F80F31 		strb	r3, [r7, #271]
1142:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3610              		.loc 1 1142 12
 3611 0042 07F58873 		add	r3, r7, #272
 3612 0046 A3F58873 		sub	r3, r3, #272
 3613 004a 1B68     		ldr	r3, [r3]
 3614 004c C7F8EC30 		str	r3, [r7, #236]
1143:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 3615              		.loc 1 1143 12
 3616 0050 D7F82431 		ldr	r3, [r7, #292]
 3617 0054 C7F80831 		str	r3, [r7, #264]
1144:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3618              		.loc 1 1144 12
 3619 0058 D7F83831 		ldr	r3, [r7, #312]
 3620 005c C7F80431 		str	r3, [r7, #260]
1145:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3621              		.loc 1 1145 12
 3622 0060 D7F82C31 		ldr	r3, [r7, #300]
 3623 0064 C7F80031 		str	r3, [r7, #256]
1146:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3624              		.loc 1 1146 12
 3625 0068 D7F83C31 		ldr	r3, [r7, #316]
 3626 006c C7F8E830 		str	r3, [r7, #232]
1147:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3627              		.loc 1 1147 12
 3628 0070 D7F83031 		ldr	r3, [r7, #304]
 3629 0074 C7F8FC30 		str	r3, [r7, #252]
1148:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3630              		.loc 1 1148 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 99


 3631 0078 0023     		movs	r3, #0
 3632 007a C7F8F830 		str	r3, [r7, #248]
1149:./Library/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3633              		.loc 1 1149 12
 3634 007e 0023     		movs	r3, #0
 3635 0080 C7F8F430 		str	r3, [r7, #244]
1150:./Library/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3636              		.loc 1 1150 11
 3637 0084 0023     		movs	r3, #0
 3638 0086 7B63     		str	r3, [r7, #52]
 3639 0088 07F13803 		add	r3, r7, #56
 3640 008c 0022     		movs	r2, #0
 3641 008e 1A60     		str	r2, [r3]
 3642 0090 5A60     		str	r2, [r3, #4]
 3643 0092 9A60     		str	r2, [r3, #8]
1151:./Library/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3644              		.loc 1 1151 11
 3645 0094 0023     		movs	r3, #0
 3646 0096 7B62     		str	r3, [r7, #36]
 3647 0098 07F12803 		add	r3, r7, #40
 3648 009c 0022     		movs	r2, #0
 3649 009e 1A60     		str	r2, [r3]
 3650 00a0 5A60     		str	r2, [r3, #4]
 3651 00a2 9A60     		str	r2, [r3, #8]
1152:./Library/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3652              		.loc 1 1152 12
 3653 00a4 07F11403 		add	r3, r7, #20
 3654 00a8 0022     		movs	r2, #0
 3655 00aa 1A60     		str	r2, [r3]
 3656 00ac 5A60     		str	r2, [r3, #4]
 3657 00ae 9A60     		str	r2, [r3, #8]
 3658 00b0 DA60     		str	r2, [r3, #12]
1153:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3659              		.loc 1 1153 12
 3660 00b2 07F12403 		add	r3, r7, #36
 3661 00b6 C7F8E430 		str	r3, [r7, #228]
1154:./Library/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3662              		.loc 1 1154 12
 3663 00ba 07F13403 		add	r3, r7, #52
 3664 00be C7F8E030 		str	r3, [r7, #224]
1155:./Library/stm32f4xx_cryp_aes.c ****   
1156:./Library/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1157:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3665              		.loc 1 1157 5
 3666 00c2 D7F8FC30 		ldr	r3, [r7, #252]
 3667 00c6 002B     		cmp	r3, #0
 3668 00c8 00F0B080 		beq	.L210
1158:./Library/stm32f4xx_cryp_aes.c ****   {
1159:./Library/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1160:./Library/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3669              		.loc 1 1160 7
 3670 00cc D7F8FC30 		ldr	r3, [r7, #252]
 3671 00d0 B3F57F4F 		cmp	r3, #65280
 3672 00d4 1ED2     		bcs	.L211
1161:./Library/stm32f4xx_cryp_aes.c ****     {
1162:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3673              		.loc 1 1162 53
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 100


 3674 00d6 D7F8FC30 		ldr	r3, [r7, #252]
 3675 00da 190A     		lsrs	r1, r3, #8
 3676              		.loc 1 1162 24
 3677 00dc D7F8F430 		ldr	r3, [r7, #244]
 3678 00e0 5A1C     		adds	r2, r3, #1
 3679 00e2 C7F8F420 		str	r2, [r7, #244]
 3680              		.loc 1 1162 14
 3681 00e6 D7F83421 		ldr	r2, [r7, #308]
 3682 00ea 1344     		add	r3, r3, r2
 3683              		.loc 1 1162 30
 3684 00ec CAB2     		uxtb	r2, r1
 3685              		.loc 1 1162 28
 3686 00ee 1A70     		strb	r2, [r3]
1163:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3687              		.loc 1 1163 24
 3688 00f0 D7F8F430 		ldr	r3, [r7, #244]
 3689 00f4 5A1C     		adds	r2, r3, #1
 3690 00f6 C7F8F420 		str	r2, [r7, #244]
 3691              		.loc 1 1163 14
 3692 00fa D7F83421 		ldr	r2, [r7, #308]
 3693 00fe 1344     		add	r3, r3, r2
 3694              		.loc 1 1163 30
 3695 0100 D7F8FC20 		ldr	r2, [r7, #252]
 3696 0104 D2B2     		uxtb	r2, r2
 3697              		.loc 1 1163 28
 3698 0106 1A70     		strb	r2, [r3]
1164:./Library/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3699              		.loc 1 1164 18
 3700 0108 D7F8FC30 		ldr	r3, [r7, #252]
 3701 010c 0233     		adds	r3, r3, #2
 3702 010e C7F8FC30 		str	r3, [r7, #252]
 3703 0112 42E0     		b	.L212
 3704              	.L211:
1165:./Library/stm32f4xx_cryp_aes.c ****     }
1166:./Library/stm32f4xx_cryp_aes.c ****     else
1167:./Library/stm32f4xx_cryp_aes.c ****     {
1168:./Library/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
 3705              		.loc 1 1169 24
 3706 0114 D7F8F430 		ldr	r3, [r7, #244]
 3707 0118 5A1C     		adds	r2, r3, #1
 3708 011a C7F8F420 		str	r2, [r7, #244]
 3709              		.loc 1 1169 14
 3710 011e D7F83421 		ldr	r2, [r7, #308]
 3711 0122 1344     		add	r3, r3, r2
 3712              		.loc 1 1169 28
 3713 0124 FF22     		movs	r2, #255
 3714 0126 1A70     		strb	r2, [r3]
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3715              		.loc 1 1170 24
 3716 0128 D7F8F430 		ldr	r3, [r7, #244]
 3717 012c 5A1C     		adds	r2, r3, #1
 3718 012e C7F8F420 		str	r2, [r7, #244]
 3719              		.loc 1 1170 14
 3720 0132 D7F83421 		ldr	r2, [r7, #308]
 3721 0136 1344     		add	r3, r3, r2
 3722              		.loc 1 1170 28
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 101


 3723 0138 FE22     		movs	r2, #254
 3724 013a 1A70     		strb	r2, [r3]
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3725              		.loc 1 1171 24
 3726 013c D7F8F430 		ldr	r3, [r7, #244]
 3727 0140 5A1C     		adds	r2, r3, #1
 3728 0142 C7F8F420 		str	r2, [r7, #244]
 3729              		.loc 1 1171 14
 3730 0146 D7F83421 		ldr	r2, [r7, #308]
 3731 014a 1344     		add	r3, r3, r2
 3732              		.loc 1 1171 28
 3733 014c 0022     		movs	r2, #0
 3734 014e 1A70     		strb	r2, [r3]
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3735              		.loc 1 1172 24
 3736 0150 D7F8F430 		ldr	r3, [r7, #244]
 3737 0154 5A1C     		adds	r2, r3, #1
 3738 0156 C7F8F420 		str	r2, [r7, #244]
 3739              		.loc 1 1172 14
 3740 015a D7F83421 		ldr	r2, [r7, #308]
 3741 015e 1344     		add	r3, r3, r2
 3742              		.loc 1 1172 28
 3743 0160 0022     		movs	r2, #0
 3744 0162 1A70     		strb	r2, [r3]
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3745              		.loc 1 1173 24
 3746 0164 D7F8F430 		ldr	r3, [r7, #244]
 3747 0168 5A1C     		adds	r2, r3, #1
 3748 016a C7F8F420 		str	r2, [r7, #244]
 3749              		.loc 1 1173 14
 3750 016e D7F83421 		ldr	r2, [r7, #308]
 3751 0172 1344     		add	r3, r3, r2
 3752              		.loc 1 1173 28
 3753 0174 0022     		movs	r2, #0
 3754 0176 1A70     		strb	r2, [r3]
1174:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3755              		.loc 1 1174 24
 3756 0178 D7F8F430 		ldr	r3, [r7, #244]
 3757 017c 5A1C     		adds	r2, r3, #1
 3758 017e C7F8F420 		str	r2, [r7, #244]
 3759              		.loc 1 1174 14
 3760 0182 D7F83421 		ldr	r2, [r7, #308]
 3761 0186 1344     		add	r3, r3, r2
 3762              		.loc 1 1174 28
 3763 0188 D7F8FC20 		ldr	r2, [r7, #252]
 3764 018c D2B2     		uxtb	r2, r2
 3765 018e 1A70     		strb	r2, [r3]
1175:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3766              		.loc 1 1175 18
 3767 0190 D7F8FC30 		ldr	r3, [r7, #252]
 3768 0194 0633     		adds	r3, r3, #6
 3769 0196 C7F8FC30 		str	r3, [r7, #252]
 3770              	.L212:
1176:./Library/stm32f4xx_cryp_aes.c ****     }
1177:./Library/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1178:./Library/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3771              		.loc 1 1178 21
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 102


 3772 019a 0023     		movs	r3, #0
 3773 019c C7F8F830 		str	r3, [r7, #248]
 3774              		.loc 1 1178 5
 3775 01a0 13E0     		b	.L213
 3776              	.L214:
1179:./Library/stm32f4xx_cryp_aes.c ****     {
1180:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
 3777              		.loc 1 1180 36 discriminator 3
 3778 01a2 D7F82C21 		ldr	r2, [r7, #300]
 3779 01a6 D7F8F830 		ldr	r3, [r7, #248]
 3780 01aa 1A44     		add	r2, r2, r3
 3781              		.loc 1 1180 24 discriminator 3
 3782 01ac D7F8F430 		ldr	r3, [r7, #244]
 3783 01b0 591C     		adds	r1, r3, #1
 3784 01b2 C7F8F410 		str	r1, [r7, #244]
 3785              		.loc 1 1180 14 discriminator 3
 3786 01b6 D7F83411 		ldr	r1, [r7, #308]
 3787 01ba 0B44     		add	r3, r3, r1
 3788              		.loc 1 1180 36 discriminator 3
 3789 01bc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3790              		.loc 1 1180 28 discriminator 3
 3791 01be 1A70     		strb	r2, [r3]
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3792              		.loc 1 1178 63 discriminator 3
 3793 01c0 D7F8F830 		ldr	r3, [r7, #248]
 3794 01c4 0133     		adds	r3, r3, #1
 3795 01c6 C7F8F830 		str	r3, [r7, #248]
 3796              	.L213:
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3797              		.loc 1 1178 5 discriminator 1
 3798 01ca D7F8F820 		ldr	r2, [r7, #248]
 3799 01ce D7F8FC30 		ldr	r3, [r7, #252]
 3800 01d2 9A42     		cmp	r2, r3
 3801 01d4 E5D3     		bcc	.L214
1181:./Library/stm32f4xx_cryp_aes.c ****     }
1182:./Library/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1183:./Library/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3802              		.loc 1 1183 21
 3803 01d6 D7F8FC30 		ldr	r3, [r7, #252]
 3804 01da 03F00F03 		and	r3, r3, #15
 3805              		.loc 1 1183 8
 3806 01de 002B     		cmp	r3, #0
 3807 01e0 20D0     		beq	.L215
1184:./Library/stm32f4xx_cryp_aes.c ****     {
1185:./Library/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1186:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
 3808              		.loc 1 1186 23
 3809 01e2 D7F8FC30 		ldr	r3, [r7, #252]
 3810 01e6 C7F8F830 		str	r3, [r7, #248]
 3811              		.loc 1 1186 7
 3812 01ea 0BE0     		b	.L216
 3813              	.L217:
1187:./Library/stm32f4xx_cryp_aes.c ****       {
1188:./Library/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
 3814              		.loc 1 1188 16 discriminator 3
 3815 01ec D7F83421 		ldr	r2, [r7, #308]
 3816 01f0 D7F8F830 		ldr	r3, [r7, #248]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 103


 3817 01f4 1344     		add	r3, r3, r2
 3818              		.loc 1 1188 30 discriminator 3
 3819 01f6 0022     		movs	r2, #0
 3820 01f8 1A70     		strb	r2, [r3]
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3821              		.loc 1 1186 91 discriminator 3
 3822 01fa D7F8F830 		ldr	r3, [r7, #248]
 3823 01fe 0133     		adds	r3, r3, #1
 3824 0200 C7F8F830 		str	r3, [r7, #248]
 3825              	.L216:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3826              		.loc 1 1186 64 discriminator 1
 3827 0204 D7F8FC30 		ldr	r3, [r7, #252]
 3828 0208 1B09     		lsrs	r3, r3, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3829              		.loc 1 1186 69 discriminator 1
 3830 020a 0133     		adds	r3, r3, #1
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3831              		.loc 1 1186 74 discriminator 1
 3832 020c 1B01     		lsls	r3, r3, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3833              		.loc 1 1186 7 discriminator 1
 3834 020e D7F8F820 		ldr	r2, [r7, #248]
 3835 0212 9A42     		cmp	r2, r3
 3836 0214 EAD9     		bls	.L217
1189:./Library/stm32f4xx_cryp_aes.c ****       }
1190:./Library/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1191:./Library/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
 3837              		.loc 1 1191 32
 3838 0216 D7F8FC30 		ldr	r3, [r7, #252]
 3839 021a 1B09     		lsrs	r3, r3, #4
 3840              		.loc 1 1191 37
 3841 021c 0133     		adds	r3, r3, #1
 3842              		.loc 1 1191 18
 3843 021e 1B01     		lsls	r3, r3, #4
 3844 0220 C7F8FC30 		str	r3, [r7, #252]
 3845              	.L215:
1192:./Library/stm32f4xx_cryp_aes.c ****     }
1193:./Library/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1194:./Library/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3846              		.loc 1 1194 16
 3847 0224 D7F83431 		ldr	r3, [r7, #308]
 3848 0228 C7F80031 		str	r3, [r7, #256]
 3849              	.L210:
1195:./Library/stm32f4xx_cryp_aes.c ****   }
1196:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1197:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3850              		.loc 1 1197 5
 3851 022c D7F8FC30 		ldr	r3, [r7, #252]
 3852 0230 002B     		cmp	r3, #0
 3853 0232 02D0     		beq	.L218
1198:./Library/stm32f4xx_cryp_aes.c ****   {
1199:./Library/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3854              		.loc 1 1199 16
 3855 0234 4023     		movs	r3, #64
 3856 0236 87F83430 		strb	r3, [r7, #52]
 3857              	.L218:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 104


1200:./Library/stm32f4xx_cryp_aes.c ****   }
1201:./Library/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1202:./Library/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3858              		.loc 1 1202 14
 3859 023a 97F83420 		ldrb	r2, [r7, #52]	@ zero_extendqisi2
 3860              		.loc 1 1202 27
 3861 023e D7F84031 		ldr	r3, [r7, #320]
 3862 0242 DBB2     		uxtb	r3, r3
 3863              		.loc 1 1202 45
 3864 0244 023B     		subs	r3, r3, #2
 3865              		.loc 1 1202 50
 3866 0246 D90F     		lsrs	r1, r3, #31
 3867 0248 0B44     		add	r3, r3, r1
 3868 024a 5B10     		asrs	r3, r3, #1
 3869              		.loc 1 1202 64
 3870 024c DBB2     		uxtb	r3, r3
 3871 024e DB00     		lsls	r3, r3, #3
 3872 0250 DBB2     		uxtb	r3, r3
 3873              		.loc 1 1202 20
 3874 0252 03F03803 		and	r3, r3, #56
 3875 0256 D9B2     		uxtb	r1, r3
 3876              		.loc 1 1202 104
 3877 0258 07F58873 		add	r3, r7, #272
 3878 025c A3F58673 		sub	r3, r3, #268
 3879 0260 1B68     		ldr	r3, [r3]
 3880 0262 DBB2     		uxtb	r3, r3
 3881 0264 C3F10E03 		rsb	r3, r3, #14
 3882 0268 DBB2     		uxtb	r3, r3
 3883              		.loc 1 1202 109
 3884 026a 03F00703 		and	r3, r3, #7
 3885 026e DBB2     		uxtb	r3, r3
 3886              		.loc 1 1202 71
 3887 0270 0B43     		orrs	r3, r3, r1
 3888 0272 DBB2     		uxtb	r3, r3
 3889              		.loc 1 1202 14
 3890 0274 1343     		orrs	r3, r3, r2
 3891 0276 DBB2     		uxtb	r3, r3
 3892 0278 87F83430 		strb	r3, [r7, #52]
1203:./Library/stm32f4xx_cryp_aes.c ****   
1204:./Library/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3893              		.loc 1 1204 20
 3894 027c 0023     		movs	r3, #0
 3895 027e C7F8F830 		str	r3, [r7, #248]
 3896              		.loc 1 1204 3
 3897 0282 15E0     		b	.L219
 3898              	.L220:
1205:./Library/stm32f4xx_cryp_aes.c ****   {
1206:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3899              		.loc 1 1206 35 discriminator 3
 3900 0284 07F58873 		add	r3, r7, #272
 3901 0288 A3F58473 		sub	r3, r3, #264
 3902 028c 1A68     		ldr	r2, [r3]
 3903 028e D7F8F830 		ldr	r3, [r7, #248]
 3904 0292 1A44     		add	r2, r2, r3
 3905              		.loc 1 1206 24 discriminator 3
 3906 0294 D7F8F830 		ldr	r3, [r7, #248]
 3907 0298 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 105


 3908              		.loc 1 1206 35 discriminator 3
 3909 029a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3910              		.loc 1 1206 28 discriminator 3
 3911 029c 03F58873 		add	r3, r3, #272
 3912 02a0 3B44     		add	r3, r3, r7
 3913 02a2 03F8DC2C 		strb	r2, [r3, #-220]
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3914              		.loc 1 1204 61 discriminator 3
 3915 02a6 D7F8F830 		ldr	r3, [r7, #248]
 3916 02aa 0133     		adds	r3, r3, #1
 3917 02ac C7F8F830 		str	r3, [r7, #248]
 3918              	.L219:
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3919              		.loc 1 1204 3 discriminator 1
 3920 02b0 07F58873 		add	r3, r7, #272
 3921 02b4 A3F58673 		sub	r3, r3, #268
 3922 02b8 D7F8F820 		ldr	r2, [r7, #248]
 3923 02bc 1B68     		ldr	r3, [r3]
 3924 02be 9A42     		cmp	r2, r3
 3925 02c0 E0D3     		bcc	.L220
1207:./Library/stm32f4xx_cryp_aes.c ****   }
1208:./Library/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
 3926              		.loc 1 1208 3
 3927 02c2 0DE0     		b	.L221
 3928              	.L222:
1209:./Library/stm32f4xx_cryp_aes.c ****   {
1210:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3929              		.loc 1 1210 24 discriminator 2
 3930 02c4 D7F8F830 		ldr	r3, [r7, #248]
 3931 02c8 0133     		adds	r3, r3, #1
 3932              		.loc 1 1210 28 discriminator 2
 3933 02ca 03F58873 		add	r3, r3, #272
 3934 02ce 3B44     		add	r3, r3, r7
 3935 02d0 0022     		movs	r2, #0
 3936 02d2 03F8DC2C 		strb	r2, [r3, #-220]
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3937              		.loc 1 1208 40 discriminator 2
 3938 02d6 D7F8F830 		ldr	r3, [r7, #248]
 3939 02da 0133     		adds	r3, r3, #1
 3940 02dc C7F8F830 		str	r3, [r7, #248]
 3941              	.L221:
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3942              		.loc 1 1208 3 discriminator 1
 3943 02e0 D7F8F830 		ldr	r3, [r7, #248]
 3944 02e4 0C2B     		cmp	r3, #12
 3945 02e6 EDD9     		bls	.L222
1211:./Library/stm32f4xx_cryp_aes.c ****   }
1212:./Library/stm32f4xx_cryp_aes.c ****   
1213:./Library/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
 3946              		.loc 1 1213 27
 3947 02e8 D7F82831 		ldr	r3, [r7, #296]
 3948 02ec 1B0A     		lsrs	r3, r3, #8
 3949              		.loc 1 1213 15
 3950 02ee DBB2     		uxtb	r3, r3
 3951 02f0 87F84230 		strb	r3, [r7, #66]
1214:./Library/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3952              		.loc 1 1214 15
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 106


 3953 02f4 D7F82831 		ldr	r3, [r7, #296]
 3954 02f8 DBB2     		uxtb	r3, r3
 3955 02fa 87F84330 		strb	r3, [r7, #67]
1215:./Library/stm32f4xx_cryp_aes.c ****   
1216:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1217:./Library/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1218:./Library/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1219:./Library/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1220:./Library/stm32f4xx_cryp_aes.c ****      are distinct from B0
1221:./Library/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1222:./Library/stm32f4xx_cryp_aes.c ****   */
1223:./Library/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3956              		.loc 1 1223 19
 3957 02fe 97F83430 		ldrb	r3, [r7, #52]	@ zero_extendqisi2
 3958              		.loc 1 1223 23
 3959 0302 03F00703 		and	r3, r3, #7
 3960 0306 DBB2     		uxtb	r3, r3
 3961              		.loc 1 1223 10
 3962 0308 87F82430 		strb	r3, [r7, #36]
1224:./Library/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1225:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3963              		.loc 1 1225 19
 3964 030c 0123     		movs	r3, #1
 3965 030e C7F8F830 		str	r3, [r7, #248]
 3966              		.loc 1 1225 3
 3967 0312 11E0     		b	.L223
 3968              	.L224:
1226:./Library/stm32f4xx_cryp_aes.c ****   {
1227:./Library/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3969              		.loc 1 1227 31 discriminator 3
 3970 0314 07F13402 		add	r2, r7, #52
 3971 0318 D7F8F830 		ldr	r3, [r7, #248]
 3972 031c 1344     		add	r3, r3, r2
 3973 031e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 3974              		.loc 1 1227 22 discriminator 3
 3975 0320 07F12402 		add	r2, r7, #36
 3976 0324 D7F8F830 		ldr	r3, [r7, #248]
 3977 0328 1344     		add	r3, r3, r2
 3978 032a 0A46     		mov	r2, r1
 3979 032c 1A70     		strb	r2, [r3]
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3980              		.loc 1 1225 64 discriminator 3
 3981 032e D7F8F830 		ldr	r3, [r7, #248]
 3982 0332 0133     		adds	r3, r3, #1
 3983 0334 C7F8F830 		str	r3, [r7, #248]
 3984              	.L223:
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3985              		.loc 1 1225 48 discriminator 1
 3986 0338 07F58873 		add	r3, r7, #272
 3987 033c A3F58673 		sub	r3, r3, #268
 3988 0340 1B68     		ldr	r3, [r3]
 3989 0342 0133     		adds	r3, r3, #1
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3990              		.loc 1 1225 3 discriminator 1
 3991 0344 D7F8F820 		ldr	r2, [r7, #248]
 3992 0348 9A42     		cmp	r2, r3
 3993 034a E3D3     		bcc	.L224
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 107


1228:./Library/stm32f4xx_cryp_aes.c ****   }
1229:./Library/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1230:./Library/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3994              		.loc 1 1230 11
 3995 034c 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 3996 0350 43F00103 		orr	r3, r3, #1
 3997 0354 DBB2     		uxtb	r3, r3
 3998 0356 87F83330 		strb	r3, [r7, #51]
1231:./Library/stm32f4xx_cryp_aes.c ****   
1232:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1233:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3999              		.loc 1 1233 3
 4000 035a 07F15803 		add	r3, r7, #88
 4001 035e 1846     		mov	r0, r3
 4002 0360 FFF7FEFF 		bl	CRYP_KeyStructInit
1234:./Library/stm32f4xx_cryp_aes.c ****   
1235:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 4003              		.loc 1 1235 3
 4004 0364 B7F82031 		ldrh	r3, [r7, #288]
 4005 0368 B3F5807F 		cmp	r3, #256
 4006 036c 00F09480 		beq	.L225
 4007 0370 B3F5807F 		cmp	r3, #256
 4008 0374 00F30081 		bgt	.L298
 4009 0378 802B     		cmp	r3, #128
 4010 037a 02D0     		beq	.L227
 4011 037c C02B     		cmp	r3, #192
 4012 037e 37D0     		beq	.L228
1236:./Library/stm32f4xx_cryp_aes.c ****   {
1237:./Library/stm32f4xx_cryp_aes.c ****     case 128:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1239:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1240:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1241:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1242:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1243:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1244:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1245:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1246:./Library/stm32f4xx_cryp_aes.c ****     break;
1247:./Library/stm32f4xx_cryp_aes.c ****     case 192:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1249:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1250:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1251:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1252:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1253:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1254:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1255:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1256:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1257:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1258:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1259:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1260:./Library/stm32f4xx_cryp_aes.c ****     break;
1261:./Library/stm32f4xx_cryp_aes.c ****     case 256:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1263:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1264:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1265:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 108


1266:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1267:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1268:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1269:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1270:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1271:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1272:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1273:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1274:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1275:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1276:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1277:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1278:./Library/stm32f4xx_cryp_aes.c ****     break;
1279:./Library/stm32f4xx_cryp_aes.c ****     default:
1280:./Library/stm32f4xx_cryp_aes.c ****     break;
 4013              		.loc 1 1280 5
 4014 0380 FAE0     		b	.L298
 4015              	.L227:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4016              		.loc 1 1238 41
 4017 0382 0023     		movs	r3, #0
 4018 0384 C7F88430 		str	r3, [r7, #132]
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4019              		.loc 1 1239 54
 4020 0388 D7F8EC30 		ldr	r3, [r7, #236]
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4021              		.loc 1 1239 47
 4022 038c 1B68     		ldr	r3, [r3]
 4023 038e C7F8D030 		str	r3, [r7, #208]
 4024              	.LBB414:
 4025              	.LBB415:
 4026              		.loc 2 498 10
 4027 0392 D7F8D030 		ldr	r3, [r7, #208]
 4028 0396 1BBA     		rev	r3, r3
 4029              	.LBE415:
 4030              	.LBE414:
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4031              		.loc 1 1239 45
 4032 0398 BB66     		str	r3, [r7, #104]
1240:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4033              		.loc 1 1240 12
 4034 039a D7F8EC30 		ldr	r3, [r7, #236]
 4035 039e 0433     		adds	r3, r3, #4
 4036 03a0 C7F8EC30 		str	r3, [r7, #236]
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4037              		.loc 1 1241 54
 4038 03a4 D7F8EC30 		ldr	r3, [r7, #236]
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4039              		.loc 1 1241 47
 4040 03a8 1B68     		ldr	r3, [r3]
 4041 03aa C7F8D430 		str	r3, [r7, #212]
 4042              	.LBB416:
 4043              	.LBB417:
 4044              		.loc 2 498 10
 4045 03ae D7F8D430 		ldr	r3, [r7, #212]
 4046 03b2 1BBA     		rev	r3, r3
 4047              	.LBE417:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 109


 4048              	.LBE416:
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4049              		.loc 1 1241 45
 4050 03b4 FB66     		str	r3, [r7, #108]
1242:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4051              		.loc 1 1242 12
 4052 03b6 D7F8EC30 		ldr	r3, [r7, #236]
 4053 03ba 0433     		adds	r3, r3, #4
 4054 03bc C7F8EC30 		str	r3, [r7, #236]
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4055              		.loc 1 1243 54
 4056 03c0 D7F8EC30 		ldr	r3, [r7, #236]
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4057              		.loc 1 1243 47
 4058 03c4 1B68     		ldr	r3, [r3]
 4059 03c6 C7F8D830 		str	r3, [r7, #216]
 4060              	.LBB418:
 4061              	.LBB419:
 4062              		.loc 2 498 10
 4063 03ca D7F8D830 		ldr	r3, [r7, #216]
 4064 03ce 1BBA     		rev	r3, r3
 4065              	.LBE419:
 4066              	.LBE418:
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4067              		.loc 1 1243 45
 4068 03d0 3B67     		str	r3, [r7, #112]
1244:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4069              		.loc 1 1244 12
 4070 03d2 D7F8EC30 		ldr	r3, [r7, #236]
 4071 03d6 0433     		adds	r3, r3, #4
 4072 03d8 C7F8EC30 		str	r3, [r7, #236]
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4073              		.loc 1 1245 54
 4074 03dc D7F8EC30 		ldr	r3, [r7, #236]
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4075              		.loc 1 1245 47
 4076 03e0 1B68     		ldr	r3, [r3]
 4077 03e2 C7F8DC30 		str	r3, [r7, #220]
 4078              	.LBB420:
 4079              	.LBB421:
 4080              		.loc 2 498 10
 4081 03e6 D7F8DC30 		ldr	r3, [r7, #220]
 4082 03ea 1BBA     		rev	r3, r3
 4083              	.LBE421:
 4084              	.LBE420:
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4085              		.loc 1 1245 45
 4086 03ec 7B67     		str	r3, [r7, #116]
1246:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 4087              		.loc 1 1246 5
 4088 03ee C4E0     		b	.L233
 4089              	.L228:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4090              		.loc 1 1248 42
 4091 03f0 4FF48073 		mov	r3, #256
 4092 03f4 C7F88430 		str	r3, [r7, #132]
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 110


 4093              		.loc 1 1249 54
 4094 03f8 D7F8EC30 		ldr	r3, [r7, #236]
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4095              		.loc 1 1249 47
 4096 03fc 1B68     		ldr	r3, [r3]
 4097 03fe C7F8B830 		str	r3, [r7, #184]
 4098              	.LBB422:
 4099              	.LBB423:
 4100              		.loc 2 498 10
 4101 0402 D7F8B830 		ldr	r3, [r7, #184]
 4102 0406 1BBA     		rev	r3, r3
 4103              	.LBE423:
 4104              	.LBE422:
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4105              		.loc 1 1249 45
 4106 0408 3B66     		str	r3, [r7, #96]
1250:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4107              		.loc 1 1250 12
 4108 040a D7F8EC30 		ldr	r3, [r7, #236]
 4109 040e 0433     		adds	r3, r3, #4
 4110 0410 C7F8EC30 		str	r3, [r7, #236]
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4111              		.loc 1 1251 54
 4112 0414 D7F8EC30 		ldr	r3, [r7, #236]
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4113              		.loc 1 1251 47
 4114 0418 1B68     		ldr	r3, [r3]
 4115 041a C7F8BC30 		str	r3, [r7, #188]
 4116              	.LBB424:
 4117              	.LBB425:
 4118              		.loc 2 498 10
 4119 041e D7F8BC30 		ldr	r3, [r7, #188]
 4120 0422 1BBA     		rev	r3, r3
 4121              	.LBE425:
 4122              	.LBE424:
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4123              		.loc 1 1251 45
 4124 0424 7B66     		str	r3, [r7, #100]
1252:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4125              		.loc 1 1252 12
 4126 0426 D7F8EC30 		ldr	r3, [r7, #236]
 4127 042a 0433     		adds	r3, r3, #4
 4128 042c C7F8EC30 		str	r3, [r7, #236]
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4129              		.loc 1 1253 54
 4130 0430 D7F8EC30 		ldr	r3, [r7, #236]
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4131              		.loc 1 1253 47
 4132 0434 1B68     		ldr	r3, [r3]
 4133 0436 C7F8C030 		str	r3, [r7, #192]
 4134              	.LBB426:
 4135              	.LBB427:
 4136              		.loc 2 498 10
 4137 043a D7F8C030 		ldr	r3, [r7, #192]
 4138 043e 1BBA     		rev	r3, r3
 4139              	.LBE427:
 4140              	.LBE426:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 111


1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4141              		.loc 1 1253 45
 4142 0440 BB66     		str	r3, [r7, #104]
1254:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4143              		.loc 1 1254 12
 4144 0442 D7F8EC30 		ldr	r3, [r7, #236]
 4145 0446 0433     		adds	r3, r3, #4
 4146 0448 C7F8EC30 		str	r3, [r7, #236]
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4147              		.loc 1 1255 54
 4148 044c D7F8EC30 		ldr	r3, [r7, #236]
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4149              		.loc 1 1255 47
 4150 0450 1B68     		ldr	r3, [r3]
 4151 0452 C7F8C430 		str	r3, [r7, #196]
 4152              	.LBB428:
 4153              	.LBB429:
 4154              		.loc 2 498 10
 4155 0456 D7F8C430 		ldr	r3, [r7, #196]
 4156 045a 1BBA     		rev	r3, r3
 4157              	.LBE429:
 4158              	.LBE428:
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4159              		.loc 1 1255 45
 4160 045c FB66     		str	r3, [r7, #108]
1256:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4161              		.loc 1 1256 12
 4162 045e D7F8EC30 		ldr	r3, [r7, #236]
 4163 0462 0433     		adds	r3, r3, #4
 4164 0464 C7F8EC30 		str	r3, [r7, #236]
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4165              		.loc 1 1257 54
 4166 0468 D7F8EC30 		ldr	r3, [r7, #236]
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4167              		.loc 1 1257 47
 4168 046c 1B68     		ldr	r3, [r3]
 4169 046e C7F8C830 		str	r3, [r7, #200]
 4170              	.LBB430:
 4171              	.LBB431:
 4172              		.loc 2 498 10
 4173 0472 D7F8C830 		ldr	r3, [r7, #200]
 4174 0476 1BBA     		rev	r3, r3
 4175              	.LBE431:
 4176              	.LBE430:
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4177              		.loc 1 1257 45
 4178 0478 3B67     		str	r3, [r7, #112]
1258:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4179              		.loc 1 1258 12
 4180 047a D7F8EC30 		ldr	r3, [r7, #236]
 4181 047e 0433     		adds	r3, r3, #4
 4182 0480 C7F8EC30 		str	r3, [r7, #236]
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4183              		.loc 1 1259 54
 4184 0484 D7F8EC30 		ldr	r3, [r7, #236]
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4185              		.loc 1 1259 47
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 112


 4186 0488 1B68     		ldr	r3, [r3]
 4187 048a C7F8CC30 		str	r3, [r7, #204]
 4188              	.LBB432:
 4189              	.LBB433:
 4190              		.loc 2 498 10
 4191 048e D7F8CC30 		ldr	r3, [r7, #204]
 4192 0492 1BBA     		rev	r3, r3
 4193              	.LBE433:
 4194              	.LBE432:
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4195              		.loc 1 1259 45
 4196 0494 7B67     		str	r3, [r7, #116]
1260:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 4197              		.loc 1 1260 5
 4198 0496 70E0     		b	.L233
 4199              	.L225:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4200              		.loc 1 1262 42
 4201 0498 4FF40073 		mov	r3, #512
 4202 049c C7F88430 		str	r3, [r7, #132]
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4203              		.loc 1 1263 54
 4204 04a0 D7F8EC30 		ldr	r3, [r7, #236]
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4205              		.loc 1 1263 47
 4206 04a4 1B68     		ldr	r3, [r3]
 4207 04a6 C7F89830 		str	r3, [r7, #152]
 4208              	.LBB434:
 4209              	.LBB435:
 4210              		.loc 2 498 10
 4211 04aa D7F89830 		ldr	r3, [r7, #152]
 4212 04ae 1BBA     		rev	r3, r3
 4213              	.LBE435:
 4214              	.LBE434:
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4215              		.loc 1 1263 45
 4216 04b0 BB65     		str	r3, [r7, #88]
1264:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4217              		.loc 1 1264 12
 4218 04b2 D7F8EC30 		ldr	r3, [r7, #236]
 4219 04b6 0433     		adds	r3, r3, #4
 4220 04b8 C7F8EC30 		str	r3, [r7, #236]
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4221              		.loc 1 1265 54
 4222 04bc D7F8EC30 		ldr	r3, [r7, #236]
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4223              		.loc 1 1265 47
 4224 04c0 1B68     		ldr	r3, [r3]
 4225 04c2 C7F89C30 		str	r3, [r7, #156]
 4226              	.LBB436:
 4227              	.LBB437:
 4228              		.loc 2 498 10
 4229 04c6 D7F89C30 		ldr	r3, [r7, #156]
 4230 04ca 1BBA     		rev	r3, r3
 4231              	.LBE437:
 4232              	.LBE436:
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 113


 4233              		.loc 1 1265 45
 4234 04cc FB65     		str	r3, [r7, #92]
1266:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4235              		.loc 1 1266 12
 4236 04ce D7F8EC30 		ldr	r3, [r7, #236]
 4237 04d2 0433     		adds	r3, r3, #4
 4238 04d4 C7F8EC30 		str	r3, [r7, #236]
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4239              		.loc 1 1267 54
 4240 04d8 D7F8EC30 		ldr	r3, [r7, #236]
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4241              		.loc 1 1267 47
 4242 04dc 1B68     		ldr	r3, [r3]
 4243 04de C7F8A030 		str	r3, [r7, #160]
 4244              	.LBB438:
 4245              	.LBB439:
 4246              		.loc 2 498 10
 4247 04e2 D7F8A030 		ldr	r3, [r7, #160]
 4248 04e6 1BBA     		rev	r3, r3
 4249              	.LBE439:
 4250              	.LBE438:
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4251              		.loc 1 1267 45
 4252 04e8 3B66     		str	r3, [r7, #96]
1268:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4253              		.loc 1 1268 12
 4254 04ea D7F8EC30 		ldr	r3, [r7, #236]
 4255 04ee 0433     		adds	r3, r3, #4
 4256 04f0 C7F8EC30 		str	r3, [r7, #236]
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4257              		.loc 1 1269 54
 4258 04f4 D7F8EC30 		ldr	r3, [r7, #236]
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4259              		.loc 1 1269 47
 4260 04f8 1B68     		ldr	r3, [r3]
 4261 04fa C7F8A430 		str	r3, [r7, #164]
 4262              	.LBB440:
 4263              	.LBB441:
 4264              		.loc 2 498 10
 4265 04fe D7F8A430 		ldr	r3, [r7, #164]
 4266 0502 1BBA     		rev	r3, r3
 4267              	.LBE441:
 4268              	.LBE440:
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4269              		.loc 1 1269 45
 4270 0504 7B66     		str	r3, [r7, #100]
1270:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4271              		.loc 1 1270 12
 4272 0506 D7F8EC30 		ldr	r3, [r7, #236]
 4273 050a 0433     		adds	r3, r3, #4
 4274 050c C7F8EC30 		str	r3, [r7, #236]
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4275              		.loc 1 1271 54
 4276 0510 D7F8EC30 		ldr	r3, [r7, #236]
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4277              		.loc 1 1271 47
 4278 0514 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 114


 4279 0516 C7F8A830 		str	r3, [r7, #168]
 4280              	.LBB442:
 4281              	.LBB443:
 4282              		.loc 2 498 10
 4283 051a D7F8A830 		ldr	r3, [r7, #168]
 4284 051e 1BBA     		rev	r3, r3
 4285              	.LBE443:
 4286              	.LBE442:
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4287              		.loc 1 1271 45
 4288 0520 BB66     		str	r3, [r7, #104]
1272:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4289              		.loc 1 1272 12
 4290 0522 D7F8EC30 		ldr	r3, [r7, #236]
 4291 0526 0433     		adds	r3, r3, #4
 4292 0528 C7F8EC30 		str	r3, [r7, #236]
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4293              		.loc 1 1273 54
 4294 052c D7F8EC30 		ldr	r3, [r7, #236]
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4295              		.loc 1 1273 47
 4296 0530 1B68     		ldr	r3, [r3]
 4297 0532 C7F8AC30 		str	r3, [r7, #172]
 4298              	.LBB444:
 4299              	.LBB445:
 4300              		.loc 2 498 10
 4301 0536 D7F8AC30 		ldr	r3, [r7, #172]
 4302 053a 1BBA     		rev	r3, r3
 4303              	.LBE445:
 4304              	.LBE444:
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4305              		.loc 1 1273 45
 4306 053c FB66     		str	r3, [r7, #108]
1274:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4307              		.loc 1 1274 12
 4308 053e D7F8EC30 		ldr	r3, [r7, #236]
 4309 0542 0433     		adds	r3, r3, #4
 4310 0544 C7F8EC30 		str	r3, [r7, #236]
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4311              		.loc 1 1275 54
 4312 0548 D7F8EC30 		ldr	r3, [r7, #236]
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4313              		.loc 1 1275 47
 4314 054c 1B68     		ldr	r3, [r3]
 4315 054e C7F8B030 		str	r3, [r7, #176]
 4316              	.LBB446:
 4317              	.LBB447:
 4318              		.loc 2 498 10
 4319 0552 D7F8B030 		ldr	r3, [r7, #176]
 4320 0556 1BBA     		rev	r3, r3
 4321              	.LBE447:
 4322              	.LBE446:
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4323              		.loc 1 1275 45
 4324 0558 3B67     		str	r3, [r7, #112]
1276:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4325              		.loc 1 1276 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 115


 4326 055a D7F8EC30 		ldr	r3, [r7, #236]
 4327 055e 0433     		adds	r3, r3, #4
 4328 0560 C7F8EC30 		str	r3, [r7, #236]
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4329              		.loc 1 1277 54
 4330 0564 D7F8EC30 		ldr	r3, [r7, #236]
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4331              		.loc 1 1277 47
 4332 0568 1B68     		ldr	r3, [r3]
 4333 056a C7F8B430 		str	r3, [r7, #180]
 4334              	.LBB448:
 4335              	.LBB449:
 4336              		.loc 2 498 10
 4337 056e D7F8B430 		ldr	r3, [r7, #180]
 4338 0572 1BBA     		rev	r3, r3
 4339              	.LBE449:
 4340              	.LBE448:
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4341              		.loc 1 1277 45
 4342 0574 7B67     		str	r3, [r7, #116]
1278:./Library/stm32f4xx_cryp_aes.c ****     default:
 4343              		.loc 1 1278 5
 4344 0576 00E0     		b	.L233
 4345              	.L298:
 4346              		.loc 1 1280 5
 4347 0578 00BF     		nop
 4348              	.L233:
1281:./Library/stm32f4xx_cryp_aes.c ****   }
1282:./Library/stm32f4xx_cryp_aes.c ****   
1283:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1284:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 4349              		.loc 1 1284 51
 4350 057a D7F8E430 		ldr	r3, [r7, #228]
 4351              		.loc 1 1284 44
 4352 057e 1B68     		ldr	r3, [r3]
 4353 0580 C7F88830 		str	r3, [r7, #136]
 4354              	.LBB450:
 4355              	.LBB451:
 4356              		.loc 2 498 10
 4357 0584 D7F88830 		ldr	r3, [r7, #136]
 4358 0588 1BBA     		rev	r3, r3
 4359              	.LBE451:
 4360              	.LBE450:
 4361              		.loc 1 1284 41
 4362 058a BB64     		str	r3, [r7, #72]
1285:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4363              		.loc 1 1285 10
 4364 058c D7F8E430 		ldr	r3, [r7, #228]
 4365 0590 0433     		adds	r3, r3, #4
 4366 0592 C7F8E430 		str	r3, [r7, #228]
1286:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 4367              		.loc 1 1286 51
 4368 0596 D7F8E430 		ldr	r3, [r7, #228]
 4369              		.loc 1 1286 44
 4370 059a 1B68     		ldr	r3, [r3]
 4371 059c C7F88C30 		str	r3, [r7, #140]
 4372              	.LBB452:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 116


 4373              	.LBB453:
 4374              		.loc 2 498 10
 4375 05a0 D7F88C30 		ldr	r3, [r7, #140]
 4376 05a4 1BBA     		rev	r3, r3
 4377              	.LBE453:
 4378              	.LBE452:
 4379              		.loc 1 1286 41
 4380 05a6 FB64     		str	r3, [r7, #76]
1287:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4381              		.loc 1 1287 10
 4382 05a8 D7F8E430 		ldr	r3, [r7, #228]
 4383 05ac 0433     		adds	r3, r3, #4
 4384 05ae C7F8E430 		str	r3, [r7, #228]
1288:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 4385              		.loc 1 1288 51
 4386 05b2 D7F8E430 		ldr	r3, [r7, #228]
 4387              		.loc 1 1288 44
 4388 05b6 1B68     		ldr	r3, [r3]
 4389 05b8 C7F89030 		str	r3, [r7, #144]
 4390              	.LBB454:
 4391              	.LBB455:
 4392              		.loc 2 498 10
 4393 05bc D7F89030 		ldr	r3, [r7, #144]
 4394 05c0 1BBA     		rev	r3, r3
 4395              	.LBE455:
 4396              	.LBE454:
 4397              		.loc 1 1288 41
 4398 05c2 3B65     		str	r3, [r7, #80]
1289:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4399              		.loc 1 1289 10
 4400 05c4 D7F8E430 		ldr	r3, [r7, #228]
 4401 05c8 0433     		adds	r3, r3, #4
 4402 05ca C7F8E430 		str	r3, [r7, #228]
1290:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 4403              		.loc 1 1290 51
 4404 05ce D7F8E430 		ldr	r3, [r7, #228]
 4405              		.loc 1 1290 44
 4406 05d2 1B68     		ldr	r3, [r3]
 4407 05d4 C7F89430 		str	r3, [r7, #148]
 4408              	.LBB456:
 4409              	.LBB457:
 4410              		.loc 2 498 10
 4411 05d8 D7F89430 		ldr	r3, [r7, #148]
 4412 05dc 1BBA     		rev	r3, r3
 4413              	.LBE457:
 4414              	.LBE456:
 4415              		.loc 1 1290 41
 4416 05de 7B65     		str	r3, [r7, #84]
1291:./Library/stm32f4xx_cryp_aes.c ****   
1292:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1293:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 4417              		.loc 1 1293 5
 4418 05e0 07F58873 		add	r3, r7, #272
 4419 05e4 A3F20113 		subw	r3, r3, #257
 4420 05e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4421 05ea 012B     		cmp	r3, #1
 4422 05ec 40F0B981 		bne	.L252
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 117


1294:./Library/stm32f4xx_cryp_aes.c ****   {
1295:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1296:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 4423              		.loc 1 1296 5
 4424 05f0 FFF7FEFF 		bl	CRYP_FIFOFlush
1297:./Library/stm32f4xx_cryp_aes.c ****     
1298:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1299:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 4425              		.loc 1 1299 5
 4426 05f4 07F15803 		add	r3, r7, #88
 4427 05f8 1846     		mov	r0, r3
 4428 05fa FFF7FEFF 		bl	CRYP_KeyInit
1300:./Library/stm32f4xx_cryp_aes.c ****     
1301:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1302:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4429              		.loc 1 1302 5
 4430 05fe 07F14803 		add	r3, r7, #72
 4431 0602 1846     		mov	r0, r3
 4432 0604 FFF7FEFF 		bl	CRYP_IVInit
1303:./Library/stm32f4xx_cryp_aes.c ****     
1304:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 4433              		.loc 1 1305 41
 4434 0608 0023     		movs	r3, #0
 4435 060a BB67     		str	r3, [r7, #120]
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4436              		.loc 1 1306 42
 4437 060c 4FF00813 		mov	r3, #524296
 4438 0610 FB67     		str	r3, [r7, #124]
1307:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4439              		.loc 1 1307 42
 4440 0612 8023     		movs	r3, #128
 4441 0614 C7F88030 		str	r3, [r7, #128]
1308:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4442              		.loc 1 1308 5
 4443 0618 07F17803 		add	r3, r7, #120
 4444 061c 1846     		mov	r0, r3
 4445 061e FFF7FEFF 		bl	CRYP_Init
1309:./Library/stm32f4xx_cryp_aes.c ****     
1310:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1311:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1312:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4446              		.loc 1 1312 5
 4447 0622 0020     		movs	r0, #0
 4448 0624 FFF7FEFF 		bl	CRYP_PhaseConfig
1313:./Library/stm32f4xx_cryp_aes.c ****     
1314:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4449              		.loc 1 1314 12
 4450 0628 07F13403 		add	r3, r7, #52
 4451 062c C7F8E030 		str	r3, [r7, #224]
1315:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1316:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4452              		.loc 1 1316 19
 4453 0630 D7F8E030 		ldr	r3, [r7, #224]
 4454              		.loc 1 1316 5
 4455 0634 1B68     		ldr	r3, [r3]
 4456 0636 1846     		mov	r0, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 118


 4457 0638 FFF7FEFF 		bl	CRYP_DataIn
1317:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4458              		.loc 1 1317 11
 4459 063c D7F8E030 		ldr	r3, [r7, #224]
 4460 0640 0433     		adds	r3, r3, #4
 4461 0642 C7F8E030 		str	r3, [r7, #224]
1318:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4462              		.loc 1 1318 19
 4463 0646 D7F8E030 		ldr	r3, [r7, #224]
 4464              		.loc 1 1318 5
 4465 064a 1B68     		ldr	r3, [r3]
 4466 064c 1846     		mov	r0, r3
 4467 064e FFF7FEFF 		bl	CRYP_DataIn
1319:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4468              		.loc 1 1319 11
 4469 0652 D7F8E030 		ldr	r3, [r7, #224]
 4470 0656 0433     		adds	r3, r3, #4
 4471 0658 C7F8E030 		str	r3, [r7, #224]
1320:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4472              		.loc 1 1320 19
 4473 065c D7F8E030 		ldr	r3, [r7, #224]
 4474              		.loc 1 1320 5
 4475 0660 1B68     		ldr	r3, [r3]
 4476 0662 1846     		mov	r0, r3
 4477 0664 FFF7FEFF 		bl	CRYP_DataIn
1321:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4478              		.loc 1 1321 11
 4479 0668 D7F8E030 		ldr	r3, [r7, #224]
 4480 066c 0433     		adds	r3, r3, #4
 4481 066e C7F8E030 		str	r3, [r7, #224]
1322:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4482              		.loc 1 1322 19
 4483 0672 D7F8E030 		ldr	r3, [r7, #224]
 4484              		.loc 1 1322 5
 4485 0676 1B68     		ldr	r3, [r3]
 4486 0678 1846     		mov	r0, r3
 4487 067a FFF7FEFF 		bl	CRYP_DataIn
1323:./Library/stm32f4xx_cryp_aes.c ****     
1324:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1325:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4488              		.loc 1 1325 5
 4489 067e 0120     		movs	r0, #1
 4490 0680 FFF7FEFF 		bl	CRYP_Cmd
1326:./Library/stm32f4xx_cryp_aes.c ****     
1327:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1328:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4491              		.loc 1 1328 10
 4492 0684 00BF     		nop
 4493              	.L253:
 4494              		.loc 1 1328 11 discriminator 1
 4495 0686 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4496 068a 0346     		mov	r3, r0
 4497              		.loc 1 1328 10 discriminator 1
 4498 068c 012B     		cmp	r3, #1
 4499 068e FAD0     		beq	.L253
1329:./Library/stm32f4xx_cryp_aes.c ****     {
1330:./Library/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 119


1331:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1332:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4500              		.loc 1 1332 7
 4501 0690 D7F8FC30 		ldr	r3, [r7, #252]
 4502 0694 002B     		cmp	r3, #0
 4503 0696 69D0     		beq	.L254
1333:./Library/stm32f4xx_cryp_aes.c ****     {
1334:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1335:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 4504              		.loc 1 1335 7
 4505 0698 4FF48030 		mov	r0, #65536
 4506 069c FFF7FEFF 		bl	CRYP_PhaseConfig
1336:./Library/stm32f4xx_cryp_aes.c ****       
1337:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1338:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4507              		.loc 1 1338 7
 4508 06a0 0120     		movs	r0, #1
 4509 06a2 FFF7FEFF 		bl	CRYP_Cmd
1339:./Library/stm32f4xx_cryp_aes.c ****       
1340:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4510              		.loc 1 1340 10
 4511 06a6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4512 06aa 0346     		mov	r3, r0
 4513              		.loc 1 1340 9
 4514 06ac 002B     		cmp	r3, #0
 4515 06ae 01D1     		bne	.L255
1341:./Library/stm32f4xx_cryp_aes.c ****       {
1342:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1343:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1344:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
 4516              		.loc 1 1344 16
 4517 06b0 0023     		movs	r3, #0
 4518 06b2 2EE3     		b	.L297
 4519              	.L255:
1345:./Library/stm32f4xx_cryp_aes.c ****       }
1346:./Library/stm32f4xx_cryp_aes.c ****       
1347:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
 4520              		.loc 1 1347 23
 4521 06b4 0023     		movs	r3, #0
 4522 06b6 C7F8F830 		str	r3, [r7, #248]
 4523              		.loc 1 1347 7
 4524 06ba 37E0     		b	.L257
 4525              	.L259:
1348:./Library/stm32f4xx_cryp_aes.c ****       {
1349:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1350:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 4526              		.loc 1 1350 14
 4527 06bc 00BF     		nop
 4528              	.L258:
 4529              		.loc 1 1350 15 discriminator 1
 4530 06be 0120     		movs	r0, #1
 4531 06c0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4532 06c4 0346     		mov	r3, r0
 4533              		.loc 1 1350 14 discriminator 1
 4534 06c6 002B     		cmp	r3, #0
 4535 06c8 F9D0     		beq	.L258
1351:./Library/stm32f4xx_cryp_aes.c ****         {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 120


1352:./Library/stm32f4xx_cryp_aes.c ****         }
1353:./Library/stm32f4xx_cryp_aes.c ****         
1354:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1355:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4536              		.loc 1 1355 22 discriminator 2
 4537 06ca D7F80031 		ldr	r3, [r7, #256]
 4538              		.loc 1 1355 9 discriminator 2
 4539 06ce 1B68     		ldr	r3, [r3]
 4540 06d0 1846     		mov	r0, r3
 4541 06d2 FFF7FEFF 		bl	CRYP_DataIn
1356:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4542              		.loc 1 1356 19 discriminator 2
 4543 06d6 D7F80031 		ldr	r3, [r7, #256]
 4544 06da 0433     		adds	r3, r3, #4
 4545 06dc C7F80031 		str	r3, [r7, #256]
1357:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4546              		.loc 1 1357 22 discriminator 2
 4547 06e0 D7F80031 		ldr	r3, [r7, #256]
 4548              		.loc 1 1357 9 discriminator 2
 4549 06e4 1B68     		ldr	r3, [r3]
 4550 06e6 1846     		mov	r0, r3
 4551 06e8 FFF7FEFF 		bl	CRYP_DataIn
1358:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4552              		.loc 1 1358 19 discriminator 2
 4553 06ec D7F80031 		ldr	r3, [r7, #256]
 4554 06f0 0433     		adds	r3, r3, #4
 4555 06f2 C7F80031 		str	r3, [r7, #256]
1359:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4556              		.loc 1 1359 22 discriminator 2
 4557 06f6 D7F80031 		ldr	r3, [r7, #256]
 4558              		.loc 1 1359 9 discriminator 2
 4559 06fa 1B68     		ldr	r3, [r3]
 4560 06fc 1846     		mov	r0, r3
 4561 06fe FFF7FEFF 		bl	CRYP_DataIn
1360:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4562              		.loc 1 1360 19 discriminator 2
 4563 0702 D7F80031 		ldr	r3, [r7, #256]
 4564 0706 0433     		adds	r3, r3, #4
 4565 0708 C7F80031 		str	r3, [r7, #256]
1361:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4566              		.loc 1 1361 22 discriminator 2
 4567 070c D7F80031 		ldr	r3, [r7, #256]
 4568              		.loc 1 1361 9 discriminator 2
 4569 0710 1B68     		ldr	r3, [r3]
 4570 0712 1846     		mov	r0, r3
 4571 0714 FFF7FEFF 		bl	CRYP_DataIn
1362:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4572              		.loc 1 1362 19 discriminator 2
 4573 0718 D7F80031 		ldr	r3, [r7, #256]
 4574 071c 0433     		adds	r3, r3, #4
 4575 071e C7F80031 		str	r3, [r7, #256]
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4576              		.loc 1 1347 67 discriminator 2
 4577 0722 D7F8F830 		ldr	r3, [r7, #248]
 4578 0726 1033     		adds	r3, r3, #16
 4579 0728 C7F8F830 		str	r3, [r7, #248]
 4580              	.L257:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 121


1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4581              		.loc 1 1347 7 discriminator 1
 4582 072c D7F8F820 		ldr	r2, [r7, #248]
 4583 0730 D7F8FC30 		ldr	r3, [r7, #252]
 4584 0734 9A42     		cmp	r2, r3
 4585 0736 C1D3     		bcc	.L259
1363:./Library/stm32f4xx_cryp_aes.c ****       }
1364:./Library/stm32f4xx_cryp_aes.c ****       
1365:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1366:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 4586              		.loc 1 1366 15
 4587 0738 0023     		movs	r3, #0
 4588 073a 7B64     		str	r3, [r7, #68]
 4589              	.L261:
1367:./Library/stm32f4xx_cryp_aes.c ****       do
1368:./Library/stm32f4xx_cryp_aes.c ****       {
1369:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 4590              		.loc 1 1369 22 discriminator 2
 4591 073c 1020     		movs	r0, #16
 4592 073e FFF7FEFF 		bl	CRYP_GetFlagStatus
 4593 0742 0346     		mov	r3, r0
 4594              		.loc 1 1369 20 discriminator 2
 4595 0744 C7F8F030 		str	r3, [r7, #240]
1370:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4596              		.loc 1 1370 16 discriminator 2
 4597 0748 7B6C     		ldr	r3, [r7, #68]
 4598 074a 0133     		adds	r3, r3, #1
 4599 074c 7B64     		str	r3, [r7, #68]
1371:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4600              		.loc 1 1371 24 discriminator 2
 4601 074e 7B6C     		ldr	r3, [r7, #68]
 4602              		.loc 1 1371 7 discriminator 2
 4603 0750 B3F5803F 		cmp	r3, #65536
 4604 0754 03D0     		beq	.L260
 4605              		.loc 1 1371 44 discriminator 1
 4606 0756 D7F8F030 		ldr	r3, [r7, #240]
 4607 075a 002B     		cmp	r3, #0
 4608 075c EED1     		bne	.L261
 4609              	.L260:
1372:./Library/stm32f4xx_cryp_aes.c **** 
1373:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 4610              		.loc 1 1373 10
 4611 075e D7F8F030 		ldr	r3, [r7, #240]
 4612 0762 002B     		cmp	r3, #0
 4613 0764 02D0     		beq	.L254
1374:./Library/stm32f4xx_cryp_aes.c ****       {
1375:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 4614              		.loc 1 1375 16
 4615 0766 0023     		movs	r3, #0
 4616 0768 87F80F31 		strb	r3, [r7, #271]
 4617              	.L254:
1376:./Library/stm32f4xx_cryp_aes.c ****       }
1377:./Library/stm32f4xx_cryp_aes.c ****     }
1378:./Library/stm32f4xx_cryp_aes.c ****     
1379:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1380:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 4618              		.loc 1 1380 7
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 122


 4619 076c D7F82831 		ldr	r3, [r7, #296]
 4620 0770 002B     		cmp	r3, #0
 4621 0772 00F0A380 		beq	.L262
1381:./Library/stm32f4xx_cryp_aes.c ****     {
1382:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1383:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4622              		.loc 1 1383 7
 4623 0776 4FF40030 		mov	r0, #131072
 4624 077a FFF7FEFF 		bl	CRYP_PhaseConfig
1384:./Library/stm32f4xx_cryp_aes.c ****       
1385:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1386:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4625              		.loc 1 1386 7
 4626 077e 0120     		movs	r0, #1
 4627 0780 FFF7FEFF 		bl	CRYP_Cmd
1387:./Library/stm32f4xx_cryp_aes.c ****       
1388:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4628              		.loc 1 1388 10
 4629 0784 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4630 0788 0346     		mov	r3, r0
 4631              		.loc 1 1388 9
 4632 078a 002B     		cmp	r3, #0
 4633 078c 01D1     		bne	.L263
1389:./Library/stm32f4xx_cryp_aes.c ****       {
1390:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1391:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1392:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 4634              		.loc 1 1392 15
 4635 078e 0023     		movs	r3, #0
 4636 0790 BFE2     		b	.L297
 4637              	.L263:
1393:./Library/stm32f4xx_cryp_aes.c ****       }
1394:./Library/stm32f4xx_cryp_aes.c ****       
1395:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4638              		.loc 1 1395 23
 4639 0792 0023     		movs	r3, #0
 4640 0794 C7F8F830 		str	r3, [r7, #248]
 4641              		.loc 1 1395 7
 4642 0798 85E0     		b	.L264
 4643              	.L271:
1396:./Library/stm32f4xx_cryp_aes.c ****       {
1397:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1398:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 4644              		.loc 1 1398 14
 4645 079a 00BF     		nop
 4646              	.L265:
 4647              		.loc 1 1398 15 discriminator 1
 4648 079c 0120     		movs	r0, #1
 4649 079e FFF7FEFF 		bl	CRYP_GetFlagStatus
 4650 07a2 0346     		mov	r3, r0
 4651              		.loc 1 1398 14 discriminator 1
 4652 07a4 002B     		cmp	r3, #0
 4653 07a6 F9D0     		beq	.L265
1399:./Library/stm32f4xx_cryp_aes.c ****         {
1400:./Library/stm32f4xx_cryp_aes.c ****         }
1401:./Library/stm32f4xx_cryp_aes.c ****         
1402:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 123


1403:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4654              		.loc 1 1403 22
 4655 07a8 D7F80831 		ldr	r3, [r7, #264]
 4656              		.loc 1 1403 9
 4657 07ac 1B68     		ldr	r3, [r3]
 4658 07ae 1846     		mov	r0, r3
 4659 07b0 FFF7FEFF 		bl	CRYP_DataIn
1404:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4660              		.loc 1 1404 18
 4661 07b4 D7F80831 		ldr	r3, [r7, #264]
 4662 07b8 0433     		adds	r3, r3, #4
 4663 07ba C7F80831 		str	r3, [r7, #264]
1405:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4664              		.loc 1 1405 22
 4665 07be D7F80831 		ldr	r3, [r7, #264]
 4666              		.loc 1 1405 9
 4667 07c2 1B68     		ldr	r3, [r3]
 4668 07c4 1846     		mov	r0, r3
 4669 07c6 FFF7FEFF 		bl	CRYP_DataIn
1406:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4670              		.loc 1 1406 18
 4671 07ca D7F80831 		ldr	r3, [r7, #264]
 4672 07ce 0433     		adds	r3, r3, #4
 4673 07d0 C7F80831 		str	r3, [r7, #264]
1407:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4674              		.loc 1 1407 22
 4675 07d4 D7F80831 		ldr	r3, [r7, #264]
 4676              		.loc 1 1407 9
 4677 07d8 1B68     		ldr	r3, [r3]
 4678 07da 1846     		mov	r0, r3
 4679 07dc FFF7FEFF 		bl	CRYP_DataIn
1408:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4680              		.loc 1 1408 18
 4681 07e0 D7F80831 		ldr	r3, [r7, #264]
 4682 07e4 0433     		adds	r3, r3, #4
 4683 07e6 C7F80831 		str	r3, [r7, #264]
1409:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4684              		.loc 1 1409 22
 4685 07ea D7F80831 		ldr	r3, [r7, #264]
 4686              		.loc 1 1409 9
 4687 07ee 1B68     		ldr	r3, [r3]
 4688 07f0 1846     		mov	r0, r3
 4689 07f2 FFF7FEFF 		bl	CRYP_DataIn
1410:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4690              		.loc 1 1410 18
 4691 07f6 D7F80831 		ldr	r3, [r7, #264]
 4692 07fa 0433     		adds	r3, r3, #4
 4693 07fc C7F80831 		str	r3, [r7, #264]
1411:./Library/stm32f4xx_cryp_aes.c ****         
1412:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1413:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 4694              		.loc 1 1413 17
 4695 0800 0023     		movs	r3, #0
 4696 0802 7B64     		str	r3, [r7, #68]
 4697              	.L267:
1414:./Library/stm32f4xx_cryp_aes.c ****         do
1415:./Library/stm32f4xx_cryp_aes.c ****         {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 124


1416:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 4698              		.loc 1 1416 24 discriminator 2
 4699 0804 1020     		movs	r0, #16
 4700 0806 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4701 080a 0346     		mov	r3, r0
 4702              		.loc 1 1416 22 discriminator 2
 4703 080c C7F8F030 		str	r3, [r7, #240]
1417:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4704              		.loc 1 1417 18 discriminator 2
 4705 0810 7B6C     		ldr	r3, [r7, #68]
 4706 0812 0133     		adds	r3, r3, #1
 4707 0814 7B64     		str	r3, [r7, #68]
1418:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4708              		.loc 1 1418 26 discriminator 2
 4709 0816 7B6C     		ldr	r3, [r7, #68]
 4710              		.loc 1 1418 9 discriminator 2
 4711 0818 B3F5803F 		cmp	r3, #65536
 4712 081c 03D0     		beq	.L266
 4713              		.loc 1 1418 46 discriminator 1
 4714 081e D7F8F030 		ldr	r3, [r7, #240]
 4715 0822 002B     		cmp	r3, #0
 4716 0824 EED1     		bne	.L267
 4717              	.L266:
1419:./Library/stm32f4xx_cryp_aes.c **** 
1420:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 4718              		.loc 1 1420 12
 4719 0826 D7F8F030 		ldr	r3, [r7, #240]
 4720 082a 002B     		cmp	r3, #0
 4721 082c 03D0     		beq	.L299
1421:./Library/stm32f4xx_cryp_aes.c ****         {
1422:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 4722              		.loc 1 1422 18
 4723 082e 0023     		movs	r3, #0
 4724 0830 87F80F31 		strb	r3, [r7, #271]
 4725 0834 32E0     		b	.L269
 4726              	.L299:
1423:./Library/stm32f4xx_cryp_aes.c ****         }
1424:./Library/stm32f4xx_cryp_aes.c ****         else
1425:./Library/stm32f4xx_cryp_aes.c ****         {
1426:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1427:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 4727              		.loc 1 1427 16
 4728 0836 00BF     		nop
 4729              	.L270:
 4730              		.loc 1 1427 17 discriminator 1
 4731 0838 0420     		movs	r0, #4
 4732 083a FFF7FEFF 		bl	CRYP_GetFlagStatus
 4733 083e 0346     		mov	r3, r0
 4734              		.loc 1 1427 16 discriminator 1
 4735 0840 002B     		cmp	r3, #0
 4736 0842 F9D0     		beq	.L270
1428:./Library/stm32f4xx_cryp_aes.c ****           {
1429:./Library/stm32f4xx_cryp_aes.c ****           }
1430:./Library/stm32f4xx_cryp_aes.c ****           
1431:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1432:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4737              		.loc 1 1432 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 125


 4738 0844 D7F80441 		ldr	r4, [r7, #260]
 4739              		.loc 1 1432 38
 4740 0848 FFF7FEFF 		bl	CRYP_DataOut
 4741 084c 0346     		mov	r3, r0
 4742              		.loc 1 1432 36
 4743 084e 2360     		str	r3, [r4]
1433:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4744              		.loc 1 1433 21
 4745 0850 D7F80431 		ldr	r3, [r7, #260]
 4746 0854 0433     		adds	r3, r3, #4
 4747 0856 C7F80431 		str	r3, [r7, #260]
1434:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4748              		.loc 1 1434 12
 4749 085a D7F80441 		ldr	r4, [r7, #260]
 4750              		.loc 1 1434 38
 4751 085e FFF7FEFF 		bl	CRYP_DataOut
 4752 0862 0346     		mov	r3, r0
 4753              		.loc 1 1434 36
 4754 0864 2360     		str	r3, [r4]
1435:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4755              		.loc 1 1435 21
 4756 0866 D7F80431 		ldr	r3, [r7, #260]
 4757 086a 0433     		adds	r3, r3, #4
 4758 086c C7F80431 		str	r3, [r7, #260]
1436:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4759              		.loc 1 1436 12
 4760 0870 D7F80441 		ldr	r4, [r7, #260]
 4761              		.loc 1 1436 38
 4762 0874 FFF7FEFF 		bl	CRYP_DataOut
 4763 0878 0346     		mov	r3, r0
 4764              		.loc 1 1436 36
 4765 087a 2360     		str	r3, [r4]
1437:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4766              		.loc 1 1437 21
 4767 087c D7F80431 		ldr	r3, [r7, #260]
 4768 0880 0433     		adds	r3, r3, #4
 4769 0882 C7F80431 		str	r3, [r7, #260]
1438:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4770              		.loc 1 1438 12
 4771 0886 D7F80441 		ldr	r4, [r7, #260]
 4772              		.loc 1 1438 38
 4773 088a FFF7FEFF 		bl	CRYP_DataOut
 4774 088e 0346     		mov	r3, r0
 4775              		.loc 1 1438 36
 4776 0890 2360     		str	r3, [r4]
1439:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4777              		.loc 1 1439 21
 4778 0892 D7F80431 		ldr	r3, [r7, #260]
 4779 0896 0433     		adds	r3, r3, #4
 4780 0898 C7F80431 		str	r3, [r7, #260]
 4781              	.L269:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4782              		.loc 1 1395 87 discriminator 2
 4783 089c D7F8F830 		ldr	r3, [r7, #248]
 4784 08a0 1033     		adds	r3, r3, #16
 4785 08a2 C7F8F830 		str	r3, [r7, #248]
 4786              	.L264:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 126


1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4787              		.loc 1 1395 7 discriminator 1
 4788 08a6 D7F8F820 		ldr	r2, [r7, #248]
 4789 08aa D7F82831 		ldr	r3, [r7, #296]
 4790 08ae 9A42     		cmp	r2, r3
 4791 08b0 04D2     		bcs	.L262
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4792              		.loc 1 1395 53 discriminator 3
 4793 08b2 97F80F31 		ldrb	r3, [r7, #271]	@ zero_extendqisi2
 4794 08b6 002B     		cmp	r3, #0
 4795 08b8 7FF46FAF 		bne	.L271
 4796              	.L262:
1440:./Library/stm32f4xx_cryp_aes.c ****         }
1441:./Library/stm32f4xx_cryp_aes.c ****       }
1442:./Library/stm32f4xx_cryp_aes.c ****     }
1443:./Library/stm32f4xx_cryp_aes.c ****     
1444:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1445:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1446:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 4797              		.loc 1 1446 5
 4798 08bc 4FF44030 		mov	r0, #196608
 4799 08c0 FFF7FEFF 		bl	CRYP_PhaseConfig
1447:./Library/stm32f4xx_cryp_aes.c ****     
1448:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1449:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4800              		.loc 1 1449 5
 4801 08c4 0120     		movs	r0, #1
 4802 08c6 FFF7FEFF 		bl	CRYP_Cmd
1450:./Library/stm32f4xx_cryp_aes.c ****     
1451:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 4803              		.loc 1 1451 8
 4804 08ca FFF7FEFF 		bl	CRYP_GetCmdStatus
 4805 08ce 0346     		mov	r3, r0
 4806              		.loc 1 1451 7
 4807 08d0 002B     		cmp	r3, #0
 4808 08d2 01D1     		bne	.L272
1452:./Library/stm32f4xx_cryp_aes.c ****     {
1453:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1454:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1455:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
 4809              		.loc 1 1455 13
 4810 08d4 0023     		movs	r3, #0
 4811 08d6 1CE2     		b	.L297
 4812              	.L272:
1456:./Library/stm32f4xx_cryp_aes.c ****     }
1457:./Library/stm32f4xx_cryp_aes.c ****     
1458:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 4813              		.loc 1 1458 13
 4814 08d8 07F12403 		add	r3, r7, #36
 4815 08dc C7F8E430 		str	r3, [r7, #228]
1459:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1460:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4816              		.loc 1 1460 18
 4817 08e0 D7F8E430 		ldr	r3, [r7, #228]
 4818              		.loc 1 1460 5
 4819 08e4 1B68     		ldr	r3, [r3]
 4820 08e6 1846     		mov	r0, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 127


 4821 08e8 FFF7FEFF 		bl	CRYP_DataIn
1461:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4822              		.loc 1 1461 12
 4823 08ec D7F8E430 		ldr	r3, [r7, #228]
 4824 08f0 0433     		adds	r3, r3, #4
 4825 08f2 C7F8E430 		str	r3, [r7, #228]
1462:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4826              		.loc 1 1462 18
 4827 08f6 D7F8E430 		ldr	r3, [r7, #228]
 4828              		.loc 1 1462 5
 4829 08fa 1B68     		ldr	r3, [r3]
 4830 08fc 1846     		mov	r0, r3
 4831 08fe FFF7FEFF 		bl	CRYP_DataIn
1463:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4832              		.loc 1 1463 12
 4833 0902 D7F8E430 		ldr	r3, [r7, #228]
 4834 0906 0433     		adds	r3, r3, #4
 4835 0908 C7F8E430 		str	r3, [r7, #228]
1464:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4836              		.loc 1 1464 18
 4837 090c D7F8E430 		ldr	r3, [r7, #228]
 4838              		.loc 1 1464 5
 4839 0910 1B68     		ldr	r3, [r3]
 4840 0912 1846     		mov	r0, r3
 4841 0914 FFF7FEFF 		bl	CRYP_DataIn
1465:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4842              		.loc 1 1465 12
 4843 0918 D7F8E430 		ldr	r3, [r7, #228]
 4844 091c 0433     		adds	r3, r3, #4
 4845 091e C7F8E430 		str	r3, [r7, #228]
1466:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1467:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 4846              		.loc 1 1467 18
 4847 0922 D7F8E430 		ldr	r3, [r7, #228]
 4848              		.loc 1 1467 17
 4849 0926 1B68     		ldr	r3, [r3]
 4850              		.loc 1 1467 5
 4851 0928 23F08073 		bic	r3, r3, #16777216
 4852 092c 1846     		mov	r0, r3
 4853 092e FFF7FEFF 		bl	CRYP_DataIn
1468:./Library/stm32f4xx_cryp_aes.c ****     
1469:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1470:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 4854              		.loc 1 1470 10
 4855 0932 00BF     		nop
 4856              	.L273:
 4857              		.loc 1 1470 11 discriminator 1
 4858 0934 0420     		movs	r0, #4
 4859 0936 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4860 093a 0346     		mov	r3, r0
 4861              		.loc 1 1470 10 discriminator 1
 4862 093c 002B     		cmp	r3, #0
 4863 093e F9D0     		beq	.L273
1471:./Library/stm32f4xx_cryp_aes.c ****     {
1472:./Library/stm32f4xx_cryp_aes.c ****     }
1473:./Library/stm32f4xx_cryp_aes.c ****     
1474:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 128


1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 4864              		.loc 1 1475 18
 4865 0940 FFF7FEFF 		bl	CRYP_DataOut
 4866 0944 0346     		mov	r3, r0
 4867              		.loc 1 1475 16
 4868 0946 7B61     		str	r3, [r7, #20]
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4869              		.loc 1 1476 18
 4870 0948 FFF7FEFF 		bl	CRYP_DataOut
 4871 094c 0346     		mov	r3, r0
 4872              		.loc 1 1476 16
 4873 094e BB61     		str	r3, [r7, #24]
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4874              		.loc 1 1477 18
 4875 0950 FFF7FEFF 		bl	CRYP_DataOut
 4876 0954 0346     		mov	r3, r0
 4877              		.loc 1 1477 16
 4878 0956 FB61     		str	r3, [r7, #28]
1478:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4879              		.loc 1 1478 18
 4880 0958 FFF7FEFF 		bl	CRYP_DataOut
 4881 095c 0346     		mov	r3, r0
 4882              		.loc 1 1478 16
 4883 095e 3B62     		str	r3, [r7, #32]
 4884 0960 B7E1     		b	.L274
 4885              	.L252:
1479:./Library/stm32f4xx_cryp_aes.c ****   }
1480:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1481:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1482:./Library/stm32f4xx_cryp_aes.c ****   {
1483:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1484:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 4886              		.loc 1 1484 5
 4887 0962 FFF7FEFF 		bl	CRYP_FIFOFlush
1485:./Library/stm32f4xx_cryp_aes.c ****     
1486:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1487:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 4888              		.loc 1 1487 5
 4889 0966 07F15803 		add	r3, r7, #88
 4890 096a 1846     		mov	r0, r3
 4891 096c FFF7FEFF 		bl	CRYP_KeyInit
1488:./Library/stm32f4xx_cryp_aes.c ****     
1489:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1490:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4892              		.loc 1 1490 5
 4893 0970 07F14803 		add	r3, r7, #72
 4894 0974 1846     		mov	r0, r3
 4895 0976 FFF7FEFF 		bl	CRYP_IVInit
1491:./Library/stm32f4xx_cryp_aes.c ****     
1492:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1493:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 4896              		.loc 1 1493 41
 4897 097a 0423     		movs	r3, #4
 4898 097c BB67     		str	r3, [r7, #120]
1494:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4899              		.loc 1 1494 42
 4900 097e 4FF00813 		mov	r3, #524296
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 129


 4901 0982 FB67     		str	r3, [r7, #124]
1495:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4902              		.loc 1 1495 42
 4903 0984 8023     		movs	r3, #128
 4904 0986 C7F88030 		str	r3, [r7, #128]
1496:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4905              		.loc 1 1496 5
 4906 098a 07F17803 		add	r3, r7, #120
 4907 098e 1846     		mov	r0, r3
 4908 0990 FFF7FEFF 		bl	CRYP_Init
1497:./Library/stm32f4xx_cryp_aes.c ****     
1498:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1499:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1500:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4909              		.loc 1 1500 5
 4910 0994 0020     		movs	r0, #0
 4911 0996 FFF7FEFF 		bl	CRYP_PhaseConfig
1501:./Library/stm32f4xx_cryp_aes.c ****     
1502:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4912              		.loc 1 1502 12
 4913 099a 07F13403 		add	r3, r7, #52
 4914 099e C7F8E030 		str	r3, [r7, #224]
1503:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1504:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4915              		.loc 1 1504 19
 4916 09a2 D7F8E030 		ldr	r3, [r7, #224]
 4917              		.loc 1 1504 5
 4918 09a6 1B68     		ldr	r3, [r3]
 4919 09a8 1846     		mov	r0, r3
 4920 09aa FFF7FEFF 		bl	CRYP_DataIn
1505:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4921              		.loc 1 1505 11
 4922 09ae D7F8E030 		ldr	r3, [r7, #224]
 4923 09b2 0433     		adds	r3, r3, #4
 4924 09b4 C7F8E030 		str	r3, [r7, #224]
1506:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4925              		.loc 1 1506 19
 4926 09b8 D7F8E030 		ldr	r3, [r7, #224]
 4927              		.loc 1 1506 5
 4928 09bc 1B68     		ldr	r3, [r3]
 4929 09be 1846     		mov	r0, r3
 4930 09c0 FFF7FEFF 		bl	CRYP_DataIn
1507:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4931              		.loc 1 1507 11
 4932 09c4 D7F8E030 		ldr	r3, [r7, #224]
 4933 09c8 0433     		adds	r3, r3, #4
 4934 09ca C7F8E030 		str	r3, [r7, #224]
1508:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4935              		.loc 1 1508 19
 4936 09ce D7F8E030 		ldr	r3, [r7, #224]
 4937              		.loc 1 1508 5
 4938 09d2 1B68     		ldr	r3, [r3]
 4939 09d4 1846     		mov	r0, r3
 4940 09d6 FFF7FEFF 		bl	CRYP_DataIn
1509:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4941              		.loc 1 1509 11
 4942 09da D7F8E030 		ldr	r3, [r7, #224]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 130


 4943 09de 0433     		adds	r3, r3, #4
 4944 09e0 C7F8E030 		str	r3, [r7, #224]
1510:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4945              		.loc 1 1510 19
 4946 09e4 D7F8E030 		ldr	r3, [r7, #224]
 4947              		.loc 1 1510 5
 4948 09e8 1B68     		ldr	r3, [r3]
 4949 09ea 1846     		mov	r0, r3
 4950 09ec FFF7FEFF 		bl	CRYP_DataIn
1511:./Library/stm32f4xx_cryp_aes.c ****     
1512:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1513:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4951              		.loc 1 1513 5
 4952 09f0 0120     		movs	r0, #1
 4953 09f2 FFF7FEFF 		bl	CRYP_Cmd
1514:./Library/stm32f4xx_cryp_aes.c ****     
1515:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1516:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4954              		.loc 1 1516 10
 4955 09f6 00BF     		nop
 4956              	.L275:
 4957              		.loc 1 1516 11 discriminator 1
 4958 09f8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4959 09fc 0346     		mov	r3, r0
 4960              		.loc 1 1516 10 discriminator 1
 4961 09fe 012B     		cmp	r3, #1
 4962 0a00 FAD0     		beq	.L275
1517:./Library/stm32f4xx_cryp_aes.c ****     {
1518:./Library/stm32f4xx_cryp_aes.c ****     }
1519:./Library/stm32f4xx_cryp_aes.c ****     
1520:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1521:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4963              		.loc 1 1521 7
 4964 0a02 D7F8FC30 		ldr	r3, [r7, #252]
 4965 0a06 002B     		cmp	r3, #0
 4966 0a08 69D0     		beq	.L276
1522:./Library/stm32f4xx_cryp_aes.c ****     {
1523:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1524:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 4967              		.loc 1 1524 7
 4968 0a0a 4FF48030 		mov	r0, #65536
 4969 0a0e FFF7FEFF 		bl	CRYP_PhaseConfig
1525:./Library/stm32f4xx_cryp_aes.c ****       
1526:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1527:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4970              		.loc 1 1527 7
 4971 0a12 0120     		movs	r0, #1
 4972 0a14 FFF7FEFF 		bl	CRYP_Cmd
1528:./Library/stm32f4xx_cryp_aes.c ****       
1529:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4973              		.loc 1 1529 10
 4974 0a18 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4975 0a1c 0346     		mov	r3, r0
 4976              		.loc 1 1529 9
 4977 0a1e 002B     		cmp	r3, #0
 4978 0a20 01D1     		bne	.L277
1530:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 131


1531:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1532:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1533:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 4979              		.loc 1 1533 15
 4980 0a22 0023     		movs	r3, #0
 4981 0a24 75E1     		b	.L297
 4982              	.L277:
1534:./Library/stm32f4xx_cryp_aes.c ****       }
1535:./Library/stm32f4xx_cryp_aes.c ****       
1536:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
 4983              		.loc 1 1536 23
 4984 0a26 0023     		movs	r3, #0
 4985 0a28 C7F8F830 		str	r3, [r7, #248]
 4986              		.loc 1 1536 7
 4987 0a2c 37E0     		b	.L278
 4988              	.L280:
1537:./Library/stm32f4xx_cryp_aes.c ****       {
1538:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1539:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 4989              		.loc 1 1539 14
 4990 0a2e 00BF     		nop
 4991              	.L279:
 4992              		.loc 1 1539 15 discriminator 1
 4993 0a30 0120     		movs	r0, #1
 4994 0a32 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4995 0a36 0346     		mov	r3, r0
 4996              		.loc 1 1539 14 discriminator 1
 4997 0a38 002B     		cmp	r3, #0
 4998 0a3a F9D0     		beq	.L279
1540:./Library/stm32f4xx_cryp_aes.c ****         {
1541:./Library/stm32f4xx_cryp_aes.c ****         }
1542:./Library/stm32f4xx_cryp_aes.c ****         
1543:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1544:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4999              		.loc 1 1544 22 discriminator 2
 5000 0a3c D7F80031 		ldr	r3, [r7, #256]
 5001              		.loc 1 1544 9 discriminator 2
 5002 0a40 1B68     		ldr	r3, [r3]
 5003 0a42 1846     		mov	r0, r3
 5004 0a44 FFF7FEFF 		bl	CRYP_DataIn
1545:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 5005              		.loc 1 1545 19 discriminator 2
 5006 0a48 D7F80031 		ldr	r3, [r7, #256]
 5007 0a4c 0433     		adds	r3, r3, #4
 5008 0a4e C7F80031 		str	r3, [r7, #256]
1546:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 5009              		.loc 1 1546 22 discriminator 2
 5010 0a52 D7F80031 		ldr	r3, [r7, #256]
 5011              		.loc 1 1546 9 discriminator 2
 5012 0a56 1B68     		ldr	r3, [r3]
 5013 0a58 1846     		mov	r0, r3
 5014 0a5a FFF7FEFF 		bl	CRYP_DataIn
1547:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 5015              		.loc 1 1547 19 discriminator 2
 5016 0a5e D7F80031 		ldr	r3, [r7, #256]
 5017 0a62 0433     		adds	r3, r3, #4
 5018 0a64 C7F80031 		str	r3, [r7, #256]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 132


1548:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 5019              		.loc 1 1548 22 discriminator 2
 5020 0a68 D7F80031 		ldr	r3, [r7, #256]
 5021              		.loc 1 1548 9 discriminator 2
 5022 0a6c 1B68     		ldr	r3, [r3]
 5023 0a6e 1846     		mov	r0, r3
 5024 0a70 FFF7FEFF 		bl	CRYP_DataIn
1549:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 5025              		.loc 1 1549 19 discriminator 2
 5026 0a74 D7F80031 		ldr	r3, [r7, #256]
 5027 0a78 0433     		adds	r3, r3, #4
 5028 0a7a C7F80031 		str	r3, [r7, #256]
1550:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 5029              		.loc 1 1550 22 discriminator 2
 5030 0a7e D7F80031 		ldr	r3, [r7, #256]
 5031              		.loc 1 1550 9 discriminator 2
 5032 0a82 1B68     		ldr	r3, [r3]
 5033 0a84 1846     		mov	r0, r3
 5034 0a86 FFF7FEFF 		bl	CRYP_DataIn
1551:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 5035              		.loc 1 1551 19 discriminator 2
 5036 0a8a D7F80031 		ldr	r3, [r7, #256]
 5037 0a8e 0433     		adds	r3, r3, #4
 5038 0a90 C7F80031 		str	r3, [r7, #256]
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 5039              		.loc 1 1536 67 discriminator 2
 5040 0a94 D7F8F830 		ldr	r3, [r7, #248]
 5041 0a98 1033     		adds	r3, r3, #16
 5042 0a9a C7F8F830 		str	r3, [r7, #248]
 5043              	.L278:
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 5044              		.loc 1 1536 7 discriminator 1
 5045 0a9e D7F8F820 		ldr	r2, [r7, #248]
 5046 0aa2 D7F8FC30 		ldr	r3, [r7, #252]
 5047 0aa6 9A42     		cmp	r2, r3
 5048 0aa8 C1D3     		bcc	.L280
1552:./Library/stm32f4xx_cryp_aes.c ****       }
1553:./Library/stm32f4xx_cryp_aes.c ****       
1554:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1555:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 5049              		.loc 1 1555 15
 5050 0aaa 0023     		movs	r3, #0
 5051 0aac 7B64     		str	r3, [r7, #68]
 5052              	.L282:
1556:./Library/stm32f4xx_cryp_aes.c ****       do
1557:./Library/stm32f4xx_cryp_aes.c ****       {
1558:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 5053              		.loc 1 1558 22 discriminator 2
 5054 0aae 1020     		movs	r0, #16
 5055 0ab0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5056 0ab4 0346     		mov	r3, r0
 5057              		.loc 1 1558 20 discriminator 2
 5058 0ab6 C7F8F030 		str	r3, [r7, #240]
1559:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 5059              		.loc 1 1559 16 discriminator 2
 5060 0aba 7B6C     		ldr	r3, [r7, #68]
 5061 0abc 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 133


 5062 0abe 7B64     		str	r3, [r7, #68]
1560:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5063              		.loc 1 1560 24 discriminator 2
 5064 0ac0 7B6C     		ldr	r3, [r7, #68]
 5065              		.loc 1 1560 7 discriminator 2
 5066 0ac2 B3F5803F 		cmp	r3, #65536
 5067 0ac6 03D0     		beq	.L281
 5068              		.loc 1 1560 44 discriminator 1
 5069 0ac8 D7F8F030 		ldr	r3, [r7, #240]
 5070 0acc 002B     		cmp	r3, #0
 5071 0ace EED1     		bne	.L282
 5072              	.L281:
1561:./Library/stm32f4xx_cryp_aes.c **** 
1562:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 5073              		.loc 1 1562 10
 5074 0ad0 D7F8F030 		ldr	r3, [r7, #240]
 5075 0ad4 002B     		cmp	r3, #0
 5076 0ad6 02D0     		beq	.L276
1563:./Library/stm32f4xx_cryp_aes.c ****       {
1564:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 5077              		.loc 1 1564 16
 5078 0ad8 0023     		movs	r3, #0
 5079 0ada 87F80F31 		strb	r3, [r7, #271]
 5080              	.L276:
1565:./Library/stm32f4xx_cryp_aes.c ****       }
1566:./Library/stm32f4xx_cryp_aes.c ****     }
1567:./Library/stm32f4xx_cryp_aes.c ****     
1568:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1569:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 5081              		.loc 1 1569 7
 5082 0ade D7F82831 		ldr	r3, [r7, #296]
 5083 0ae2 002B     		cmp	r3, #0
 5084 0ae4 00F0A380 		beq	.L283
1570:./Library/stm32f4xx_cryp_aes.c ****     {
1571:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1572:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 5085              		.loc 1 1572 7
 5086 0ae8 4FF40030 		mov	r0, #131072
 5087 0aec FFF7FEFF 		bl	CRYP_PhaseConfig
1573:./Library/stm32f4xx_cryp_aes.c **** 
1574:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1575:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 5088              		.loc 1 1575 7
 5089 0af0 0120     		movs	r0, #1
 5090 0af2 FFF7FEFF 		bl	CRYP_Cmd
1576:./Library/stm32f4xx_cryp_aes.c ****       
1577:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 5091              		.loc 1 1577 10
 5092 0af6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 5093 0afa 0346     		mov	r3, r0
 5094              		.loc 1 1577 9
 5095 0afc 002B     		cmp	r3, #0
 5096 0afe 01D1     		bne	.L284
1578:./Library/stm32f4xx_cryp_aes.c ****       {
1579:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1580:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1581:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 134


 5097              		.loc 1 1581 15
 5098 0b00 0023     		movs	r3, #0
 5099 0b02 06E1     		b	.L297
 5100              	.L284:
1582:./Library/stm32f4xx_cryp_aes.c ****       }
1583:./Library/stm32f4xx_cryp_aes.c ****       
1584:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 5101              		.loc 1 1584 23
 5102 0b04 0023     		movs	r3, #0
 5103 0b06 C7F8F830 		str	r3, [r7, #248]
 5104              		.loc 1 1584 7
 5105 0b0a 85E0     		b	.L285
 5106              	.L292:
1585:./Library/stm32f4xx_cryp_aes.c ****       {
1586:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1587:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 5107              		.loc 1 1587 14
 5108 0b0c 00BF     		nop
 5109              	.L286:
 5110              		.loc 1 1587 15 discriminator 1
 5111 0b0e 0120     		movs	r0, #1
 5112 0b10 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5113 0b14 0346     		mov	r3, r0
 5114              		.loc 1 1587 14 discriminator 1
 5115 0b16 002B     		cmp	r3, #0
 5116 0b18 F9D0     		beq	.L286
1588:./Library/stm32f4xx_cryp_aes.c ****         {
1589:./Library/stm32f4xx_cryp_aes.c ****         }
1590:./Library/stm32f4xx_cryp_aes.c ****         
1591:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1592:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5117              		.loc 1 1592 22
 5118 0b1a D7F80831 		ldr	r3, [r7, #264]
 5119              		.loc 1 1592 9
 5120 0b1e 1B68     		ldr	r3, [r3]
 5121 0b20 1846     		mov	r0, r3
 5122 0b22 FFF7FEFF 		bl	CRYP_DataIn
1593:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5123              		.loc 1 1593 18
 5124 0b26 D7F80831 		ldr	r3, [r7, #264]
 5125 0b2a 0433     		adds	r3, r3, #4
 5126 0b2c C7F80831 		str	r3, [r7, #264]
1594:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5127              		.loc 1 1594 22
 5128 0b30 D7F80831 		ldr	r3, [r7, #264]
 5129              		.loc 1 1594 9
 5130 0b34 1B68     		ldr	r3, [r3]
 5131 0b36 1846     		mov	r0, r3
 5132 0b38 FFF7FEFF 		bl	CRYP_DataIn
1595:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5133              		.loc 1 1595 18
 5134 0b3c D7F80831 		ldr	r3, [r7, #264]
 5135 0b40 0433     		adds	r3, r3, #4
 5136 0b42 C7F80831 		str	r3, [r7, #264]
1596:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5137              		.loc 1 1596 22
 5138 0b46 D7F80831 		ldr	r3, [r7, #264]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 135


 5139              		.loc 1 1596 9
 5140 0b4a 1B68     		ldr	r3, [r3]
 5141 0b4c 1846     		mov	r0, r3
 5142 0b4e FFF7FEFF 		bl	CRYP_DataIn
1597:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5143              		.loc 1 1597 18
 5144 0b52 D7F80831 		ldr	r3, [r7, #264]
 5145 0b56 0433     		adds	r3, r3, #4
 5146 0b58 C7F80831 		str	r3, [r7, #264]
1598:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5147              		.loc 1 1598 22
 5148 0b5c D7F80831 		ldr	r3, [r7, #264]
 5149              		.loc 1 1598 9
 5150 0b60 1B68     		ldr	r3, [r3]
 5151 0b62 1846     		mov	r0, r3
 5152 0b64 FFF7FEFF 		bl	CRYP_DataIn
1599:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5153              		.loc 1 1599 18
 5154 0b68 D7F80831 		ldr	r3, [r7, #264]
 5155 0b6c 0433     		adds	r3, r3, #4
 5156 0b6e C7F80831 		str	r3, [r7, #264]
1600:./Library/stm32f4xx_cryp_aes.c ****         
1601:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1602:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 5157              		.loc 1 1602 17
 5158 0b72 0023     		movs	r3, #0
 5159 0b74 7B64     		str	r3, [r7, #68]
 5160              	.L288:
1603:./Library/stm32f4xx_cryp_aes.c ****         do
1604:./Library/stm32f4xx_cryp_aes.c ****         {
1605:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 5161              		.loc 1 1605 24 discriminator 2
 5162 0b76 1020     		movs	r0, #16
 5163 0b78 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5164 0b7c 0346     		mov	r3, r0
 5165              		.loc 1 1605 22 discriminator 2
 5166 0b7e C7F8F030 		str	r3, [r7, #240]
1606:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 5167              		.loc 1 1606 18 discriminator 2
 5168 0b82 7B6C     		ldr	r3, [r7, #68]
 5169 0b84 0133     		adds	r3, r3, #1
 5170 0b86 7B64     		str	r3, [r7, #68]
1607:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5171              		.loc 1 1607 26 discriminator 2
 5172 0b88 7B6C     		ldr	r3, [r7, #68]
 5173              		.loc 1 1607 9 discriminator 2
 5174 0b8a B3F5803F 		cmp	r3, #65536
 5175 0b8e 03D0     		beq	.L287
 5176              		.loc 1 1607 46 discriminator 1
 5177 0b90 D7F8F030 		ldr	r3, [r7, #240]
 5178 0b94 002B     		cmp	r3, #0
 5179 0b96 EED1     		bne	.L288
 5180              	.L287:
1608:./Library/stm32f4xx_cryp_aes.c **** 
1609:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 5181              		.loc 1 1609 12
 5182 0b98 D7F8F030 		ldr	r3, [r7, #240]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 136


 5183 0b9c 002B     		cmp	r3, #0
 5184 0b9e 03D0     		beq	.L300
1610:./Library/stm32f4xx_cryp_aes.c ****         {
1611:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 5185              		.loc 1 1611 18
 5186 0ba0 0023     		movs	r3, #0
 5187 0ba2 87F80F31 		strb	r3, [r7, #271]
 5188 0ba6 32E0     		b	.L290
 5189              	.L300:
1612:./Library/stm32f4xx_cryp_aes.c ****         }
1613:./Library/stm32f4xx_cryp_aes.c ****         else
1614:./Library/stm32f4xx_cryp_aes.c ****         {
1615:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1616:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5190              		.loc 1 1616 16
 5191 0ba8 00BF     		nop
 5192              	.L291:
 5193              		.loc 1 1616 17 discriminator 1
 5194 0baa 0420     		movs	r0, #4
 5195 0bac FFF7FEFF 		bl	CRYP_GetFlagStatus
 5196 0bb0 0346     		mov	r3, r0
 5197              		.loc 1 1616 16 discriminator 1
 5198 0bb2 002B     		cmp	r3, #0
 5199 0bb4 F9D0     		beq	.L291
1617:./Library/stm32f4xx_cryp_aes.c ****           {
1618:./Library/stm32f4xx_cryp_aes.c ****           }
1619:./Library/stm32f4xx_cryp_aes.c ****           
1620:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1621:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5200              		.loc 1 1621 12
 5201 0bb6 D7F80441 		ldr	r4, [r7, #260]
 5202              		.loc 1 1621 38
 5203 0bba FFF7FEFF 		bl	CRYP_DataOut
 5204 0bbe 0346     		mov	r3, r0
 5205              		.loc 1 1621 36
 5206 0bc0 2360     		str	r3, [r4]
1622:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5207              		.loc 1 1622 21
 5208 0bc2 D7F80431 		ldr	r3, [r7, #260]
 5209 0bc6 0433     		adds	r3, r3, #4
 5210 0bc8 C7F80431 		str	r3, [r7, #260]
1623:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5211              		.loc 1 1623 12
 5212 0bcc D7F80441 		ldr	r4, [r7, #260]
 5213              		.loc 1 1623 38
 5214 0bd0 FFF7FEFF 		bl	CRYP_DataOut
 5215 0bd4 0346     		mov	r3, r0
 5216              		.loc 1 1623 36
 5217 0bd6 2360     		str	r3, [r4]
1624:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5218              		.loc 1 1624 21
 5219 0bd8 D7F80431 		ldr	r3, [r7, #260]
 5220 0bdc 0433     		adds	r3, r3, #4
 5221 0bde C7F80431 		str	r3, [r7, #260]
1625:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5222              		.loc 1 1625 12
 5223 0be2 D7F80441 		ldr	r4, [r7, #260]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 137


 5224              		.loc 1 1625 38
 5225 0be6 FFF7FEFF 		bl	CRYP_DataOut
 5226 0bea 0346     		mov	r3, r0
 5227              		.loc 1 1625 36
 5228 0bec 2360     		str	r3, [r4]
1626:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5229              		.loc 1 1626 21
 5230 0bee D7F80431 		ldr	r3, [r7, #260]
 5231 0bf2 0433     		adds	r3, r3, #4
 5232 0bf4 C7F80431 		str	r3, [r7, #260]
1627:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5233              		.loc 1 1627 12
 5234 0bf8 D7F80441 		ldr	r4, [r7, #260]
 5235              		.loc 1 1627 38
 5236 0bfc FFF7FEFF 		bl	CRYP_DataOut
 5237 0c00 0346     		mov	r3, r0
 5238              		.loc 1 1627 36
 5239 0c02 2360     		str	r3, [r4]
1628:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5240              		.loc 1 1628 21
 5241 0c04 D7F80431 		ldr	r3, [r7, #260]
 5242 0c08 0433     		adds	r3, r3, #4
 5243 0c0a C7F80431 		str	r3, [r7, #260]
 5244              	.L290:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 5245              		.loc 1 1584 87 discriminator 2
 5246 0c0e D7F8F830 		ldr	r3, [r7, #248]
 5247 0c12 1033     		adds	r3, r3, #16
 5248 0c14 C7F8F830 		str	r3, [r7, #248]
 5249              	.L285:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 5250              		.loc 1 1584 7 discriminator 1
 5251 0c18 D7F8F820 		ldr	r2, [r7, #248]
 5252 0c1c D7F82831 		ldr	r3, [r7, #296]
 5253 0c20 9A42     		cmp	r2, r3
 5254 0c22 04D2     		bcs	.L283
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 5255              		.loc 1 1584 53 discriminator 3
 5256 0c24 97F80F31 		ldrb	r3, [r7, #271]	@ zero_extendqisi2
 5257 0c28 002B     		cmp	r3, #0
 5258 0c2a 7FF46FAF 		bne	.L292
 5259              	.L283:
1629:./Library/stm32f4xx_cryp_aes.c ****         }
1630:./Library/stm32f4xx_cryp_aes.c ****       }
1631:./Library/stm32f4xx_cryp_aes.c ****     }
1632:./Library/stm32f4xx_cryp_aes.c ****     
1633:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1634:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1635:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5260              		.loc 1 1635 5
 5261 0c2e 4FF44030 		mov	r0, #196608
 5262 0c32 FFF7FEFF 		bl	CRYP_PhaseConfig
1636:./Library/stm32f4xx_cryp_aes.c ****     
1637:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1638:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5263              		.loc 1 1638 5
 5264 0c36 0120     		movs	r0, #1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 138


 5265 0c38 FFF7FEFF 		bl	CRYP_Cmd
1639:./Library/stm32f4xx_cryp_aes.c ****     
1640:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5266              		.loc 1 1640 8
 5267 0c3c FFF7FEFF 		bl	CRYP_GetCmdStatus
 5268 0c40 0346     		mov	r3, r0
 5269              		.loc 1 1640 7
 5270 0c42 002B     		cmp	r3, #0
 5271 0c44 01D1     		bne	.L293
1641:./Library/stm32f4xx_cryp_aes.c ****     {
1642:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1643:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1644:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
 5272              		.loc 1 1644 13
 5273 0c46 0023     		movs	r3, #0
 5274 0c48 63E0     		b	.L297
 5275              	.L293:
1645:./Library/stm32f4xx_cryp_aes.c ****     }
1646:./Library/stm32f4xx_cryp_aes.c ****     
1647:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5276              		.loc 1 1647 13
 5277 0c4a 07F12403 		add	r3, r7, #36
 5278 0c4e C7F8E430 		str	r3, [r7, #228]
1648:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1649:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5279              		.loc 1 1649 18
 5280 0c52 D7F8E430 		ldr	r3, [r7, #228]
 5281              		.loc 1 1649 5
 5282 0c56 1B68     		ldr	r3, [r3]
 5283 0c58 1846     		mov	r0, r3
 5284 0c5a FFF7FEFF 		bl	CRYP_DataIn
1650:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5285              		.loc 1 1650 12
 5286 0c5e D7F8E430 		ldr	r3, [r7, #228]
 5287 0c62 0433     		adds	r3, r3, #4
 5288 0c64 C7F8E430 		str	r3, [r7, #228]
1651:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5289              		.loc 1 1651 18
 5290 0c68 D7F8E430 		ldr	r3, [r7, #228]
 5291              		.loc 1 1651 5
 5292 0c6c 1B68     		ldr	r3, [r3]
 5293 0c6e 1846     		mov	r0, r3
 5294 0c70 FFF7FEFF 		bl	CRYP_DataIn
1652:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5295              		.loc 1 1652 12
 5296 0c74 D7F8E430 		ldr	r3, [r7, #228]
 5297 0c78 0433     		adds	r3, r3, #4
 5298 0c7a C7F8E430 		str	r3, [r7, #228]
1653:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5299              		.loc 1 1653 18
 5300 0c7e D7F8E430 		ldr	r3, [r7, #228]
 5301              		.loc 1 1653 5
 5302 0c82 1B68     		ldr	r3, [r3]
 5303 0c84 1846     		mov	r0, r3
 5304 0c86 FFF7FEFF 		bl	CRYP_DataIn
1654:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5305              		.loc 1 1654 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 139


 5306 0c8a D7F8E430 		ldr	r3, [r7, #228]
 5307 0c8e 0433     		adds	r3, r3, #4
 5308 0c90 C7F8E430 		str	r3, [r7, #228]
1655:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1656:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5309              		.loc 1 1656 18
 5310 0c94 D7F8E430 		ldr	r3, [r7, #228]
 5311              		.loc 1 1656 17
 5312 0c98 1B68     		ldr	r3, [r3]
 5313              		.loc 1 1656 5
 5314 0c9a 23F08073 		bic	r3, r3, #16777216
 5315 0c9e 1846     		mov	r0, r3
 5316 0ca0 FFF7FEFF 		bl	CRYP_DataIn
1657:./Library/stm32f4xx_cryp_aes.c ****     
1658:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1659:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5317              		.loc 1 1659 10
 5318 0ca4 00BF     		nop
 5319              	.L294:
 5320              		.loc 1 1659 11 discriminator 1
 5321 0ca6 0420     		movs	r0, #4
 5322 0ca8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5323 0cac 0346     		mov	r3, r0
 5324              		.loc 1 1659 10 discriminator 1
 5325 0cae 002B     		cmp	r3, #0
 5326 0cb0 F9D0     		beq	.L294
1660:./Library/stm32f4xx_cryp_aes.c ****     {
1661:./Library/stm32f4xx_cryp_aes.c ****     }
1662:./Library/stm32f4xx_cryp_aes.c ****     
1663:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1664:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5327              		.loc 1 1664 18
 5328 0cb2 FFF7FEFF 		bl	CRYP_DataOut
 5329 0cb6 0346     		mov	r3, r0
 5330              		.loc 1 1664 16
 5331 0cb8 7B61     		str	r3, [r7, #20]
1665:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5332              		.loc 1 1665 18
 5333 0cba FFF7FEFF 		bl	CRYP_DataOut
 5334 0cbe 0346     		mov	r3, r0
 5335              		.loc 1 1665 16
 5336 0cc0 BB61     		str	r3, [r7, #24]
1666:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5337              		.loc 1 1666 18
 5338 0cc2 FFF7FEFF 		bl	CRYP_DataOut
 5339 0cc6 0346     		mov	r3, r0
 5340              		.loc 1 1666 16
 5341 0cc8 FB61     		str	r3, [r7, #28]
1667:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5342              		.loc 1 1667 18
 5343 0cca FFF7FEFF 		bl	CRYP_DataOut
 5344 0cce 0346     		mov	r3, r0
 5345              		.loc 1 1667 16
 5346 0cd0 3B62     		str	r3, [r7, #32]
 5347              	.L274:
1668:./Library/stm32f4xx_cryp_aes.c ****   }
1669:./Library/stm32f4xx_cryp_aes.c ****   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 140


1670:./Library/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1671:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5348              		.loc 1 1671 19
 5349 0cd2 0023     		movs	r3, #0
 5350 0cd4 C7F8F830 		str	r3, [r7, #248]
 5351              		.loc 1 1671 3
 5352 0cd8 10E0     		b	.L295
 5353              	.L296:
1672:./Library/stm32f4xx_cryp_aes.c ****   {
1673:./Library/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1674:./Library/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5354              		.loc 1 1674 59 discriminator 3
 5355 0cda 07F11402 		add	r2, r7, #20
 5356 0cde D7F8F830 		ldr	r3, [r7, #248]
 5357 0ce2 1344     		add	r3, r3, r2
 5358              		.loc 1 1674 24 discriminator 3
 5359 0ce4 D7F8F810 		ldr	r1, [r7, #248]
 5360 0ce8 D7F8E820 		ldr	r2, [r7, #232]
 5361 0cec 0A44     		add	r2, r2, r1
 5362              		.loc 1 1674 40 discriminator 3
 5363 0cee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5364              		.loc 1 1674 38 discriminator 3
 5365 0cf0 1370     		strb	r3, [r2]
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5366              		.loc 1 1671 60 discriminator 3
 5367 0cf2 D7F8F830 		ldr	r3, [r7, #248]
 5368 0cf6 0133     		adds	r3, r3, #1
 5369 0cf8 C7F8F830 		str	r3, [r7, #248]
 5370              	.L295:
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5371              		.loc 1 1671 3 discriminator 1
 5372 0cfc D7F8F820 		ldr	r2, [r7, #248]
 5373 0d00 D7F84031 		ldr	r3, [r7, #320]
 5374 0d04 9A42     		cmp	r2, r3
 5375 0d06 E8D3     		bcc	.L296
1675:./Library/stm32f4xx_cryp_aes.c ****   }
1676:./Library/stm32f4xx_cryp_aes.c ****   
1677:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1678:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5376              		.loc 1 1678 3
 5377 0d08 0020     		movs	r0, #0
 5378 0d0a FFF7FEFF 		bl	CRYP_Cmd
1679:./Library/stm32f4xx_cryp_aes.c **** 
1680:./Library/stm32f4xx_cryp_aes.c ****   return status;
 5379              		.loc 1 1680 10
 5380 0d0e 97F80F31 		ldrb	r3, [r7, #271]	@ zero_extendqisi2
 5381              	.L297:
1681:./Library/stm32f4xx_cryp_aes.c **** }
 5382              		.loc 1 1681 1 discriminator 1
 5383 0d12 1846     		mov	r0, r3
 5384 0d14 07F58A77 		add	r7, r7, #276
 5385              	.LCFI23:
 5386              		.cfi_def_cfa_offset 12
 5387 0d18 BD46     		mov	sp, r7
 5388              	.LCFI24:
 5389              		.cfi_def_cfa_register 13
 5390              		@ sp needed
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 141


 5391 0d1a 90BD     		pop	{r4, r7, pc}
 5392              		.cfi_endproc
 5393              	.LFE127:
 5395              		.text
 5396              	.Letext0:
 5397              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 5398              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 5399              		.file 5 "./CORE/stm32f4xx.h"
 5400              		.file 6 "./Library/stm32f4xx_cryp.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s 			page 142


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:20     .text.CRYP_AES_ECB:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:26     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:676    .text.CRYP_AES_CBC:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:682    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:1406   .text.CRYP_AES_CTR:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:1412   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:2084   .text.CRYP_AES_GCM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:2090   .text.CRYP_AES_GCM:0000000000000000 CRYP_AES_GCM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:3563   .text.CRYP_AES_CCM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cctzOgY2.s:3569   .text.CRYP_AES_CCM:0000000000000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
