0.7
2020.2
Oct 14 2022
05:20:55
D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.srcs/sim_1/new/RCA4bit_behav_tb.v,1728296535,verilog,,,,RCA4bit_behav_tb,,,,,,,,
D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.srcs/sources_1/new/RCA4bit_behav.v,1728295422,verilog,,D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.srcs/sim_1/new/RCA4bit_behav_tb.v,,RCA4bit_behav,,,,,,,,
