<stg><name>main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add_ln791 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln791"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i17 0, i17 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln76 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:7 %store_ln75 = store i17 0, i17 %ii

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln77 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc56:0 %indvar_flatten17_load = load i17 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="indvar_flatten17_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc56:1 %icmp_ln76 = icmp_eq  i17 %indvar_flatten17_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc56:2 %add_ln76 = add i17 %indvar_flatten17_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc56:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc60, void %for.inc84.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc60:0 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc60:3 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc60:6 %icmp_ln77 = icmp_eq  i9 %j_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc60:7 %select_ln76 = select i1 %icmp_ln77, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc60:8 %add_ln76_1 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc60:9 %select_ln76_1 = select i1 %icmp_ln77, i9 %add_ln76_1, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.inc60:11 %zext_ln76 = zext i9 %select_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60:13 %u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="u1_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:14 %u1_load = load i8 %u1_addr

]]></Node>
<StgValue><ssdm name="u1_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60:15 %u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="u2_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:16 %u2_load = load i8 %u2_addr

]]></Node>
<StgValue><ssdm name="u2_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.inc60:17 %zext_ln77 = zext i9 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60:20 %v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:21 %v1_load = load i8 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60:23 %v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:24 %v2_load = load i8 %v2_addr

]]></Node>
<StgValue><ssdm name="v2_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc60:33 %add_ln77 = add i9 %select_ln76, i9 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:35 %store_ln76 = store i17 %add_ln76, i17 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:36 %store_ln76 = store i9 %select_ln76_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:39 %store_ln77 = store i9 %add_ln77, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:14 %u1_load = load i8 %u1_addr

]]></Node>
<StgValue><ssdm name="u1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:16 %u2_load = load i8 %u2_addr

]]></Node>
<StgValue><ssdm name="u2_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:21 %v1_load = load i8 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc60:24 %v2_load = load i8 %v2_addr

]]></Node>
<StgValue><ssdm name="v2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:22 %mul = fmul i32 %u1_load, i32 %v1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:25 %mul1 = fmul i32 %u2_load, i32 %v2_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="96" st_id="19" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="97" st_id="20" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="98" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17">
<![CDATA[
for.inc60:1 %add_ln791_load = load i17 %add_ln791

]]></Node>
<StgValue><ssdm name="add_ln791_load"/></StgValue>
</operation>

<operation id="99" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc60:2 %ii_load = load i17 %ii

]]></Node>
<StgValue><ssdm name="ii_load"/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc60:10 %select_ln76_2 = select i1 %icmp_ln77, i17 %add_ln791_load, i17 %ii_load

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="17">
<![CDATA[
for.inc60:12 %trunc_ln76 = trunc i17 %select_ln76_2

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="9">
<![CDATA[
for.inc60:18 %zext_ln77_1 = zext i9 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc60:27 %add_ln78 = add i16 %zext_ln77_1, i16 %trunc_ln76

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="105" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc60:34 %add_ln79 = add i17 %select_ln76_2, i17 256

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="106" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:37 %store_ln75 = store i17 %select_ln76_2, i17 %ii

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="107" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc60:38 %store_ln79 = store i17 %add_ln79, i17 %add_ln791

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="108" st_id="22" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="109" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="16">
<![CDATA[
for.inc60:28 %zext_ln78 = zext i16 %add_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="110" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60:29 %A_addr = getelementptr i32 %A_s, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="111" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="16">
<![CDATA[
for.inc60:30 %A_load = load i16 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:26 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="16">
<![CDATA[
for.inc60:30 %A_load = load i16 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">

<operation id="114" st_id="25" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="115" st_id="26" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="117" st_id="28" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="118" st_id="29" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="119" st_id="30" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="121" st_id="32" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="122" st_id="33" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc84.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="123" st_id="34" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:31 %add1 = fadd i32 %A_load, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="124" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc60:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_3_VITIS_LOOP_77_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc60:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="126" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc60:19 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="127" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc60:32 %store_ln78 = store i32 %add1, i16 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="128" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc60:40 %br_ln77 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="204" name="u1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="u1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="u2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="u2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="v1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="v2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="A_s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="210" from="StgValue_209" to="j" fromId="209" toId="37">
</dataflow>
<dataflow id="211" from="StgValue_209" to="add_ln791" fromId="209" toId="38">
</dataflow>
<dataflow id="212" from="StgValue_209" to="ii" fromId="209" toId="39">
</dataflow>
<dataflow id="213" from="StgValue_209" to="i" fromId="209" toId="40">
</dataflow>
<dataflow id="214" from="StgValue_209" to="indvar_flatten17" fromId="209" toId="41">
</dataflow>
<dataflow id="216" from="StgValue_215" to="store_ln0" fromId="215" toId="42">
</dataflow>
<dataflow id="217" from="indvar_flatten17" to="store_ln0" fromId="41" toId="42">
</dataflow>
<dataflow id="219" from="StgValue_218" to="store_ln76" fromId="218" toId="43">
</dataflow>
<dataflow id="220" from="i" to="store_ln76" fromId="40" toId="43">
</dataflow>
<dataflow id="221" from="StgValue_215" to="store_ln75" fromId="215" toId="44">
</dataflow>
<dataflow id="222" from="ii" to="store_ln75" fromId="39" toId="44">
</dataflow>
<dataflow id="223" from="StgValue_218" to="store_ln77" fromId="218" toId="45">
</dataflow>
<dataflow id="224" from="j" to="store_ln77" fromId="37" toId="45">
</dataflow>
<dataflow id="225" from="indvar_flatten17" to="indvar_flatten17_load" fromId="41" toId="47">
</dataflow>
<dataflow id="226" from="indvar_flatten17_load" to="icmp_ln76" fromId="47" toId="48">
</dataflow>
<dataflow id="228" from="StgValue_227" to="icmp_ln76" fromId="227" toId="48">
</dataflow>
<dataflow id="229" from="indvar_flatten17_load" to="add_ln76" fromId="47" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_230" to="add_ln76" fromId="230" toId="49">
</dataflow>
<dataflow id="232" from="icmp_ln76" to="br_ln76" fromId="48" toId="50">
</dataflow>
<dataflow id="233" from="j" to="j_load" fromId="37" toId="51">
</dataflow>
<dataflow id="234" from="i" to="i_load" fromId="40" toId="52">
</dataflow>
<dataflow id="235" from="j_load" to="icmp_ln77" fromId="51" toId="53">
</dataflow>
<dataflow id="237" from="StgValue_236" to="icmp_ln77" fromId="236" toId="53">
</dataflow>
<dataflow id="238" from="icmp_ln77" to="select_ln76" fromId="53" toId="54">
</dataflow>
<dataflow id="239" from="StgValue_218" to="select_ln76" fromId="218" toId="54">
</dataflow>
<dataflow id="240" from="j_load" to="select_ln76" fromId="51" toId="54">
</dataflow>
<dataflow id="241" from="i_load" to="add_ln76_1" fromId="52" toId="55">
</dataflow>
<dataflow id="243" from="StgValue_242" to="add_ln76_1" fromId="242" toId="55">
</dataflow>
<dataflow id="244" from="icmp_ln77" to="select_ln76_1" fromId="53" toId="56">
</dataflow>
<dataflow id="245" from="add_ln76_1" to="select_ln76_1" fromId="55" toId="56">
</dataflow>
<dataflow id="246" from="i_load" to="select_ln76_1" fromId="52" toId="56">
</dataflow>
<dataflow id="247" from="select_ln76_1" to="zext_ln76" fromId="56" toId="57">
</dataflow>
<dataflow id="248" from="u1" to="u1_addr" fromId="204" toId="58">
</dataflow>
<dataflow id="250" from="StgValue_249" to="u1_addr" fromId="249" toId="58">
</dataflow>
<dataflow id="251" from="zext_ln76" to="u1_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="252" from="u1_addr" to="u1_load" fromId="58" toId="59">
</dataflow>
<dataflow id="253" from="u2" to="u2_addr" fromId="205" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_249" to="u2_addr" fromId="249" toId="60">
</dataflow>
<dataflow id="255" from="zext_ln76" to="u2_addr" fromId="57" toId="60">
</dataflow>
<dataflow id="256" from="u2_addr" to="u2_load" fromId="60" toId="61">
</dataflow>
<dataflow id="257" from="select_ln76" to="zext_ln77" fromId="54" toId="62">
</dataflow>
<dataflow id="258" from="v1" to="v1_addr" fromId="206" toId="63">
</dataflow>
<dataflow id="259" from="StgValue_249" to="v1_addr" fromId="249" toId="63">
</dataflow>
<dataflow id="260" from="zext_ln77" to="v1_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="261" from="v1_addr" to="v1_load" fromId="63" toId="64">
</dataflow>
<dataflow id="262" from="v2" to="v2_addr" fromId="207" toId="65">
</dataflow>
<dataflow id="263" from="StgValue_249" to="v2_addr" fromId="249" toId="65">
</dataflow>
<dataflow id="264" from="zext_ln77" to="v2_addr" fromId="62" toId="65">
</dataflow>
<dataflow id="265" from="v2_addr" to="v2_load" fromId="65" toId="66">
</dataflow>
<dataflow id="266" from="select_ln76" to="add_ln77" fromId="54" toId="67">
</dataflow>
<dataflow id="267" from="StgValue_242" to="add_ln77" fromId="242" toId="67">
</dataflow>
<dataflow id="268" from="add_ln76" to="store_ln76" fromId="49" toId="68">
</dataflow>
<dataflow id="269" from="indvar_flatten17" to="store_ln76" fromId="41" toId="68">
</dataflow>
<dataflow id="270" from="select_ln76_1" to="store_ln76" fromId="56" toId="69">
</dataflow>
<dataflow id="271" from="i" to="store_ln76" fromId="40" toId="69">
</dataflow>
<dataflow id="272" from="add_ln77" to="store_ln77" fromId="67" toId="70">
</dataflow>
<dataflow id="273" from="j" to="store_ln77" fromId="37" toId="70">
</dataflow>
<dataflow id="274" from="u1_addr" to="u1_load" fromId="58" toId="71">
</dataflow>
<dataflow id="275" from="u2_addr" to="u2_load" fromId="60" toId="72">
</dataflow>
<dataflow id="276" from="v1_addr" to="v1_load" fromId="63" toId="73">
</dataflow>
<dataflow id="277" from="v2_addr" to="v2_load" fromId="65" toId="74">
</dataflow>
<dataflow id="278" from="u1_load" to="mul" fromId="71" toId="75">
</dataflow>
<dataflow id="279" from="v1_load" to="mul" fromId="73" toId="75">
</dataflow>
<dataflow id="280" from="u1_load" to="mul" fromId="71" toId="76">
</dataflow>
<dataflow id="281" from="v1_load" to="mul" fromId="73" toId="76">
</dataflow>
<dataflow id="282" from="u2_load" to="mul1" fromId="72" toId="77">
</dataflow>
<dataflow id="283" from="v2_load" to="mul1" fromId="74" toId="77">
</dataflow>
<dataflow id="284" from="u1_load" to="mul" fromId="71" toId="78">
</dataflow>
<dataflow id="285" from="v1_load" to="mul" fromId="73" toId="78">
</dataflow>
<dataflow id="286" from="u2_load" to="mul1" fromId="72" toId="79">
</dataflow>
<dataflow id="287" from="v2_load" to="mul1" fromId="74" toId="79">
</dataflow>
<dataflow id="288" from="u1_load" to="mul" fromId="71" toId="80">
</dataflow>
<dataflow id="289" from="v1_load" to="mul" fromId="73" toId="80">
</dataflow>
<dataflow id="290" from="u2_load" to="mul1" fromId="72" toId="81">
</dataflow>
<dataflow id="291" from="v2_load" to="mul1" fromId="74" toId="81">
</dataflow>
<dataflow id="292" from="u1_load" to="mul" fromId="71" toId="82">
</dataflow>
<dataflow id="293" from="v1_load" to="mul" fromId="73" toId="82">
</dataflow>
<dataflow id="294" from="u2_load" to="mul1" fromId="72" toId="83">
</dataflow>
<dataflow id="295" from="v2_load" to="mul1" fromId="74" toId="83">
</dataflow>
<dataflow id="296" from="u1_load" to="mul" fromId="71" toId="84">
</dataflow>
<dataflow id="297" from="v1_load" to="mul" fromId="73" toId="84">
</dataflow>
<dataflow id="298" from="u2_load" to="mul1" fromId="72" toId="85">
</dataflow>
<dataflow id="299" from="v2_load" to="mul1" fromId="74" toId="85">
</dataflow>
<dataflow id="300" from="u1_load" to="mul" fromId="71" toId="86">
</dataflow>
<dataflow id="301" from="v1_load" to="mul" fromId="73" toId="86">
</dataflow>
<dataflow id="302" from="u2_load" to="mul1" fromId="72" toId="87">
</dataflow>
<dataflow id="303" from="v2_load" to="mul1" fromId="74" toId="87">
</dataflow>
<dataflow id="304" from="u1_load" to="mul" fromId="71" toId="88">
</dataflow>
<dataflow id="305" from="v1_load" to="mul" fromId="73" toId="88">
</dataflow>
<dataflow id="306" from="u2_load" to="mul1" fromId="72" toId="89">
</dataflow>
<dataflow id="307" from="v2_load" to="mul1" fromId="74" toId="89">
</dataflow>
<dataflow id="308" from="u2_load" to="mul1" fromId="72" toId="90">
</dataflow>
<dataflow id="309" from="v2_load" to="mul1" fromId="74" toId="90">
</dataflow>
<dataflow id="310" from="mul" to="add" fromId="88" toId="91">
</dataflow>
<dataflow id="311" from="mul1" to="add" fromId="90" toId="91">
</dataflow>
<dataflow id="312" from="mul" to="add" fromId="88" toId="92">
</dataflow>
<dataflow id="313" from="mul1" to="add" fromId="90" toId="92">
</dataflow>
<dataflow id="314" from="mul" to="add" fromId="88" toId="93">
</dataflow>
<dataflow id="315" from="mul1" to="add" fromId="90" toId="93">
</dataflow>
<dataflow id="316" from="mul" to="add" fromId="88" toId="94">
</dataflow>
<dataflow id="317" from="mul1" to="add" fromId="90" toId="94">
</dataflow>
<dataflow id="318" from="mul" to="add" fromId="88" toId="95">
</dataflow>
<dataflow id="319" from="mul1" to="add" fromId="90" toId="95">
</dataflow>
<dataflow id="320" from="mul" to="add" fromId="88" toId="96">
</dataflow>
<dataflow id="321" from="mul1" to="add" fromId="90" toId="96">
</dataflow>
<dataflow id="322" from="mul" to="add" fromId="88" toId="97">
</dataflow>
<dataflow id="323" from="mul1" to="add" fromId="90" toId="97">
</dataflow>
<dataflow id="324" from="add_ln791" to="add_ln791_load" fromId="38" toId="98">
</dataflow>
<dataflow id="325" from="ii" to="ii_load" fromId="39" toId="99">
</dataflow>
<dataflow id="326" from="icmp_ln77" to="select_ln76_2" fromId="53" toId="100">
</dataflow>
<dataflow id="327" from="add_ln791_load" to="select_ln76_2" fromId="98" toId="100">
</dataflow>
<dataflow id="328" from="ii_load" to="select_ln76_2" fromId="99" toId="100">
</dataflow>
<dataflow id="329" from="select_ln76_2" to="trunc_ln76" fromId="100" toId="101">
</dataflow>
<dataflow id="330" from="select_ln76" to="zext_ln77_1" fromId="54" toId="102">
</dataflow>
<dataflow id="331" from="mul" to="add" fromId="88" toId="103">
</dataflow>
<dataflow id="332" from="mul1" to="add" fromId="90" toId="103">
</dataflow>
<dataflow id="333" from="zext_ln77_1" to="add_ln78" fromId="102" toId="104">
</dataflow>
<dataflow id="334" from="trunc_ln76" to="add_ln78" fromId="101" toId="104">
</dataflow>
<dataflow id="335" from="select_ln76_2" to="add_ln79" fromId="100" toId="105">
</dataflow>
<dataflow id="337" from="StgValue_336" to="add_ln79" fromId="336" toId="105">
</dataflow>
<dataflow id="338" from="select_ln76_2" to="store_ln75" fromId="100" toId="106">
</dataflow>
<dataflow id="339" from="ii" to="store_ln75" fromId="39" toId="106">
</dataflow>
<dataflow id="340" from="add_ln79" to="store_ln79" fromId="105" toId="107">
</dataflow>
<dataflow id="341" from="add_ln791" to="store_ln79" fromId="38" toId="107">
</dataflow>
<dataflow id="342" from="mul" to="add" fromId="88" toId="108">
</dataflow>
<dataflow id="343" from="mul1" to="add" fromId="90" toId="108">
</dataflow>
<dataflow id="344" from="add_ln78" to="zext_ln78" fromId="104" toId="109">
</dataflow>
<dataflow id="345" from="A_s" to="A_addr" fromId="208" toId="110">
</dataflow>
<dataflow id="346" from="StgValue_249" to="A_addr" fromId="249" toId="110">
</dataflow>
<dataflow id="347" from="zext_ln78" to="A_addr" fromId="109" toId="110">
</dataflow>
<dataflow id="348" from="A_addr" to="A_load" fromId="110" toId="111">
</dataflow>
<dataflow id="349" from="mul" to="add" fromId="88" toId="112">
</dataflow>
<dataflow id="350" from="mul1" to="add" fromId="90" toId="112">
</dataflow>
<dataflow id="351" from="A_addr" to="A_load" fromId="110" toId="113">
</dataflow>
<dataflow id="352" from="A_load" to="add1" fromId="113" toId="114">
</dataflow>
<dataflow id="353" from="add" to="add1" fromId="112" toId="114">
</dataflow>
<dataflow id="354" from="A_load" to="add1" fromId="113" toId="115">
</dataflow>
<dataflow id="355" from="add" to="add1" fromId="112" toId="115">
</dataflow>
<dataflow id="356" from="A_load" to="add1" fromId="113" toId="116">
</dataflow>
<dataflow id="357" from="add" to="add1" fromId="112" toId="116">
</dataflow>
<dataflow id="358" from="A_load" to="add1" fromId="113" toId="117">
</dataflow>
<dataflow id="359" from="add" to="add1" fromId="112" toId="117">
</dataflow>
<dataflow id="360" from="A_load" to="add1" fromId="113" toId="118">
</dataflow>
<dataflow id="361" from="add" to="add1" fromId="112" toId="118">
</dataflow>
<dataflow id="362" from="A_load" to="add1" fromId="113" toId="119">
</dataflow>
<dataflow id="363" from="add" to="add1" fromId="112" toId="119">
</dataflow>
<dataflow id="364" from="A_load" to="add1" fromId="113" toId="120">
</dataflow>
<dataflow id="365" from="add" to="add1" fromId="112" toId="120">
</dataflow>
<dataflow id="366" from="A_load" to="add1" fromId="113" toId="121">
</dataflow>
<dataflow id="367" from="add" to="add1" fromId="112" toId="121">
</dataflow>
<dataflow id="368" from="A_load" to="add1" fromId="113" toId="122">
</dataflow>
<dataflow id="369" from="add" to="add1" fromId="112" toId="122">
</dataflow>
<dataflow id="370" from="A_load" to="add1" fromId="113" toId="123">
</dataflow>
<dataflow id="371" from="add" to="add1" fromId="112" toId="123">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="372" toId="124">
</dataflow>
<dataflow id="375" from="VITIS_LOOP_76_3_VITIS_LOOP_77_4_str" to="specloopname_ln0" fromId="374" toId="124">
</dataflow>
<dataflow id="377" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="376" toId="125">
</dataflow>
<dataflow id="379" from="StgValue_378" to="speclooptripcount_ln0" fromId="378" toId="125">
</dataflow>
<dataflow id="380" from="StgValue_378" to="speclooptripcount_ln0" fromId="378" toId="125">
</dataflow>
<dataflow id="381" from="StgValue_378" to="speclooptripcount_ln0" fromId="378" toId="125">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="382" toId="126">
</dataflow>
<dataflow id="385" from="StgValue_384" to="specpipeline_ln77" fromId="384" toId="126">
</dataflow>
<dataflow id="387" from="StgValue_386" to="specpipeline_ln77" fromId="386" toId="126">
</dataflow>
<dataflow id="388" from="StgValue_386" to="specpipeline_ln77" fromId="386" toId="126">
</dataflow>
<dataflow id="389" from="StgValue_386" to="specpipeline_ln77" fromId="386" toId="126">
</dataflow>
<dataflow id="391" from="empty" to="specpipeline_ln77" fromId="390" toId="126">
</dataflow>
<dataflow id="392" from="add1" to="store_ln78" fromId="123" toId="127">
</dataflow>
<dataflow id="393" from="A_addr" to="store_ln78" fromId="110" toId="127">
</dataflow>
<dataflow id="394" from="icmp_ln76" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="395" from="icmp_ln76" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="396" from="icmp_ln77" to="StgValue_21" fromId="53" toId="21">
</dataflow>
<dataflow id="397" from="icmp_ln76" to="StgValue_33" fromId="48" toId="33">
</dataflow>
</dataflows>


</stg>
