// Seed: 1885272791
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5
);
  always @(1) begin
    id_4 = 1;
  end
  logic id_6;
  always @(posedge id_1);
  logic id_7;
endmodule
