Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 11.7.0.113)
Date: Tue Jan 12 10:53:09 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                6.455                                                                           
Frequency (MHz):            154.919                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                11.537                                                                          
Frequency (MHz):            86.678                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        0.555                                                                           
External Hold (ns):         0.230                                                                           
Min Clock-To-Out (ns):      8.037                                                                           
Max Clock-To-Out (ns):      19.339                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                9.457                                                                           
Frequency (MHz):            105.742                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                2.453                                                                           
Frequency (MHz):            407.664                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                5.632                                                                           
Frequency (MHz):            177.557                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.935                                                                           
Frequency (MHz):            340.716                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                18.234                                                                          
Frequency (MHz):            54.843                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:D
  Delay (ns):                  6.139                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.713                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.455                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  6.101                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.669                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.423                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:D
  Delay (ns):                  6.044                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.612                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.354                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  5.954                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.532                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.286                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[13]:D
  Delay (ns):                  5.945                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.519                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.272                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:D
  data required time                             N/C       
  data arrival time                          -   10.713    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.721          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.721                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  3.095                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.650          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  3.745                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.061                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:YR (r)
               +     0.513          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_YR
  4.574                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.661                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:Q (r)
               +     0.642          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBioOII
  5.303                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_3:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.377                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_3:Y (r)
               +     0.710          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1800
  6.087                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI6P961[1]:B (r)
               +     0.074          cell: ADLIB:CFG4
  6.161                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI6P961[1]:Y (r)
               +     0.647          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_m1_e_1_2
  6.808                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIL3UR2:B (r)
               +     0.158          cell: ADLIB:CFG3
  6.966                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIL3UR2:Y (r)
               +     0.645          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1805
  7.611                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_a2[1]:B (r)
               +     0.158          cell: ADLIB:CFG4
  7.769                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_a2[1]:Y (r)
               +     0.846          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1441
  8.615                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_1[1]:C (r)
               +     0.282          cell: ADLIB:CFG4
  8.897                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_1[1]:Y (r)
               +     0.603          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_1[1]
  9.500                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_3[1]:B (r)
               +     0.158          cell: ADLIB:CFG3
  9.658                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_3[1]:Y (r)
               +     0.688          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_3[1]
  10.346                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[1]:D (r)
               +     0.292          cell: ADLIB:CFG4
  10.638                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[1]:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[1]
  10.713                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:D (r)
                                    
  10.713                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.721          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.647          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:YR (r)
               +     0.454          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[1]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBOoOo[9]:D
  Delay (ns):                  11.023                                                                          
  Slack (ns):                  8.463                                                                           
  Arrival (ns):                20.007                                                                          
  Required (ns):               28.470                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         11.537                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBi111[9]:D
  Delay (ns):                  11.023                                                                          
  Slack (ns):                  8.473                                                                           
  Arrival (ns):                20.007                                                                          
  Required (ns):               28.480                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         11.527                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBioOl:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[2]
  Delay (ns):                  10.483                                                                          
  Slack (ns):                  8.507                                                                           
  Arrival (ns):                19.281                                                                          
  Required (ns):               27.788                                                                          
  Setup (ns):                  1.184                                                                           
  Minimum Period (ns):         11.493                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[2]
  Delay (ns):                  10.444                                                                          
  Slack (ns):                  8.546                                                                           
  Arrival (ns):                19.242                                                                          
  Required (ns):               27.788                                                                          
  Setup (ns):                  1.184                                                                           
  Minimum Period (ns):         11.454                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/CORETSE_AHBo10i[9]:D
  Delay (ns):                  10.763                                                                          
  Slack (ns):                  8.729                                                                           
  Arrival (ns):                19.747                                                                          
  Required (ns):               28.476                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         11.271                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBOoOo[9]:D
  data required time                             28.470    
  data arrival time                          -   20.007    
  slack                                          8.463     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.961                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.277                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  8.684                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  8.893                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  8.984                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.299          cell: ADLIB:MSS_075_IP
  10.283                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_WDATA[9] (r)
               +     1.757          net: CoreTSE_Webserver_MSS_0_FIC_0_AHB_MASTER_HWDATA[9]
  12.040                       CoreAHBLite_0/matrix4x16/slavestage_3/HWDATA[9]:A (r)
               +     0.158          cell: ADLIB:CFG2
  12.198                       CoreAHBLite_0/matrix4x16/slavestage_3/HWDATA[9]:Y (r)
               +     7.809          net: CoreAHBLite_0_AHBmslave3_HWDATA[9]
  20.007                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBOoOo[9]:D (r)
                                    
  20.007                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.620          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.952                       FCCC_0/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.316          cell: ADLIB:RGB
  28.268                       FCCC_0/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.456          net: FCCC_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  28.724                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBOoOo[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.470                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBliOo/CORETSE_AHBOoOo[9]:D
                                    
  28.470                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  8.936                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.936                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         0.555                                                                           


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   8.936     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     3.097          net: BIBUF_0_Y
  5.737                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:B (f)
               +     0.087          cell: ADLIB:CFG4
  5.824                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     2.064          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  7.888                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.209          cell: ADLIB:CFG4
  8.097                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.839          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  8.936                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  8.936                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
               +     0.172          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.539          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.458          net: FCCC_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.355                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.339                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.339                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.296                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.280                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.280                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.051                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.035                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.035                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBI11:CLK
  To:                          PHY_MDIO
  Delay (ns):                  10.185                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                18.971                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.971                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_0_M2F
  Delay (ns):                  9.891                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                18.875                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.875                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_5_M2F
  data required time                             N/C       
  data arrival time                          -   19.339    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.961                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.277                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  8.684                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  8.893                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  8.984                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.461          cell: ADLIB:MSS_075_IP
  10.445                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SDI_MGPIO5A_H2F_B (f)
               +     5.885          net: GPIO_5_M2F_c
  16.330                       GPIO_5_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  16.673                       GPIO_5_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_5_M2F_obuf/U0/DOUT
  16.673                       GPIO_5_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  19.339                       GPIO_5_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_5_M2F
  19.339                       GPIO_5_M2F (f)
                                    
  19.339                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
                                    
  N/C                          GPIO_5_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[2]:ALn
  Delay (ns):                  6.346                                                                           
  Slack (ns):                  13.238                                                                          
  Arrival (ns):                15.130                                                                          
  Required (ns):               28.368                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.762                                                                           
  Skew (ns):                   0.063                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[4]:ALn
  Delay (ns):                  6.346                                                                           
  Slack (ns):                  13.238                                                                          
  Arrival (ns):                15.130                                                                          
  Required (ns):               28.368                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.762                                                                           
  Skew (ns):                   0.063                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[1]:ALn
  Delay (ns):                  6.346                                                                           
  Slack (ns):                  13.238                                                                          
  Arrival (ns):                15.130                                                                          
  Required (ns):               28.368                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.762                                                                           
  Skew (ns):                   0.063                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[3]:ALn
  Delay (ns):                  6.346                                                                           
  Slack (ns):                  13.238                                                                          
  Arrival (ns):                15.130                                                                          
  Required (ns):               28.368                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.762                                                                           
  Skew (ns):                   0.063                                                                           

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[5]:ALn
  Delay (ns):                  6.346                                                                           
  Slack (ns):                  13.238                                                                          
  Arrival (ns):                15.130                                                                          
  Required (ns):               28.368                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.762                                                                           
  Skew (ns):                   0.063                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[2]:ALn
  data required time                             28.368    
  data arrival time                          -   15.130    
  slack                                          13.238    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.628          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.960                        FCCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.316          cell: ADLIB:RGB
  8.276                        FCCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.508          net: FCCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  8.784                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.871                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     4.369          net: CoreResetP_0/MSS_HPMS_READY_int
  13.240                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF:An (f)
               +     0.374          cell: ADLIB:GBM
  13.614                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF:YWn (f)
               +     0.635          net: CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_YWn
  14.249                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  14.565                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB5:YR (r)
               +     0.565          net: CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB5_rgbr_net_1
  15.130                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[2]:ALn (r)
                                    
  15.130                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  27.331                       FCCC_0/GL0_INST:YWn (f)
               +     0.614          net: FCCC_0/GL0_INST/U0_YWn
  27.945                       FCCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  28.261                       FCCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.460          net: FCCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  28.721                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.368                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBIO1i/CORETSE_AHBoo0i[2]:ALn
                                    
  28.368                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

Path 1
  From:                        CoreConfigP_0/control_reg_1[1]:CLK
  To:                          CoreResetP_0/CONFIG2_DONE_q1:D
  Delay (ns):                  4.047                                                                           
  Slack (ns):                  19.320                                                                          
  Arrival (ns):                9.230                                                                           
  Required (ns):               28.550                                                                          
  Setup (ns):                  0.174                                                                           

Path 2
  From:                        CoreConfigP_0/control_reg_1[0]:CLK
  To:                          CoreResetP_0/CONFIG1_DONE_q1:D
  Delay (ns):                  0.603                                                                           
  Slack (ns):                  22.681                                                                          
  Arrival (ns):                5.786                                                                           
  Required (ns):               28.467                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreConfigP_0/control_reg_1[1]:CLK
  To: CoreResetP_0/CONFIG2_DONE_q1:D
  data required time                             28.550    
  data arrival time                          -   9.230     
  slack                                          19.320    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.367                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.741                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.618          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.359                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.675                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YR (r)
               +     0.508          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_YR
  5.183                        CoreConfigP_0/control_reg_1[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.291                        CoreConfigP_0/control_reg_1[1]:Q (f)
               +     0.651          net: CoreConfigP_0_CONFIG2_DONE
  5.942                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1B_TEST:A (f)
               +     0.164          cell: ADLIB:CFG1B_TEST
  6.106                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1B_TEST:Y (f)
               +     0.299          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1B_TEST_net
  6.405                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.777                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST_net2
  6.981                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.353                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST1:Y (f)
               +     0.224          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST_net1
  7.577                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1C_TEST:A (f)
               +     0.209          cell: ADLIB:CFG1C_TEST
  7.786                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1C_TEST:Y (f)
               +     0.204          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1C_TEST_net
  7.990                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.362                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST0:Y (f)
               +     0.301          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST_net0
  8.663                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  9.035                        mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST:Y (f)
               +     0.195          net: mdr_CoreResetP_0/CONFIG2_DONE_q1_CFG1D_TEST_net
  9.230                        CoreResetP_0/CONFIG2_DONE_q1:D (f)
                                    
  9.230                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.631          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.963                       FCCC_0/GL0_INST/U0_RGB1_RGB32:An (f)
               +     0.316          cell: ADLIB:RGB
  28.279                       FCCC_0/GL0_INST/U0_RGB1_RGB32:YR (r)
               +     0.445          net: FCCC_0/GL0_INST/U0_RGB1_RGB32_rgbr_net_1
  28.724                       CoreResetP_0/CONFIG2_DONE_q1:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  28.550                       CoreResetP_0/CONFIG2_DONE_q1:D
                                    
  28.550                       data required time


END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  9.140                                                                           
  Slack (ns):                  6.543                                                                           
  Arrival (ns):                16.924                                                                          
  Required (ns):               23.467                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         9.457                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[11]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.801                                                                           
  Slack (ns):                  6.882                                                                           
  Arrival (ns):                16.585                                                                          
  Required (ns):               23.467                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         9.118                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.759                                                                           
  Slack (ns):                  6.913                                                                           
  Arrival (ns):                16.554                                                                          
  Required (ns):               23.467                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         9.087                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.756                                                                           
  Slack (ns):                  6.916                                                                           
  Arrival (ns):                16.551                                                                          
  Required (ns):               23.467                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         9.084                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[12]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.718                                                                           
  Slack (ns):                  6.957                                                                           
  Arrival (ns):                16.510                                                                          
  Required (ns):               23.467                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         9.043                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  data required time                             23.467    
  data arrival time                          -   16.924    
  slack                                          6.543     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.614          net: FCCC_1/GL0_INST/U0_YWn
  6.948                        FCCC_1/GL0_INST/U0_RGB1_RGB17:An (f)
               +     0.316          cell: ADLIB:RGB
  7.264                        FCCC_1/GL0_INST/U0_RGB1_RGB17:YR (r)
               +     0.520          net: FCCC_1/GL0_INST/U0_RGB1_RGB17_rgbr_net_1
  7.784                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.892                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:Q (f)
               +     0.802          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBIOlOI
  8.694                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[2]:B (f)
               +     0.099          cell: ADLIB:CFG3
  8.793                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[2]:Y (r)
               +     0.274          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11[2]
  9.067                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:B (r)
               +     0.225          cell: ADLIB:CFG3
  9.292                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:Y (f)
               +     0.316          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m3
  9.608                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m7:B (f)
               +     0.296          cell: ADLIB:CFG4
  9.904                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m7:Y (f)
               +     0.302          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/i5_mux
  10.206                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m10_ns:D (f)
               +     0.323          cell: ADLIB:CFG4
  10.529                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m10_ns:Y (f)
               +     0.882          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBO1OoI_net_1
  11.411                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:C (f)
               +     0.305          cell: ADLIB:CFG4
  11.716                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:Y (f)
               +     0.356          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_294
  12.072                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:C (f)
               +     0.084          cell: ADLIB:CFG4
  12.156                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:Y (f)
               +     0.223          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0
  12.379                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:D (f)
               +     0.084          cell: ADLIB:CFG4
  12.463                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:Y (f)
               +     0.711          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI
  13.174                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:D (f)
               +     0.310          cell: ADLIB:CFG4
  13.484                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:Y (r)
               +     0.971          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4
  14.455                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:C (r)
               +     0.074          cell: ADLIB:CFG4
  14.529                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:Y (r)
               +     0.646          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI
  15.175                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:C (r)
               +     0.225          cell: ADLIB:CFG4
  15.400                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:Y (f)
               +     0.300          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_0
  15.700                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:D (f)
               +     0.363          cell: ADLIB:CFG4
  16.063                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:Y (f)
               +     0.639          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_1
  16.702                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:A (f)
               +     0.147          cell: ADLIB:CFG2
  16.849                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_N_4_8_i_0
  16.924                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D (r)
                                    
  16.924                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.335                       FCCC_1/GL0_INST:YEn (f)
               +     0.633          net: FCCC_1/GL0_INST/U0_YWn_GEast
  22.968                       FCCC_1/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.317          cell: ADLIB:RGB
  23.285                       FCCC_1/GL0_INST/U0_RGB1_RGB18:YL (r)
               +     0.436          net: FCCC_1/GL0_INST/U0_RGB1_RGB18_rgbl_net_1
  23.721                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.467                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
                                    
  23.467                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
  Delay (ns):                  4.000                                                                           
  Slack (ns):                  11.618                                                                          
  Arrival (ns):                11.751                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.382                                                                           
  Skew (ns):                   0.029                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[14]:ALn
  Delay (ns):                  4.000                                                                           
  Slack (ns):                  11.618                                                                          
  Arrival (ns):                11.751                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.382                                                                           
  Skew (ns):                   0.029                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[5]:ALn
  Delay (ns):                  4.000                                                                           
  Slack (ns):                  11.618                                                                          
  Arrival (ns):                11.751                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.382                                                                           
  Skew (ns):                   0.029                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[4]:ALn
  Delay (ns):                  4.000                                                                           
  Slack (ns):                  11.618                                                                          
  Arrival (ns):                11.751                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.382                                                                           
  Skew (ns):                   0.029                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBoOlOI[0]:ALn
  Delay (ns):                  3.997                                                                           
  Slack (ns):                  11.621                                                                          
  Arrival (ns):                11.748                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.379                                                                           
  Skew (ns):                   0.029                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
  data required time                             23.369    
  data arrival time                          -   11.751    
  slack                                          11.618    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.604          net: FCCC_1/GL0_INST/U0_YWn
  6.938                        FCCC_1/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  7.254                        FCCC_1/GL0_INST/U0_RGB1_RGB2:YR (r)
               +     0.497          net: FCCC_1/GL0_INST/U0_RGB1_RGB2_rgbr_net_1
  7.751                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.859                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  7.913                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.228                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.645          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  9.873                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  10.247                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.626          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  10.873                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16:An (f)
               +     0.316          cell: ADLIB:RGB
  11.189                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16:YR (r)
               +     0.562          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16_rgbr_net_1
  11.751                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn (r)
                                    
  11.751                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.613          net: FCCC_1/GL0_INST/U0_YWn
  22.947                       FCCC_1/GL0_INST/U0_RGB1_RGB16:An (f)
               +     0.316          cell: ADLIB:RGB
  23.263                       FCCC_1/GL0_INST/U0_RGB1_RGB16:YR (r)
               +     0.459          net: FCCC_1/GL0_INST/U0_RGB1_RGB16_rgbr_net_1
  23.722                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.369                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
                                    
  23.369                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
  Delay (ns):                  7.053                                                                           
  Slack (ns):                  -4.468                                                                          
  Arrival (ns):                15.837                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[14]:ALn
  Delay (ns):                  7.053                                                                           
  Slack (ns):                  -4.468                                                                          
  Arrival (ns):                15.837                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[5]:ALn
  Delay (ns):                  7.053                                                                           
  Slack (ns):                  -4.468                                                                          
  Arrival (ns):                15.837                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[4]:ALn
  Delay (ns):                  7.053                                                                           
  Slack (ns):                  -4.468                                                                          
  Arrival (ns):                15.837                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBoOlOI[0]:ALn
  Delay (ns):                  7.050                                                                           
  Slack (ns):                  -4.465                                                                          
  Arrival (ns):                15.834                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
  data required time                             11.369    
  data arrival time                          -   15.837    
  slack                                          -4.468    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.628          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.960                        FCCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.316          cell: ADLIB:RGB
  8.276                        FCCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.508          net: FCCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  8.784                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.871                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     3.369          net: CoreResetP_0/MSS_HPMS_READY_int
  12.240                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:A (r)
               +     0.074          cell: ADLIB:CFG4
  12.314                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.645          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  13.959                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  14.333                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.626          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  14.959                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16:An (f)
               +     0.316          cell: ADLIB:RGB
  15.275                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16:YR (r)
               +     0.562          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB16_rgbr_net_1
  15.837                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn (r)
                                    
  15.837                       data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        FCCC_1/GL0
               +     0.000          Clock source
  4.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  9.959                        
               +     0.198          net: FCCC_1/GL0_net
  10.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.613          net: FCCC_1/GL0_INST/U0_YWn
  10.947                       FCCC_1/GL0_INST/U0_RGB1_RGB16:An (f)
               +     0.316          cell: ADLIB:RGB
  11.263                       FCCC_1/GL0_INST/U0_RGB1_RGB16:YR (r)
               +     0.459          net: FCCC_1/GL0_INST/U0_RGB1_RGB16_rgbr_net_1
  11.722                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  11.369                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[7]:ALn
                                    
  11.369                       data required time


END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  8.829                                                                           
  Slack (ns):                  6.643                                                                           
  Arrival (ns):                8.829                                                                           
  Required (ns):               15.472                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  8.774                                                                           
  Slack (ns):                  6.687                                                                           
  Arrival (ns):                8.774                                                                           
  Required (ns):               15.461                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[17]:D
  Delay (ns):                  8.862                                                                           
  Slack (ns):                  6.689                                                                           
  Arrival (ns):                8.862                                                                           
  Required (ns):               15.551                                                                          
  Setup (ns):                  0.174                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  8.666                                                                           
  Slack (ns):                  6.797                                                                           
  Arrival (ns):                8.666                                                                           
  Required (ns):               15.463                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[10]:D
  Delay (ns):                  8.662                                                                           
  Slack (ns):                  6.810                                                                           
  Arrival (ns):                8.662                                                                           
  Required (ns):               15.472                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  data required time                             15.472    
  data arrival time                          -   8.829     
  slack                                          6.643     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.265          cell: ADLIB:SERDESIF_075_IP
  0.265                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[36] (r)
               +     3.012          net: SERDES_IF2_0_EPCS_3_RX_DATA[6]
  3.277                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:A (r)
               +     0.072          cell: ADLIB:CFG1A_TEST
  3.349                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:Y (r)
               +     0.174          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST_net
  3.523                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST5:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  3.862                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST5:Y (r)
               +     0.288          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net5
  4.150                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  4.489                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:Y (r)
               +     0.173          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net4
  4.662                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  5.001                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:Y (r)
               +     0.287          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net3
  5.288                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  5.627                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:Y (r)
               +     0.174          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net2
  5.801                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  6.140                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:Y (r)
               +     0.288          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net1
  6.428                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  6.767                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:Y (r)
               +     0.173          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net0
  6.940                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  7.279                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:Y (r)
               +     0.711          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net
  7.990                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:B (r)
               +     0.158          cell: ADLIB:CFG3
  8.148                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:Y (r)
               +     0.681          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]
  8.829                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D (r)
                                    
  8.829                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.618          net: FCCC_1/GL0_INST/U0_YWn
  14.952                       FCCC_1/GL0_INST/U0_RGB1_RGB20:An (f)
               +     0.316          cell: ADLIB:RGB
  15.268                       FCCC_1/GL0_INST/U0_RGB1_RGB20:YR (r)
               +     0.458          net: FCCC_1/GL0_INST/U0_RGB1_RGB20_rgbr_net_1
  15.726                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.472                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
                                    
  15.472                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  4.159                                                                           
  Slack (ns):                  3.468                                                                           
  Arrival (ns):                11.993                                                                          
  Required (ns):               15.461                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  3.374                                                                           
  Slack (ns):                  4.251                                                                           
  Arrival (ns):                11.210                                                                          
  Required (ns):               15.461                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  3.123                                                                           
  Slack (ns):                  4.502                                                                           
  Arrival (ns):                10.961                                                                          
  Required (ns):               15.463                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  3.115                                                                           
  Slack (ns):                  4.532                                                                           
  Arrival (ns):                10.939                                                                          
  Required (ns):               15.471                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  2.921                                                                           
  Slack (ns):                  4.716                                                                           
  Arrival (ns):                10.756                                                                          
  Required (ns):               15.472                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  data required time                             15.461    
  data arrival time                          -   11.993    
  slack                                          3.468     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.610          net: FCCC_2/GL0_INST/U0_YWn
  7.014                        FCCC_2/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  7.330                        FCCC_2/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.504          net: FCCC_2/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  7.834                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.921                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     0.971          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.892                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.282          cell: ADLIB:CFG4
  9.174                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     2.226          net: CORETSE_AHB_0_TCG[1]
  11.400                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.074          cell: ADLIB:CFG3
  11.474                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.519          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  11.993                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D (r)
                                    
  11.993                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.619          net: FCCC_1/GL0_INST/U0_YWn
  14.953                       FCCC_1/GL0_INST/U0_RGB1_RGB21:An (f)
               +     0.316          cell: ADLIB:RGB
  15.269                       FCCC_1/GL0_INST/U0_RGB1_RGB21:YR (r)
               +     0.446          net: FCCC_1/GL0_INST/U0_RGB1_RGB21_rgbr_net_1
  15.715                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.461                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
                                    
  15.461                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  15.204                                                                          
  Arrival (ns):                8.265                                                                           
  Required (ns):               23.469                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.796                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             23.469    
  data arrival time                          -   8.265     
  slack                                          15.204    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.604          net: FCCC_1/GL1_INST/U0_YWn
  6.969                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.285                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.513          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.798                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.885                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.380          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  8.265                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  8.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.604          net: FCCC_1/GL1_INST/U0_YWn
  22.969                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.285                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.438          net: FCCC_1/GL1_INST/U0_RGB1_YR
  23.723                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.469                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  23.469                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:ALn
  Delay (ns):                  2.055                                                                           
  Slack (ns):                  13.547                                                                          
  Arrival (ns):                9.844                                                                           
  Required (ns):               23.391                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.453                                                                           
  Skew (ns):                   0.045                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:ALn
  Delay (ns):                  2.055                                                                           
  Slack (ns):                  13.547                                                                          
  Arrival (ns):                9.844                                                                           
  Required (ns):               23.391                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.453                                                                           
  Skew (ns):                   0.045                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:ALn
  Delay (ns):                  2.055                                                                           
  Slack (ns):                  13.555                                                                          
  Arrival (ns):                9.844                                                                           
  Required (ns):               23.399                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.445                                                                           
  Skew (ns):                   0.037                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:ALn
  Delay (ns):                  2.047                                                                           
  Slack (ns):                  13.558                                                                          
  Arrival (ns):                9.836                                                                           
  Required (ns):               23.394                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.442                                                                           
  Skew (ns):                   0.042                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:ALn
  Delay (ns):                  2.047                                                                           
  Slack (ns):                  13.558                                                                          
  Arrival (ns):                9.836                                                                           
  Required (ns):               23.394                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.442                                                                           
  Skew (ns):                   0.042                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:ALn
  data required time                             23.391    
  data arrival time                          -   9.844     
  slack                                          13.547    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.604          net: FCCC_1/GL1_INST/U0_YWn
  6.969                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.285                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.504          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.789                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.897                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  7.950                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.265                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     1.579          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  9.844                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:ALn (r)
                                    
  9.844                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.631          net: FCCC_1/GL1_INST/U0_YWn
  22.996                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  23.312                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.432          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  23.744                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.391                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:ALn
                                    
  23.391                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  9.080                                                                           
  Slack (ns):                  6.498                                                                           
  Arrival (ns):                9.080                                                                           
  Required (ns):               15.578                                                                          
  Setup (ns):                  0.174                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  8.652                                                                           
  Slack (ns):                  6.841                                                                           
  Arrival (ns):                8.652                                                                           
  Required (ns):               15.493                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  8.562                                                                           
  Slack (ns):                  6.939                                                                           
  Arrival (ns):                8.562                                                                           
  Required (ns):               15.501                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  8.556                                                                           
  Slack (ns):                  6.944                                                                           
  Arrival (ns):                8.556                                                                           
  Required (ns):               15.500                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  8.537                                                                           
  Slack (ns):                  6.956                                                                           
  Arrival (ns):                8.537                                                                           
  Required (ns):               15.493                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  data required time                             15.578    
  data arrival time                          -   9.080     
  slack                                          6.498     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.160          cell: ADLIB:SERDESIF_075_IP
  0.160                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[37] (f)
               +     3.328          net: SERDES_IF2_0_EPCS_3_RX_DATA[7]
  3.488                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST5_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  3.860                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST5_CFG1D_TEST:Y (f)
               +     0.204          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST5_CFG1D_TEST_net
  4.064                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.436                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net5
  4.737                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.109                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net4
  5.313                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.685                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net3
  5.985                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.357                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net2
  6.561                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.933                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net1
  7.234                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.606                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net0
  7.811                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.183                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST:Y (f)
               +     0.515          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]_CFG1D_TEST_net
  8.698                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]:B (f)
               +     0.087          cell: ADLIB:CFG3
  8.785                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]:Y (f)
               +     0.295          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[17]
  9.080                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D (f)
                                    
  9.080                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.631          net: FCCC_1/GL1_INST/U0_YWn
  14.996                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.312                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.440          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  15.752                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.578                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
                                    
  15.578                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  3.947                                                                           
  Slack (ns):                  3.720                                                                           
  Arrival (ns):                11.781                                                                          
  Required (ns):               15.501                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  3.162                                                                           
  Slack (ns):                  4.503                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.501                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  3.115                                                                           
  Slack (ns):                  4.561                                                                           
  Arrival (ns):                10.939                                                                          
  Required (ns):               15.500                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  2.964                                                                           
  Slack (ns):                  4.680                                                                           
  Arrival (ns):                10.813                                                                          
  Required (ns):               15.493                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  2.931                                                                           
  Slack (ns):                  4.736                                                                           
  Arrival (ns):                10.757                                                                          
  Required (ns):               15.493                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  data required time                             15.501    
  data arrival time                          -   11.781    
  slack                                          3.720     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.610          net: FCCC_2/GL0_INST/U0_YWn
  7.014                        FCCC_2/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  7.330                        FCCC_2/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.504          net: FCCC_2/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  7.834                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.921                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     0.971          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.892                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.282          cell: ADLIB:CFG4
  9.174                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     2.226          net: CORETSE_AHB_0_TCG[1]
  11.400                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.074          cell: ADLIB:CFG3
  11.474                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.307          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  11.781                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D (r)
                                    
  11.781                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.631          net: FCCC_1/GL1_INST/U0_YWn
  14.996                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.312                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.443          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  15.755                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.501                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
                                    
  15.501                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOiO1[15]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:D
  Delay (ns):                  5.302                                                                           
  Slack (ns):                  2.368                                                                           
  Arrival (ns):                13.158                                                                          
  Required (ns):               15.526                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.632                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  5.017                                                                           
  Slack (ns):                  2.658                                                                           
  Arrival (ns):                12.875                                                                          
  Required (ns):               15.533                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.342                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBlI01[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.891                                                                           
  Slack (ns):                  2.793                                                                           
  Arrival (ns):                12.740                                                                          
  Required (ns):               15.533                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.207                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[8]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.869                                                                           
  Slack (ns):                  2.799                                                                           
  Arrival (ns):                12.734                                                                          
  Required (ns):               15.533                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.201                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBooI1:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:D
  Delay (ns):                  4.889                                                                           
  Slack (ns):                  2.803                                                                           
  Arrival (ns):                12.723                                                                          
  Required (ns):               15.526                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.197                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOiO1[15]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:D
  data required time                             15.526    
  data arrival time                          -   13.158    
  slack                                          2.368     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.612          net: FCCC_2/GL0_INST/U0_YWn
  7.016                        FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  7.332                        FCCC_2/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.524          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  7.856                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOiO1[15]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.943                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOiO1[15]:Q (r)
               +     1.119          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOiO1[15]
  9.062                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBoOI1_0_a2_1:C (r)
               +     0.158          cell: ADLIB:CFG4
  9.220                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBoOI1_0_a2_1:Y (r)
               +     0.431          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/N_1796
  9.651                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBoOI1_0_o2_1_0:D (r)
               +     0.158          cell: ADLIB:CFG4
  9.809                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBoOI1_0_o2_1_0:Y (r)
               +     0.766          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBoOI1_0_o2_1
  10.575                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_3:B (r)
               +     0.270          cell: ADLIB:CFG4
  10.845                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_3:Y (r)
               +     0.627          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_3
  11.472                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_4:B (r)
               +     0.202          cell: ADLIB:CFG4
  11.674                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_4:Y (r)
               +     0.221          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3_4
  11.895                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3:A (r)
               +     0.158          cell: ADLIB:CFG2
  12.053                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0_a2_3:Y (r)
               +     0.693          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/N_1632
  12.746                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0:D (r)
               +     0.337          cell: ADLIB:CFG4
  13.083                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_0:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIOI1_net_1
  13.158                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:D (r)
                                    
  13.158                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  15.029                       FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  15.345                       FCCC_2/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.435          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  15.780                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.526                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOlI1:D
                                    
  15.526                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:ALn
  Delay (ns):                  3.541                                                                           
  Slack (ns):                  4.063                                                                           
  Arrival (ns):                11.380                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.937                                                                           
  Skew (ns):                   0.043                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiio[0]:ALn
  Delay (ns):                  3.541                                                                           
  Slack (ns):                  4.063                                                                           
  Arrival (ns):                11.380                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.937                                                                           
  Skew (ns):                   0.043                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOI1II[2]:ALn
  Delay (ns):                  3.541                                                                           
  Slack (ns):                  4.063                                                                           
  Arrival (ns):                11.380                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.937                                                                           
  Skew (ns):                   0.043                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[2]:ALn
  Delay (ns):                  3.541                                                                           
  Slack (ns):                  4.063                                                                           
  Arrival (ns):                11.380                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.937                                                                           
  Skew (ns):                   0.043                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOI1II[0]:ALn
  Delay (ns):                  3.541                                                                           
  Slack (ns):                  4.063                                                                           
  Arrival (ns):                11.380                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.937                                                                           
  Skew (ns):                   0.043                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:ALn
  data required time                             15.443    
  data arrival time                          -   11.380    
  slack                                          4.063     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  7.029                        FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  7.345                        FCCC_2/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.494          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  7.839                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.947                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  8.001                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.316                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.193          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  9.509                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  9.883                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YWn (f)
               +     0.606          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn
  10.489                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  10.805                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:YR (r)
               +     0.575          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3_rgbr_net_1
  11.380                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:ALn (r)
                                    
  11.380                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.612          net: FCCC_2/GL0_INST/U0_YWn
  15.016                       FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  15.332                       FCCC_2/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.464          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  15.796                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.443                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:ALn
                                    
  15.443                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  9.238                                                                           
  Slack (ns):                  6.401                                                                           
  Arrival (ns):                9.238                                                                           
  Required (ns):               15.639                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.639    
  data arrival time                          -   9.238     
  slack                                          6.401     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     3.568          net: SERDES_IF2_0_EPCS_3_READY
  4.446                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1A_TEST:A (f)
               +     0.084          cell: ADLIB:CFG1A_TEST
  4.530                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1A_TEST:Y (f)
               +     0.182          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1A_TEST_net
  4.712                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1D_TEST:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  5.075                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1D_TEST:Y (f)
               +     0.234          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_CFG1D_TEST_net
  5.309                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:A (f)
               +     0.198          cell: ADLIB:CFG1C_TEST
  5.507                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:Y (f)
               +     0.181          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_net
  5.688                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  6.051                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.279          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  6.330                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  6.693                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.182          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  6.875                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  7.238                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.280          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.518                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  7.881                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.181          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  8.062                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.363          cell: ADLIB:CFG1D_TEST
  8.425                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.813          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  9.238                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  9.238                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  15.029                       FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  15.345                       FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.468          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  15.813                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.639                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.639                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[11]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.499                                                                           
  Slack (ns):                  17.065                                                                          
  Arrival (ns):                10.731                                                                          
  Required (ns):               27.796                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.935                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[3]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.479                                                                           
  Slack (ns):                  17.085                                                                          
  Arrival (ns):                10.711                                                                          
  Required (ns):               27.796                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.915                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[7]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.399                                                                           
  Slack (ns):                  17.165                                                                          
  Arrival (ns):                10.631                                                                          
  Required (ns):               27.796                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.835                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[9]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.339                                                                           
  Slack (ns):                  17.225                                                                          
  Arrival (ns):                10.571                                                                          
  Required (ns):               27.796                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.775                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[2]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.164                                                                           
  Slack (ns):                  17.413                                                                          
  Arrival (ns):                10.383                                                                          
  Required (ns):               27.796                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.587                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[11]:CLK
  To: CoreResetP_0/release_sdif0_core:EN
  data required time                             27.796    
  data arrival time                          -   10.731    
  slack                                          17.065    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.601          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.393                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.767                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.597          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.364                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.680                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.552          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.232                        CoreResetP_0/count_sdif0[11]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.340                        CoreResetP_0/count_sdif0[11]:Q (f)
               +     0.683          net: CoreResetP_0/count_sdif0[11]
  9.023                        CoreResetP_0/release_sdif0_core4_1:A (f)
               +     0.315          cell: ADLIB:CFG4
  9.338                        CoreResetP_0/release_sdif0_core4_1:Y (r)
               +     0.222          net: CoreResetP_0/release_sdif0_core4_1
  9.560                        CoreResetP_0/release_sdif0_core4:A (r)
               +     0.143          cell: ADLIB:CFG4
  9.703                        CoreResetP_0/release_sdif0_core4:Y (f)
               +     1.028          net: CoreResetP_0/release_sdif0_core4
  10.731                       CoreResetP_0/release_sdif0_core:EN (f)
                                    
  10.731                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.601          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.393                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.767                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.597          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.364                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  27.680                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.451          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.131                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  27.796                       CoreResetP_0/release_sdif0_core:EN
                                    
  27.796                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif0_core:ALn
  Delay (ns):                  1.307                                                                           
  Slack (ns):                  18.273                                                                          
  Arrival (ns):                9.505                                                                           
  Required (ns):               27.778                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.727                                                                           
  Skew (ns):                   0.067                                                                           

Path 2
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[12]:ALn
  Delay (ns):                  1.307                                                                           
  Slack (ns):                  18.273                                                                          
  Arrival (ns):                9.505                                                                           
  Required (ns):               27.778                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.727                                                                           
  Skew (ns):                   0.067                                                                           

Path 3
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[0]:ALn
  Delay (ns):                  1.307                                                                           
  Slack (ns):                  18.274                                                                          
  Arrival (ns):                9.505                                                                           
  Required (ns):               27.779                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.726                                                                           
  Skew (ns):                   0.066                                                                           

Path 4
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_q1:ALn
  Delay (ns):                  0.969                                                                           
  Slack (ns):                  18.587                                                                          
  Arrival (ns):                9.177                                                                           
  Required (ns):               27.764                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.413                                                                           
  Skew (ns):                   0.091                                                                           

Path 5
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/ddr_settled:ALn
  Delay (ns):                  0.968                                                                           
  Slack (ns):                  18.588                                                                          
  Arrival (ns):                9.176                                                                           
  Required (ns):               27.764                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.412                                                                           
  Skew (ns):                   0.091                                                                           


Expanded Path 1
  From: CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To: CoreResetP_0/release_sdif0_core:ALn
  data required time                             27.778    
  data arrival time                          -   9.505     
  slack                                          18.273    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.601          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.393                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.767                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.597          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.364                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.680                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.518          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.198                        CoreResetP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.285                        CoreResetP_0/sdif0_areset_n_rcosc:Q (r)
               +     1.220          net: CoreResetP_0/sdif0_areset_n_rcosc
  9.505                        CoreResetP_0/release_sdif0_core:ALn (r)
                                    
  9.505                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.601          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.393                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.767                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.597          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.364                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  27.680                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.451          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.131                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  27.778                       CoreResetP_0/release_sdif0_core:ALn
                                    
  27.778                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  6.363                                                                           
  Slack (ns):                  30.883                                                                          
  Arrival (ns):                11.779                                                                          
  Required (ns):               42.662                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         18.234                                                                          

Path 2
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  5.941                                                                           
  Slack (ns):                  33.260                                                                          
  Arrival (ns):                11.350                                                                          
  Required (ns):               44.610                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         13.480                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[17]:D
  Delay (ns):                  2.323                                                                           
  Slack (ns):                  37.151                                                                          
  Arrival (ns):                7.739                                                                           
  Required (ns):               44.890                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.698                                                                           

Path 4
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[16]:D
  Delay (ns):                  2.322                                                                           
  Slack (ns):                  37.152                                                                          
  Arrival (ns):                7.738                                                                           
  Required (ns):               44.890                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.696                                                                           

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[1]:D
  Delay (ns):                  2.125                                                                           
  Slack (ns):                  37.335                                                                          
  Arrival (ns):                7.541                                                                           
  Required (ns):               44.876                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.330                                                                           


Expanded Path 1
  From: CoreConfigP_0/psel:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  data required time                             42.662    
  data arrival time                          -   11.779    
  slack                                          30.883    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (f)
               +     3.637          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.637                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (r)
               +     0.385          cell: ADLIB:GBM
  4.022                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (r)
               +     0.597          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.619                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (r)
               +     0.248          cell: ADLIB:RGB
  4.867                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YR (f)
               +     0.549          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_YR
  5.416                        CoreConfigP_0/psel:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.524                        CoreConfigP_0/psel:Q (f)
               +     0.326          net: CoreConfigP_0/psel
  5.850                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:A (f)
               +     0.087          cell: ADLIB:CFG2
  5.937                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:Y (f)
               +     5.597          net: N_19
  11.534                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  11.733                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:IPA (f)
               +     0.046          net: SERDES_IF2_0/SERDESIF_INST/APB_PSEL_net
  11.779                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL (f)
                                    
  11.779                       data arrival time
  ________________________________________________________
  Data required time calculation
  40.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  40.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  43.367                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  43.741                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.600          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  44.341                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  44.658                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:YL (r)
               +     0.401          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2_rgbl_net_1
  45.059                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  45.268                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:IPB (r)
               +     0.057          net: SERDES_IF2_0/SERDESIF_INST/APB_CLK_net
  45.325                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_CLK (r)
               -     2.663          Library setup time: ADLIB:SERDESIF_075_IP
  42.662                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
                                    
  42.662                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

Path 1
  From:                        CoreResetP_0/SDIF_RELEASED_int:CLK
  To:                          CoreConfigP_0/SDIF_RELEASED_q1:D
  Delay (ns):                  0.476                                                                           
  Slack (ns):                  15.610                                                                          
  Arrival (ns):                9.262                                                                           
  Required (ns):               24.872                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreResetP_0/INIT_DONE_int:CLK
  To:                          CoreConfigP_0/INIT_DONE_q1:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  15.617                                                                          
  Arrival (ns):                9.254                                                                           
  Required (ns):               24.871                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreResetP_0/SDIF_RELEASED_int:CLK
  To: CoreConfigP_0/SDIF_RELEASED_q1:D
  data required time                             24.872    
  data arrival time                          -   9.262     
  slack                                          15.610    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.631          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.963                        FCCC_0/GL0_INST/U0_RGB1_RGB32:An (f)
               +     0.316          cell: ADLIB:RGB
  8.279                        FCCC_0/GL0_INST/U0_RGB1_RGB32:YR (r)
               +     0.507          net: FCCC_0/GL0_INST/U0_RGB1_RGB32_rgbr_net_1
  8.786                        CoreResetP_0/SDIF_RELEASED_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.873                        CoreResetP_0/SDIF_RELEASED_int:Q (r)
               +     0.389          net: CoreResetP_0_SDIF_RELEASED
  9.262                        CoreConfigP_0/SDIF_RELEASED_q1:D (r)
                                    
  9.262                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  20.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  23.367                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  23.741                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.618          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  24.359                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  24.675                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YR (r)
               +     0.451          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_YR
  25.126                       CoreConfigP_0/SDIF_RELEASED_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  24.872                       CoreConfigP_0/SDIF_RELEASED_q1:D
                                    
  24.872                       data required time


END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  Delay (ns):                  5.073                                                                           
  Slack (ns):                  -7.025                                                                          
  Arrival (ns):                12.907                                                                          
  Required (ns):               5.882                                                                           
  Setup (ns):                  2.118                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]
  Delay (ns):                  4.842                                                                           
  Slack (ns):                  -6.800                                                                          
  Arrival (ns):                12.680                                                                          
  Required (ns):               5.880                                                                           
  Setup (ns):                  2.120                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  4.791                                                                           
  Slack (ns):                  -6.786                                                                          
  Arrival (ns):                12.640                                                                          
  Required (ns):               5.854                                                                           
  Setup (ns):                  2.146                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  4.734                                                                           
  Slack (ns):                  -6.706                                                                          
  Arrival (ns):                12.560                                                                          
  Required (ns):               5.854                                                                           
  Setup (ns):                  2.146                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]
  Delay (ns):                  4.712                                                                           
  Slack (ns):                  -6.666                                                                          
  Arrival (ns):                12.562                                                                          
  Required (ns):               5.896                                                                           
  Setup (ns):                  2.104                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  data required time                             5.882     
  data arrival time                          -   12.907    
  slack                                          -7.025    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.610          net: FCCC_2/GL0_INST/U0_YWn
  7.014                        FCCC_2/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  7.330                        FCCC_2/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.504          net: FCCC_2/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  7.834                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.942                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (f)
               +     0.948          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.890                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (f)
               +     0.296          cell: ADLIB:CFG4
  9.186                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (f)
               +     3.436          net: CORETSE_AHB_0_TCG[1]
  12.622                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  12.846                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:IPB (f)
               +     0.061          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[21]
  12.907                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21] (f)
                                    
  12.907                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  8.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.118          Library setup time: ADLIB:SERDESIF_075_IP
  5.882                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
                                    
  5.882                        data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

