`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:54 CST (Jun  3 2025 16:39:54 UTC)

module dut_Add_9Sx1U_10S_4(in2, in1, out1);
  input [8:0] in2;
  input in1;
  output [9:0] out1;
  wire [8:0] in2;
  wire in1;
  wire [9:0] out1;
  wire inc_add_16_33_1_n_0, inc_add_16_33_1_n_1, inc_add_16_33_1_n_2,
       inc_add_16_33_1_n_4, inc_add_16_33_1_n_6, inc_add_16_33_1_n_7,
       inc_add_16_33_1_n_9, inc_add_16_33_1_n_10;
  wire inc_add_16_33_1_n_12, inc_add_16_33_1_n_13;
  XNOR2X1 inc_add_16_33_1_g88(.A (in2[8]), .B (inc_add_16_33_1_n_13),
       .Y (out1[9]));
  XNOR2X1 inc_add_16_33_1_g89(.A (in2[7]), .B (inc_add_16_33_1_n_12),
       .Y (out1[7]));
  XNOR2X1 inc_add_16_33_1_g90(.A (in2[5]), .B (inc_add_16_33_1_n_10),
       .Y (out1[5]));
  XNOR2X1 inc_add_16_33_1_g91(.A (in2[3]), .B (inc_add_16_33_1_n_7), .Y
       (out1[3]));
  XNOR2X1 inc_add_16_33_1_g92(.A (in2[8]), .B (inc_add_16_33_1_n_0), .Y
       (out1[8]));
  XOR2XL inc_add_16_33_1_g93(.A (in2[6]), .B (inc_add_16_33_1_n_9), .Y
       (out1[6]));
  NAND2BX1 inc_add_16_33_1_g94(.AN (inc_add_16_33_1_n_0), .B (in2[8]),
       .Y (inc_add_16_33_1_n_13));
  NAND2XL inc_add_16_33_1_g95(.A (in2[6]), .B (inc_add_16_33_1_n_9), .Y
       (inc_add_16_33_1_n_12));
  XNOR2X1 inc_add_16_33_1_g96(.A (in2[4]), .B (inc_add_16_33_1_n_6), .Y
       (out1[4]));
  NAND2BX1 inc_add_16_33_1_g97(.AN (inc_add_16_33_1_n_6), .B (in2[4]),
       .Y (inc_add_16_33_1_n_10));
  NOR2X1 inc_add_16_33_1_g98(.A (inc_add_16_33_1_n_2), .B
       (inc_add_16_33_1_n_6), .Y (inc_add_16_33_1_n_9));
  XNOR2X1 inc_add_16_33_1_g100(.A (in2[2]), .B (inc_add_16_33_1_n_4),
       .Y (out1[2]));
  NAND2BX1 inc_add_16_33_1_g101(.AN (inc_add_16_33_1_n_4), .B (in2[2]),
       .Y (inc_add_16_33_1_n_7));
  NAND3BXL inc_add_16_33_1_g103(.AN (inc_add_16_33_1_n_4), .B (in2[3]),
       .C (in2[2]), .Y (inc_add_16_33_1_n_6));
  XNOR2X1 inc_add_16_33_1_g104(.A (in2[1]), .B (inc_add_16_33_1_n_1),
       .Y (out1[1]));
  NAND2BX1 inc_add_16_33_1_g105(.AN (inc_add_16_33_1_n_1), .B (in2[1]),
       .Y (inc_add_16_33_1_n_4));
  XOR2XL inc_add_16_33_1_g106(.A (in2[0]), .B (in1), .Y (out1[0]));
  NAND2X1 inc_add_16_33_1_g107(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_16_33_1_n_2));
  NAND2X1 inc_add_16_33_1_g108(.A (in2[0]), .B (in1), .Y
       (inc_add_16_33_1_n_1));
  NAND4BBXL inc_add_16_33_1_g2(.AN (inc_add_16_33_1_n_2), .BN
       (inc_add_16_33_1_n_6), .C (in2[7]), .D (in2[6]), .Y
       (inc_add_16_33_1_n_0));
endmodule


