TimeQuest Timing Analyzer report for PID_controller
Wed Jun 28 16:18:10 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50MHz'
 12. Slow Model Setup: 'freqDiv_1MHz:inst7|inst1'
 13. Slow Model Hold: 'CLOCK_50MHz'
 14. Slow Model Hold: 'freqDiv_1MHz:inst7|inst1'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50MHz'
 16. Slow Model Minimum Pulse Width: 'freqDiv_1MHz:inst7|inst1'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50MHz'
 27. Fast Model Setup: 'freqDiv_1MHz:inst7|inst1'
 28. Fast Model Hold: 'CLOCK_50MHz'
 29. Fast Model Hold: 'freqDiv_1MHz:inst7|inst1'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50MHz'
 31. Fast Model Minimum Pulse Width: 'freqDiv_1MHz:inst7|inst1'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; PID_controller                                     ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; CLOCK_50MHz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50MHz }              ;
; freqDiv_1MHz:inst7|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freqDiv_1MHz:inst7|inst1 } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+--------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                                  ;
+------------+-----------------+--------------------------+-------------------------------------------------------+
; 103.75 MHz ; 103.75 MHz      ; CLOCK_50MHz              ;                                                       ;
; 542.01 MHz ; 500.0 MHz       ; freqDiv_1MHz:inst7|inst1 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50MHz              ; -8.639 ; -7212.586     ;
; freqDiv_1MHz:inst7|inst1 ; -1.376 ; -5.788        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Hold Summary                          ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; CLOCK_50MHz              ; 0.391 ; 0.000         ;
; freqDiv_1MHz:inst7|inst1 ; 0.789 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50MHz              ; -1.627 ; -3503.220     ;
; freqDiv_1MHz:inst7|inst1 ; -0.500 ; -9.000        ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.639 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.654      ;
; -8.637 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.652      ;
; -8.624 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.648      ;
; -8.611 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.626      ;
; -8.609 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.624      ;
; -8.599 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.614      ;
; -8.597 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.612      ;
; -8.596 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.620      ;
; -8.584 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.608      ;
; -8.573 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.588      ;
; -8.571 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.586      ;
; -8.558 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.582      ;
; -8.557 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.573      ;
; -8.556 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.572      ;
; -8.549 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.564      ;
; -8.547 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.562      ;
; -8.546 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.016     ; 9.566      ;
; -8.546 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.561      ;
; -8.544 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.016     ; 9.564      ;
; -8.544 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.559      ;
; -8.540 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.562      ;
; -8.539 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.561      ;
; -8.536 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.551      ;
; -8.534 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.549      ;
; -8.534 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.558      ;
; -8.532 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.554      ;
; -8.531 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.560      ;
; -8.531 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.555      ;
; -8.529 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.545      ;
; -8.528 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.550      ;
; -8.528 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.544      ;
; -8.521 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.545      ;
; -8.517 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.533      ;
; -8.516 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.532      ;
; -8.512 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.534      ;
; -8.511 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.533      ;
; -8.504 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.526      ;
; -8.500 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.522      ;
; -8.500 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.522      ;
; -8.499 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.521      ;
; -8.492 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.016     ; 9.512      ;
; -8.492 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.514      ;
; -8.491 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.507      ;
; -8.490 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.016     ; 9.510      ;
; -8.490 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.506      ;
; -8.488 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.510      ;
; -8.483 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.499      ;
; -8.481 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.497      ;
; -8.477 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.506      ;
; -8.474 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.496      ;
; -8.473 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.495      ;
; -8.468 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 9.493      ;
; -8.467 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.482      ;
; -8.467 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.483      ;
; -8.466 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.482      ;
; -8.466 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.488      ;
; -8.465 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.480      ;
; -8.464 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 9.485      ;
; -8.464 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.480      ;
; -8.463 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 9.484      ;
; -8.463 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.479      ;
; -8.462 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.484      ;
; -8.458 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.487      ;
; -8.458 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.487      ;
; -8.454 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.470      ;
; -8.453 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.469      ;
; -8.452 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 9.476      ;
; -8.450 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.472      ;
; -8.449 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.471      ;
; -8.447 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.009     ; 9.474      ;
; -8.447 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.469      ;
; -8.446 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.009     ; 9.473      ;
; -8.446 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.468      ;
; -8.442 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.464      ;
; -8.439 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.009     ; 9.466      ;
; -8.439 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.461      ;
; -8.438 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 9.461      ;
; -8.438 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.460      ;
; -8.437 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.459      ;
; -8.436 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.458      ;
; -8.435 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.009     ; 9.462      ;
; -8.435 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.457      ;
; -8.434 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 9.457      ;
; -8.430 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.459      ;
; -8.430 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.459      ;
; -8.429 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.451      ;
; -8.425 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 9.447      ;
; -8.418 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.447      ;
; -8.418 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 9.447      ;
; -8.410 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.021     ; 9.425      ;
; -8.410 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 9.431      ;
; -8.410 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 9.433      ;
; -8.409 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 9.430      ;
; -8.406 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 9.429      ;
; -8.401 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 9.418      ;
; -8.400 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 9.417      ;
; -8.398 ; controller_block:PID_block|dflipflop:error_pre9|q[10]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.414      ;
; -8.398 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 9.421      ;
; -8.396 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[16] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.412      ;
; -8.396 ; controller_block:PID_block|dflipflop:error_pre9|q[10]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 9.412      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.376 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[1] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 2.036      ;
; -1.249 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[0] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.909      ;
; -1.107 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[2] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.767      ;
; -1.001 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[3] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.661      ;
; -0.965 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[4] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.625      ;
; -0.855 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[5] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.515      ;
; -0.845 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.881      ;
; -0.839 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.875      ;
; -0.784 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[6] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 1.444      ;
; -0.775 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.811      ;
; -0.769 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.805      ;
; -0.768 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.804      ;
; -0.716 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.752      ;
; -0.710 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.746      ;
; -0.698 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.734      ;
; -0.697 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.733      ;
; -0.680 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.716      ;
; -0.674 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.710      ;
; -0.639 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.675      ;
; -0.627 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.663      ;
; -0.626 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.662      ;
; -0.603 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.639      ;
; -0.573 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.609      ;
; -0.569 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.604      ;
; -0.556 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.592      ;
; -0.555 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.591      ;
; -0.537 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.573      ;
; -0.533 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.569      ;
; -0.532 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.568      ;
; -0.498 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.534      ;
; -0.497 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.533      ;
; -0.485 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.521      ;
; -0.484 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.520      ;
; -0.465 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.501      ;
; -0.463 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.499      ;
; -0.462 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.498      ;
; -0.461 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.497      ;
; -0.427 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.463      ;
; -0.426 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.462      ;
; -0.414 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.450      ;
; -0.413 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.449      ;
; -0.318 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[7] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.376     ; 0.978      ;
; -0.077 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.113      ;
; -0.076 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.112      ;
; -0.075 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.111      ;
; -0.045 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.081      ;
; -0.044 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.080      ;
; -0.043 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.079      ;
; -0.031 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.067      ;
; -0.030 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.066      ;
; -0.019 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 1.055      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                             ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb                                                                                                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_1                                                                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_ff1                                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff1                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff2                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe2                                                                                     ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe21                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe21                                                                                            ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[6]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[6]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[7]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[7]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                            ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe21                                                                                                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe21                                                                                           ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe31                                                                                                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_and_reg3                                                                                                                                      ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_and_reg4                                                                                                                                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[4]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[4]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe31                                                                                           ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe3                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe21                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe31                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[2]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[2]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[21]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[21]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe31                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe3                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_add_sub_res_mag_dffe21[11]                                                                                 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_dffe31[11]                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe2                                                                                             ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe21                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|added_power2_reg[4]                                                                                                                               ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|max_shift_reg                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_round_p2[13]                                                                                                                     ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_result_ff[13]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff3                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff4                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff4                                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|datab_sign_dffe1                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.795      ;
; 0.532 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|infinite_res_dffe3                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|infinite_res_dffe4                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg4                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[23]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[23]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[11]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[11]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_rounded_reg[0]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|datab_sign_dffe1                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[24]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[24]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.806      ;
; 0.543 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_leading_zeros_dffe31[4]                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[9]                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.809      ;
; 0.548 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_leading_zeros_dffe31[4]                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[5]                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.814      ;
; 0.584 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[1]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.850      ;
; 0.585 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[0]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.851      ;
; 0.585 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[3]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.851      ;
; 0.588 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[7]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.854      ;
; 0.590 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[6]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.856      ;
; 0.590 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[5]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.856      ;
; 0.592 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[2]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.858      ;
; 0.592 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[27]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.858      ;
; 0.594 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[26]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.860      ;
; 0.595 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[4]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.861      ;
; 0.598 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[24]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.864      ;
; 0.598 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[23]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.864      ;
; 0.600 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[30]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.866      ;
; 0.602 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[29]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.868      ;
; 0.605 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[28]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.871      ;
; 0.612 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[25]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.878      ;
; 0.626 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_add_sub_res_mag_dffe21[12]                                                                                 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_dffe31[12]                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.892      ;
; 0.628 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff2                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff3                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.894      ;
; 0.634 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|sign_out_dffe5                                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|dataa_sign_dffe1                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.900      ;
; 0.647 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|lpm_add_sub:add_sub5|add_sub_l8j:auto_generated|lcell_ffa[8]                                                   ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|denormal_res_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.913      ;
; 0.649 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|dffe3a[0]                                                               ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.084      ; 0.967      ;
; 0.650 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|both_inputs_are_infinite_dffe1                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.916      ;
; 0.651 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[10]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[10]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.917      ;
; 0.652 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_res_dffe4[4]                                                                                               ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_out_dffe5[4]                                                                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.918      ;
; 0.654 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[9]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[9]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.920      ;
; 0.654 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[22]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[22]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.920      ;
; 0.658 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_infinite_dffe31                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_infinite_dffe3                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg4                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[5]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[5]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe1                                                                                     ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe2                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg1                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg2                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[3]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[3]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|denormal_res_dffe3                                                                                                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|denormal_res_dffe4                                                                                                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[14]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[14]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe1                                                                                             ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe2                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                            ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe3                                                                                     ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe4                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|dffe81                                                                            ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.002     ; 0.929      ;
; 0.665 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[19]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[19]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.931      ;
; 0.668 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[12]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[12]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[25]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[25]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_round_p2[24]                                                                                                                     ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_result_ff[13]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.937      ;
; 0.673 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|lpm_add_sub:add_sub5|add_sub_l8j:auto_generated|lcell_ffa[0]                                                   ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_res_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.939      ;
; 0.675 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[22]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[22]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[20]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[20]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.941      ;
; 0.678 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[22]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[22]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.944      ;
; 0.679 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[21]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[21]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.945      ;
; 0.681 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_leading_zeros_dffe31[2]                                                                                        ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[10]                                                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.947      ;
; 0.683 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~portb_address_reg1 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.085      ; 1.002      ;
; 0.683 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.085      ; 1.002      ;
; 0.694 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe3                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.962      ;
; 0.696 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_1                                                                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_ff1                                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.961      ;
; 0.696 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg2                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.963      ;
; 0.697 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_res_dffe3[7]                                                                                                   ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_res_dffe4[7]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.964      ;
; 0.699 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or1_reg1                                                                                                                                      ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg2                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.965      ;
; 0.700 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.965      ;
; 0.702 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_res_dffe4[12]                                                                                                  ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_out_dffe5[12]~_Duplicate_2                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.004      ; 0.972      ;
; 0.702 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[20]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[20]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.968      ;
; 0.702 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe3[7]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe4[7]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.970      ;
; 0.703 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe4[5]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.970      ;
; 0.704 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper1d[26]                                                                              ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper2d[26]                                                                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.970      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.789 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.055      ;
; 0.800 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.067      ;
; 0.813 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.081      ;
; 0.845 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.113      ;
; 1.088 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[7] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 0.978      ;
; 1.183 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.450      ;
; 1.196 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.463      ;
; 1.231 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.499      ;
; 1.235 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.501      ;
; 1.254 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.520      ;
; 1.255 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.521      ;
; 1.267 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.534      ;
; 1.302 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.569      ;
; 1.307 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.573      ;
; 1.325 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.591      ;
; 1.326 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.592      ;
; 1.338 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.604      ;
; 1.339 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.605      ;
; 1.343 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.609      ;
; 1.373 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.639      ;
; 1.396 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.662      ;
; 1.397 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.663      ;
; 1.409 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.675      ;
; 1.444 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.710      ;
; 1.450 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.716      ;
; 1.467 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.733      ;
; 1.468 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.734      ;
; 1.480 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.746      ;
; 1.486 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.752      ;
; 1.538 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.804      ;
; 1.539 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.805      ;
; 1.545 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.811      ;
; 1.554 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[6] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.444      ;
; 1.609 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.875      ;
; 1.615 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 1.881      ;
; 1.625 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[5] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.515      ;
; 1.735 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[4] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.625      ;
; 1.771 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[3] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.661      ;
; 1.877 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[2] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.767      ;
; 2.019 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[0] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 1.909      ;
; 2.146 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[1] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.376     ; 2.036      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a13                   ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|inst1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|inst1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1|regout                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1|regout                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst1|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst1|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 1.998 ; 1.998 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 0.652 ; 0.652 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 8.156 ; 8.156 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 8.156 ; 8.156 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+---------------------------------------------------+
; Fast Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50MHz              ; -3.215 ; -2115.095     ;
; freqDiv_1MHz:inst7|inst1 ; -0.150 ; -0.150        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; CLOCK_50MHz              ; 0.215 ; 0.000         ;
; freqDiv_1MHz:inst7|inst1 ; 0.359 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50MHz              ; -1.627 ; -3565.428     ;
; freqDiv_1MHz:inst7|inst1 ; -0.500 ; -9.000        ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.215 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.236      ;
; -3.213 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.226      ;
; -3.212 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.225      ;
; -3.204 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.225      ;
; -3.202 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.215      ;
; -3.201 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.222      ;
; -3.201 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.214      ;
; -3.199 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.212      ;
; -3.198 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.218      ;
; -3.198 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.211      ;
; -3.196 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.208      ;
; -3.195 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.207      ;
; -3.188 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.208      ;
; -3.187 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.207      ;
; -3.186 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.206      ;
; -3.184 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.204      ;
; -3.184 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.198      ;
; -3.182 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.196      ;
; -3.177 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.197      ;
; -3.176 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.196      ;
; -3.175 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.195      ;
; -3.174 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.194      ;
; -3.173 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.193      ;
; -3.173 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.193      ;
; -3.173 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.187      ;
; -3.172 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.192      ;
; -3.171 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.190      ;
; -3.171 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.185      ;
; -3.170 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 4.195      ;
; -3.170 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.189      ;
; -3.170 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.190      ;
; -3.170 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.184      ;
; -3.169 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.189      ;
; -3.169 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.188      ;
; -3.168 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 4.185      ;
; -3.168 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.188      ;
; -3.168 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.182      ;
; -3.167 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 4.184      ;
; -3.167 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.179      ;
; -3.167 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.186      ;
; -3.167 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.180      ;
; -3.166 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.178      ;
; -3.166 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.178      ;
; -3.165 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.020     ; 4.177      ;
; -3.165 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.178      ;
; -3.162 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[16] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.176      ;
; -3.156 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.009     ; 4.179      ;
; -3.154 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.017     ; 4.169      ;
; -3.153 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.017     ; 4.168      ;
; -3.151 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[16] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.165      ;
; -3.148 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.007     ; 4.173      ;
; -3.148 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[16] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.018     ; 4.162      ;
; -3.147 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.168      ;
; -3.146 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 4.163      ;
; -3.145 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.166      ;
; -3.145 ; controller_block:PID_block|dflipflop:error_pre9|q[1]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.015     ; 4.162      ;
; -3.145 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[16] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.158      ;
; -3.144 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[14] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; 0.003      ; 4.179      ;
; -3.143 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.164      ;
; -3.143 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.156      ;
; -3.143 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.008     ; 4.167      ;
; -3.142 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.169      ;
; -3.142 ; controller_block:PID_block|dflipflop:error_pre9|q[25]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.155      ;
; -3.142 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.008     ; 4.166      ;
; -3.142 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.161      ;
; -3.141 ; controller_block:PID_block|dflipflop:error_pre9|q[20]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.168      ;
; -3.141 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.008     ; 4.165      ;
; -3.141 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.160      ;
; -3.141 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.160      ;
; -3.140 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.159      ;
; -3.140 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.159      ;
; -3.139 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.008     ; 4.163      ;
; -3.139 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 4.157      ;
; -3.139 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.158      ;
; -3.138 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.157      ;
; -3.138 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.151      ;
; -3.137 ; controller_block:PID_block|dflipflop:error_pre9|q[3]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.014     ; 4.155      ;
; -3.137 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.013     ; 4.156      ;
; -3.137 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.150      ;
; -3.136 ; controller_block:PID_block|dflipflop:error_pre9|q[15]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.149      ;
; -3.136 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.157      ;
; -3.135 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[4]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.156      ;
; -3.135 ; controller_block:PID_block|dflipflop:error_pre9|q[18]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[6]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.148      ;
; -3.133 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.146      ;
; -3.133 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.154      ;
; -3.133 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[14] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; 0.003      ; 4.168      ;
; -3.132 ; controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[8]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.019     ; 4.145      ;
; -3.132 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.153      ;
; -3.131 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.158      ;
; -3.130 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.150      ;
; -3.130 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[14] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; 0.003      ; 4.165      ;
; -3.130 ; controller_block:PID_block|dflipflop:error_pre9|q[19]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.157      ;
; -3.129 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.010     ; 4.151      ;
; -3.129 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.011     ; 4.150      ;
; -3.128 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[5]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.010     ; 4.150      ;
; -3.128 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.155      ;
; -3.127 ; controller_block:PID_block|dflipflop:error_pre9|q[8]                                                                                        ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|dataa_man_dffe1[1]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.010     ; 4.149      ;
; -3.127 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[14] ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; 0.002      ; 4.161      ;
; -3.127 ; controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[3]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.005     ; 4.154      ;
; -3.126 ; controller_block:PID_block|dflipflop:error_pre9|q[16]                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|datab_man_dffe1[9]  ; CLOCK_50MHz  ; CLOCK_50MHz ; 1.000        ; -0.012     ; 4.146      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.150 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[1] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.928      ;
; -0.093 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[0] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.871      ;
; -0.023 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[2] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.801      ;
; 0.025  ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[3] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.753      ;
; 0.046  ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[4] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.732      ;
; 0.097  ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[5] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.681      ;
; 0.132  ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[6] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.646      ;
; 0.166  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.866      ;
; 0.173  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.859      ;
; 0.201  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.831      ;
; 0.208  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.824      ;
; 0.208  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.824      ;
; 0.230  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.802      ;
; 0.236  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.796      ;
; 0.243  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.789      ;
; 0.243  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.789      ;
; 0.252  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.780      ;
; 0.258  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.774      ;
; 0.271  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.761      ;
; 0.278  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.754      ;
; 0.278  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.754      ;
; 0.293  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.739      ;
; 0.299  ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[7] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; -0.254     ; 0.479      ;
; 0.301  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.731      ;
; 0.305  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.727      ;
; 0.306  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.726      ;
; 0.313  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.719      ;
; 0.313  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.719      ;
; 0.324  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.708      ;
; 0.327  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.704      ;
; 0.340  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.692      ;
; 0.341  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.691      ;
; 0.348  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.684      ;
; 0.348  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.684      ;
; 0.359  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.673      ;
; 0.362  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.670      ;
; 0.362  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.669      ;
; 0.375  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.657      ;
; 0.376  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.656      ;
; 0.383  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.649      ;
; 0.383  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.649      ;
; 0.502  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.530      ;
; 0.502  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.529      ;
; 0.511  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.521      ;
; 0.512  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.520      ;
; 0.513  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.518      ;
; 0.521  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.511      ;
; 0.521  ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 1.000        ; 0.000      ; 0.511      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                             ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb                                                                                                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_1                                                                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_ff1                                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_add_sub_res_mag_dffe21[11]                                                                                 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_dffe31[11]                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff1                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff2                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe2                                                                                     ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe21                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe21                                                                                            ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[6]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[6]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[7]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[7]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                            ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe21                                                                                                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe21                                                                                           ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe31                                                                                                         ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_and_reg3                                                                                                                                      ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_and_reg4                                                                                                                                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe21                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe31                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[4]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[4]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[21]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[21]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe31                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe3                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe2                                                                                             ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe21                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[2]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[2]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe31                                                                                           ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe3                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|added_power2_reg[4]                                                                                                                               ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|max_shift_reg                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_round_p2[13]                                                                                                                     ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_result_ff[13]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff3                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff4                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff4                                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|datab_sign_dffe1                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[23]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[23]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg4                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|infinite_res_dffe3                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|infinite_res_dffe4                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|datab_sign_dffe1                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[24]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[24]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[11]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[11]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_leading_zeros_dffe31[4]                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[9]                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_rounded_reg[0]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.402      ;
; 0.256 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_leading_zeros_dffe31[4]                                                                                    ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[5]                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.408      ;
; 0.263 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.415      ;
; 0.274 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[1]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[0]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.427      ;
; 0.275 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[3]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[7]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.428      ;
; 0.276 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[27]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.428      ;
; 0.277 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[26]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[6]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.430      ;
; 0.278 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[5]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.430      ;
; 0.280 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|dffe3a[0]                                                               ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.484      ;
; 0.280 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[2]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.432      ;
; 0.280 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[24]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.432      ;
; 0.280 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[23]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.432      ;
; 0.282 ; controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_alb_w_dffe3                                                                                                    ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[30]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.434      ;
; 0.283 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_out_dffe5[4]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.435      ;
; 0.283 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[29]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.435      ;
; 0.286 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[28]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.438      ;
; 0.291 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[22]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[22]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|out_agb_w_dffe3                                                                                          ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[25]                                                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.445      ;
; 0.296 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~portb_address_reg1 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.500      ;
; 0.296 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.066      ; 0.500      ;
; 0.299 ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_round_p2[24]                                                                                                                     ; controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|man_result_ff[13]                                                                                                                                  ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~porta_address_reg1 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.062      ; 0.500      ;
; 0.300 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                      ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_i681:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.062      ; 0.500      ;
; 0.302 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|lpm_add_sub:add_sub5|add_sub_l8j:auto_generated|lcell_ffa[8]                                                   ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|denormal_res_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.454      ;
; 0.308 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_leading_zeros_dffe31[2]                                                                                        ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[10]                                                                ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.460      ;
; 0.311 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|dffe81                                                                            ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.462      ;
; 0.314 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|both_inputs_are_infinite_dffe1                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|infinity_magnitude_sub_dffe2                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_add_sub_res_mag_dffe21[12]                                                                                 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_dffe31[12]                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_res_dffe3[7]                                                                                                   ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|exp_res_dffe4[7]                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.470      ;
; 0.316 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[10]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[10]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_res_dffe4[4]                                                                                               ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_out_dffe5[4]                                                                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe3                                                                                                 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|denormal_res_dffe4                                                                                                               ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.470      ;
; 0.317 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[9]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[9]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg2                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg3                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or1_reg1                                                                                                                                      ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|man_or_reg2                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_1                                                                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_ff1                                                                                                                                 ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.002     ; 0.469      ;
; 0.319 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff2                                                                                                                        ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|sign_node_ff3                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.471      ;
; 0.320 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_res_dffe4[12]                                                                                                  ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_out_dffe5[12]~_Duplicate_2                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.474      ;
; 0.320 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe3[7]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe4[7]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.474      ;
; 0.320 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_res_dffe4[5]                                                                                                        ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_res_dffe4[20]                                                                                                       ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_out_dffe5[20]                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper1d[26]                                                                              ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper2d[26]                                                                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_res_dffe4[2]                                                                                                   ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_out_dffe5[2]~_Duplicate_2                                                                                                    ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.002      ; 0.477      ;
; 0.323 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_0                                                                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|input_not_zero_dffe_1                                                                                                                              ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.474      ;
; 0.324 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_res_dffe4[0]                                                                                               ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|man_out_dffe5[0]                                                                                                             ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.014      ; 0.490      ;
; 0.324 ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_add_sub_res_mag_dffe21[18]                                                                                     ; controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|man_dffe31[18]                                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|sign_out_dffe5                                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|dataa_sign_dffe1                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper1d[22]                                                                              ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6|sbit_piper2d[22]                                                                                            ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_infinite_dffe31                                                                                       ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_infinite_dffe3                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.002     ; 0.475      ;
; 0.325 ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[12]                                                                                          ; controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|man_dffe31[12]                                                                                                                        ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg3                                                                                                                                       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|exp_or_reg4                                                                                                                                                     ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[17]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[17]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe1                                                                                     ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_output_sign_dffe2                                                                                                   ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|lpm_add_sub:add_sub5|add_sub_l8j:auto_generated|lcell_ffa[0]                                                   ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|infinite_res_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[7]                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[7]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.477      ;
; 0.326 ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[5]                                                                ; controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[5]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|dataa_reg[14]                                                                                                                                     ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|mantissa_input_reg[14]                                                                                                                                          ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                            ; controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_vkj:altfp_add_sub2_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                           ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[5]                                                                ; controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|exp_add_p1[5]                                                                                                                                      ; CLOCK_50MHz  ; CLOCK_50MHz ; 0.000        ; -0.001     ; 0.478      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.359 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.511      ;
; 0.366 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.521      ;
; 0.377 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.530      ;
; 0.497 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.649      ;
; 0.504 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.673      ;
; 0.532 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.684      ;
; 0.539 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.692      ;
; 0.552 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.705      ;
; 0.556 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.708      ;
; 0.567 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.719      ;
; 0.574 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.727      ;
; 0.579 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[7] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.479      ;
; 0.587 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.602 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.754      ;
; 0.609 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.761      ;
; 0.622 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.774      ;
; 0.628 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.780      ;
; 0.637 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.789      ;
; 0.637 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.789      ;
; 0.644 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.796      ;
; 0.650 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.802      ;
; 0.672 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.824      ;
; 0.672 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.824      ;
; 0.679 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.831      ;
; 0.707 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.859      ;
; 0.714 ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0]              ; PWM_generator:inst8|inst1                                                                                 ; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; 0.000      ; 0.866      ;
; 0.748 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[6] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.646      ;
; 0.783 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[5] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.681      ;
; 0.834 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[4] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.732      ;
; 0.855 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[3] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.753      ;
; 0.903 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[2] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.801      ;
; 0.973 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[0] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.871      ;
; 1.030 ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|integer_result_reg[1] ; PWM_generator:inst8|inst1                                                                                 ; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 0.000        ; -0.254     ; 0.928      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50MHz'                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50MHz ; Rise       ; altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_02m:auto_generated|altsyncram_ng31:altsyncram4|ram_block5a13                   ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freqDiv_1MHz:inst7|inst1'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|inst1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|inst1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1|regout                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1|regout                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst7|inst1~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst1|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst1|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freqDiv_1MHz:inst7|inst1 ; Rise       ; inst8|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 0.656 ; 0.656 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 0.625 ; 0.625 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 4.346 ; 4.346 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 4.346 ; 4.346 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Clock                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -8.639    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  CLOCK_50MHz              ; -8.639    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  freqDiv_1MHz:inst7|inst1 ; -1.376    ; 0.359 ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS           ; -7218.374 ; 0.0   ; 0.0      ; 0.0     ; -3574.428           ;
;  CLOCK_50MHz              ; -7212.586 ; 0.000 ; N/A      ; N/A     ; -3565.428           ;
;  freqDiv_1MHz:inst7|inst1 ; -5.788    ; 0.000 ; N/A      ; N/A     ; -9.000              ;
+---------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 1.998 ; 1.998 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ligar     ; CLOCK_50MHz ; 0.652 ; 0.652 ; Rise       ; CLOCK_50MHz     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 8.156 ; 8.156 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; PWM_o     ; freqDiv_1MHz:inst7|inst1 ; 4.346 ; 4.346 ; Rise       ; freqDiv_1MHz:inst7|inst1 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50MHz              ; CLOCK_50MHz              ; 1445804  ; 0        ; 0        ; 0        ;
; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 8        ; 0        ; 0        ; 0        ;
; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 44       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50MHz              ; CLOCK_50MHz              ; 1445804  ; 0        ; 0        ; 0        ;
; CLOCK_50MHz              ; freqDiv_1MHz:inst7|inst1 ; 8        ; 0        ; 0        ; 0        ;
; freqDiv_1MHz:inst7|inst1 ; freqDiv_1MHz:inst7|inst1 ; 44       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jun 28 16:18:07 2017
Info: Command: quartus_sta PID_controller -c PID_controller
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PID_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name freqDiv_1MHz:inst7|inst1 freqDiv_1MHz:inst7|inst1
    Info (332105): create_clock -period 1.000 -name CLOCK_50MHz CLOCK_50MHz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.639
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.639     -7212.586 CLOCK_50MHz 
    Info (332119):    -1.376        -5.788 freqDiv_1MHz:inst7|inst1 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50MHz 
    Info (332119):     0.789         0.000 freqDiv_1MHz:inst7|inst1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3503.220 CLOCK_50MHz 
    Info (332119):    -0.500        -9.000 freqDiv_1MHz:inst7|inst1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.215     -2115.095 CLOCK_50MHz 
    Info (332119):    -0.150        -0.150 freqDiv_1MHz:inst7|inst1 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50MHz 
    Info (332119):     0.359         0.000 freqDiv_1MHz:inst7|inst1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3565.428 CLOCK_50MHz 
    Info (332119):    -0.500        -9.000 freqDiv_1MHz:inst7|inst1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 350 megabytes
    Info: Processing ended: Wed Jun 28 16:18:10 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


