## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Nov 25 06:22:15 PM EST 2014
##
vlib work
vlog +acc  "../../../verilog-dumbserial/serial.v"
vlog +acc  "../../../verilog-dumbserial/serial_test.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work testSerial glbl
do {testSerial_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {testSerial.udo}
