{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586770837291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586770837297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 11:40:37 2020 " "Processing started: Mon Apr 13 11:40:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586770837297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770837297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770837297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586770837552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586770837553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-funcLab7 " "Found design unit 1: lab7-funcLab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845922 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770845922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/disp_seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/disp_seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_seg7-dispFunc " "Found design unit 1: disp_seg7-dispFunc" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845923 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_seg7 " "Found entity 1: disp_seg7" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770845923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluFunc " "Found design unit 1: alu-aluFunc" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586770845925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "i1 lab7.vhd(47) " "VHDL Association List error at lab7.vhd(47): formal \"i1\" does not exist" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 47 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A lab7.vhd(46) " "VHDL error at lab7.vhd(46): formal port or parameter \"A\" must have actual or default value" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 46 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "A lab7.vhd(26) " "HDL error at lab7.vhd(26): see declaration for object \"A\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B lab7.vhd(46) " "VHDL error at lab7.vhd(46): formal port or parameter \"B\" must have actual or default value" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 46 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B lab7.vhd(27) " "HDL error at lab7.vhd(27): see declaration for object \"B\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 27 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "s lab7.vhd(46) " "VHDL error at lab7.vhd(46): formal port or parameter \"s\" must have actual or default value" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 46 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "s lab7.vhd(28) " "HDL error at lab7.vhd(28): see declaration for object \"s\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 28 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586770845925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586770846050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 13 11:40:46 2020 " "Processing ended: Mon Apr 13 11:40:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586770846050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586770846050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586770846050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586770846050 ""}
