Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: UartRx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UartRx.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UartRx"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : UartRx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/aleja/Desktop/usac/E3/Elbert V2/Electronica3/Uart/Rx.vhd" in Library work.
Entity <uartrx> compiled.
Entity <uartrx> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UartRx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 1250
	Uart_Bits = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <UartRx> in library <work> (Architecture <behavioral>).
	BaudRate = 1250
	Uart_Bits = 8
Entity <UartRx> analyzed. Unit <UartRx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UartRx>.
    Related source file is "C:/Users/aleja/Desktop/usac/E3/Elbert V2/Electronica3/Uart/Rx.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count$share0000> created at line 39.
    Found 8-bit register for signal <Data>.
    Found 12-bit register for signal <PRSCL>.
    Found 12-bit adder for signal <PRSCL$share0000> created at line 39.
    Found 4-bit comparator less for signal <State$cmp_lt0000> created at line 60.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <UartRx> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 8
 12-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 firstbit   | 01
 data_fetch | 11
 resync     | 10
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UartRx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UartRx, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UartRx.ngr
Top Level Output File Name         : UartRx
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 108
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 11
#      LUT2                        : 14
#      LUT2_D                      : 1
#      LUT3                        : 12
#      LUT3_L                      : 1
#      LUT4                        : 25
#      LUT4_D                      : 5
#      LUT4_L                      : 10
#      MUXCY                       : 11
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 26
#      FDC                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       42  out of    704     5%  
 Number of Slice Flip Flops:             26  out of   1408     1%  
 Number of 4 input LUTs:                 81  out of   1408     5%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    108    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(Count_0)          | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.836ns (Maximum Frequency: 171.341MHz)
   Minimum input arrival time before clock: 4.296ns
   Maximum output required time after clock: 5.342ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.836ns (frequency: 171.341MHz)
  Total number of paths / destination ports: 1143 / 26
-------------------------------------------------------------------------
Delay:               5.836ns (Levels of Logic = 5)
  Source:            PRSCL_2 (FF)
  Destination:       Data_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: PRSCL_2 to Data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.495   0.559  PRSCL_2 (PRSCL_2)
     LUT3:I0->O            2   0.561   0.382  State_cmp_eq00001_SW0 (N47)
     LUT4:I3->O           11   0.561   0.795  State_cmp_eq0000 (State_cmp_eq0000)
     LUT4:I3->O            4   0.561   0.501  Data_4_mux000011 (N16)
     LUT4_L:I3->LO         1   0.561   0.102  Data_6_mux0000_SW0 (N53)
     LUT4:I3->O            1   0.561   0.000  Data_6_mux0000 (Data_6_mux0000)
     FDC:D                     0.197          Data_6
    ----------------------------------------
    Total                      5.836ns (3.497ns logic, 2.339ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.296ns (Levels of Logic = 4)
  Source:            RX (PAD)
  Destination:       Data_0 (FF)
  Destination Clock: Clk rising

  Data Path: RX to Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.824   0.522  RX_IBUF (RX_IBUF)
     LUT3:I2->O            1   0.561   0.423  Data_0_mux00003_SW0 (N31)
     LUT4_D:I1->O          5   0.562   0.646  Data_0_mux00003 (N14)
     LUT4:I0->O            1   0.561   0.000  Data_1_mux0000 (Data_1_mux0000)
     FDC:D                     0.197          Data_1
    ----------------------------------------
    Total                      4.296ns (2.705ns logic, 1.591ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.342ns (Levels of Logic = 1)
  Source:            Data_6 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      Clk rising

  Data Path: Data_6 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.495   0.451  Data_6 (Data_6)
     OBUF:I->O                 4.396          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      5.342ns (4.891ns logic, 0.451ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.93 secs
 
--> 

Total memory usage is 305936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

