<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>SOC_XWR68XX_MSS_INTERRUPTS_MAP</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SOC_XWR68XX_MSS_INTERRUPTS_MAP</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros that define VIM Interrupt Mapping.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga19bf33b87fd065b5a62435f7c6ca8635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19bf33b87fd065b5a62435f7c6ca8635">SOC_XWR68XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:ga19bf33b87fd065b5a62435f7c6ca8635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b0461443375a4a5cae3c414f16acd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6b0461443375a4a5cae3c414f16acd9">SOC_XWR68XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:gaa6b0461443375a4a5cae3c414f16acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe36133a3608797e2bbdb2552a8bde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbe36133a3608797e2bbdb2552a8bde3">SOC_XWR68XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:gabbe36133a3608797e2bbdb2552a8bde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cbe961db59faa9b165e5ab69f9e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga45cbe961db59faa9b165e5ab69f9e45c">SOC_XWR68XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga45cbe961db59faa9b165e5ab69f9e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce56f0bb6d017d70996fdf9f7c9623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ce56f0bb6d017d70996fdf9f7c9623f">SOC_XWR68XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:ga0ce56f0bb6d017d70996fdf9f7c9623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00699a17d305440f34e1a0489f2345be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga00699a17d305440f34e1a0489f2345be">SOC_XWR68XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:ga00699a17d305440f34e1a0489f2345be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561d9dca2f6c606225d2f364533827c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4561d9dca2f6c606225d2f364533827c">SOC_XWR68XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga4561d9dca2f6c606225d2f364533827c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027a29d159a8781a302aa35f5ae75c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga027a29d159a8781a302aa35f5ae75c9b">SOC_XWR68XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:ga027a29d159a8781a302aa35f5ae75c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3644e20a8eb909dec6778ad74ebb266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa3644e20a8eb909dec6778ad74ebb266">SOC_XWR68XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:gaa3644e20a8eb909dec6778ad74ebb266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd548d56a268bb13667ac627cbece01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd548d56a268bb13667ac627cbece01f">SOC_XWR68XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:gafd548d56a268bb13667ac627cbece01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a063498923734d8e64e0c5888d2b2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a063498923734d8e64e0c5888d2b2ed">SOC_XWR68XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:ga4a063498923734d8e64e0c5888d2b2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f31d768556439edf28f9232b0a0da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03f31d768556439edf28f9232b0a0da9">SOC_XWR68XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:ga03f31d768556439edf28f9232b0a0da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27cad4aecd91a8d571c8b2cc4f5180a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae27cad4aecd91a8d571c8b2cc4f5180a">SOC_XWR68XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:gae27cad4aecd91a8d571c8b2cc4f5180a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91e7fe9058f64ffc7c24e108079a38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa91e7fe9058f64ffc7c24e108079a38d">SOC_XWR68XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:gaa91e7fe9058f64ffc7c24e108079a38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d08141806bcdf6efa7cf18d632ce4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad1d08141806bcdf6efa7cf18d632ce4d">SOC_XWR68XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gad1d08141806bcdf6efa7cf18d632ce4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5225f2fd5f95d6ab31af729e84e0257b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5225f2fd5f95d6ab31af729e84e0257b">SOC_XWR68XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:ga5225f2fd5f95d6ab31af729e84e0257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7368d3cba400f0883c518ade23fd0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7368d3cba400f0883c518ade23fd0bb">SOC_XWR68XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:gae7368d3cba400f0883c518ade23fd0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b4ac59d03d9c4a40489894f8e7aee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92b4ac59d03d9c4a40489894f8e7aee1">SOC_XWR68XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga92b4ac59d03d9c4a40489894f8e7aee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f085aeaa0dab371f29ee0c0ec8d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40f085aeaa0dab371f29ee0c0ec8d583">SOC_XWR68XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:ga40f085aeaa0dab371f29ee0c0ec8d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221c550a884e8c05335e93b37ba9a568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga221c550a884e8c05335e93b37ba9a568">SOC_XWR68XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga221c550a884e8c05335e93b37ba9a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ee7ddf7374c85529165cd5022cc237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0ee7ddf7374c85529165cd5022cc237">SOC_XWR68XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:gad0ee7ddf7374c85529165cd5022cc237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b46aaff4baf48d7fb0b9187469b73c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0b46aaff4baf48d7fb0b9187469b73c3">SOC_XWR68XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:ga0b46aaff4baf48d7fb0b9187469b73c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d421ed3fb2985453af061c9bb8d36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54d421ed3fb2985453af061c9bb8d36b">SOC_XWR68XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:ga54d421ed3fb2985453af061c9bb8d36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ff608521e03606c0b2f626f4e32635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga52ff608521e03606c0b2f626f4e32635">SOC_XWR68XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:ga52ff608521e03606c0b2f626f4e32635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632b895c7d92fe148b4215e6a7d060e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae632b895c7d92fe148b4215e6a7d060e">SOC_XWR68XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gae632b895c7d92fe148b4215e6a7d060e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c235532e078af26343f43b41f3e53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0c235532e078af26343f43b41f3e53b">SOC_XWR68XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:gad0c235532e078af26343f43b41f3e53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fa5aedbcb6298f228a81947655fb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23fa5aedbcb6298f228a81947655fb17">SOC_XWR68XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:ga23fa5aedbcb6298f228a81947655fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e15da73eb62b3b5e079e8b9f22a5d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e15da73eb62b3b5e079e8b9f22a5d1c">SOC_XWR68XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga4e15da73eb62b3b5e079e8b9f22a5d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6390ae741462dff565dc9a75b334bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d6390ae741462dff565dc9a75b334bc">SOC_XWR68XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:ga8d6390ae741462dff565dc9a75b334bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952de366ccd6177bed7df03e6f6664c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga952de366ccd6177bed7df03e6f6664c6">SOC_XWR68XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:ga952de366ccd6177bed7df03e6f6664c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b96893398c88bac730dd874de94937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga06b96893398c88bac730dd874de94937">SOC_XWR68XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga06b96893398c88bac730dd874de94937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f7ba946fa968c505a8ea865dd7a4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf3f7ba946fa968c505a8ea865dd7a4a0">SOC_XWR68XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:gaf3f7ba946fa968c505a8ea865dd7a4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd63227264cc6de6e00ad828a4e26b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadd63227264cc6de6e00ad828a4e26b4a">SOC_XWR68XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:gadd63227264cc6de6e00ad828a4e26b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a9ee625d3ce7fd1589fffe0e0ed49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71a9ee625d3ce7fd1589fffe0e0ed49f">SOC_XWR68XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga71a9ee625d3ce7fd1589fffe0e0ed49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2ec046f75d0995f401c7d2cd62e199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9f2ec046f75d0995f401c7d2cd62e199">SOC_XWR68XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga9f2ec046f75d0995f401c7d2cd62e199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1523251473a5708531bbe15f4b0a795f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1523251473a5708531bbe15f4b0a795f">SOC_XWR68XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga1523251473a5708531bbe15f4b0a795f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e3ce271f704cd61835ceb6d05b4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49e3ce271f704cd61835ceb6d05b4199">SOC_XWR68XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:ga49e3ce271f704cd61835ceb6d05b4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838bc549cb861e13080c451a8a49685d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga838bc549cb861e13080c451a8a49685d">SOC_XWR68XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:ga838bc549cb861e13080c451a8a49685d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfe78573b733a2c8b59b90003f08bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabfe78573b733a2c8b59b90003f08bf2">SOC_XWR68XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:gaabfe78573b733a2c8b59b90003f08bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e67bc10c040b4c036374e975da011b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e67bc10c040b4c036374e975da011b">SOC_XWR68XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:gaf0e67bc10c040b4c036374e975da011b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e1392d8f71d34b317b2c30bd4d06d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e1392d8f71d34b317b2c30bd4d06d3">SOC_XWR68XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:ga21e1392d8f71d34b317b2c30bd4d06d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7020781726d4d35f66cfc5dd3197ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7020781726d4d35f66cfc5dd3197ff7">SOC_XWR68XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:gae7020781726d4d35f66cfc5dd3197ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068132643e2b756909a54fc86d3e84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga068132643e2b756909a54fc86d3e84f7">SOC_XWR68XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga068132643e2b756909a54fc86d3e84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734bc2cecef71e1672827c2c7dd474bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga734bc2cecef71e1672827c2c7dd474bc">SOC_XWR68XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga734bc2cecef71e1672827c2c7dd474bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e923593ceffa061a7bac477eba7171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17e923593ceffa061a7bac477eba7171">SOC_XWR68XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga17e923593ceffa061a7bac477eba7171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e76c084f572081965f7b39d902f4836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e76c084f572081965f7b39d902f4836">SOC_XWR68XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:ga1e76c084f572081965f7b39d902f4836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819a461b32fa7950f5d4800eaa7d8962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga819a461b32fa7950f5d4800eaa7d8962">SOC_XWR68XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga819a461b32fa7950f5d4800eaa7d8962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace807db109ac58f97c60b86ff9d7922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gace807db109ac58f97c60b86ff9d7922f">SOC_XWR68XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:gace807db109ac58f97c60b86ff9d7922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1405eb51d284c1ed02dc4e8157595899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1405eb51d284c1ed02dc4e8157595899">SOC_XWR68XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:ga1405eb51d284c1ed02dc4e8157595899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafda70ed9c0bc83c25d0aa4cc611adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafda70ed9c0bc83c25d0aa4cc611adbe">SOC_XWR68XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:gaafda70ed9c0bc83c25d0aa4cc611adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54265c53f48f4b65e3beda31522dcb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54265c53f48f4b65e3beda31522dcb73">SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:ga54265c53f48f4b65e3beda31522dcb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc1d28aae887207bda0b2f977e1bee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1bc1d28aae887207bda0b2f977e1bee2">SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:ga1bc1d28aae887207bda0b2f977e1bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6edac67edd7faec4e6ac8dbf8691812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6edac67edd7faec4e6ac8dbf8691812">SOC_XWR68XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:gaa6edac67edd7faec4e6ac8dbf8691812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141cd6d3a205d1b86b724851275ad961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga141cd6d3a205d1b86b724851275ad961">SOC_XWR68XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:ga141cd6d3a205d1b86b724851275ad961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73864c556a7fbf5be1d73ff3b04713e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga73864c556a7fbf5be1d73ff3b04713e7">SOC_XWR68XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:ga73864c556a7fbf5be1d73ff3b04713e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7deb165a0442b6dc00482200576a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaae7deb165a0442b6dc00482200576a8a">SOC_XWR68XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:gaae7deb165a0442b6dc00482200576a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3915aa660232e87f913dab119bac8563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3915aa660232e87f913dab119bac8563">SOC_XWR68XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:ga3915aa660232e87f913dab119bac8563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bfbc5a3535189e1a0f7aad61cd8e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77bfbc5a3535189e1a0f7aad61cd8e1d">SOC_XWR68XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga77bfbc5a3535189e1a0f7aad61cd8e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47aacf53925852e0183dc6a03578d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf47aacf53925852e0183dc6a03578d1f">SOC_XWR68XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:gaf47aacf53925852e0183dc6a03578d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4580db815d675190d2b87ccf9f26d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4580db815d675190d2b87ccf9f26d5a5">SOC_XWR68XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga4580db815d675190d2b87ccf9f26d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661d105659436794c9f32301e711453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga661d105659436794c9f32301e711453a">SOC_XWR68XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga661d105659436794c9f32301e711453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ce6024f1d1d92aea75c5cf58659624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6ce6024f1d1d92aea75c5cf58659624">SOC_XWR68XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:gaa6ce6024f1d1d92aea75c5cf58659624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e42ebecf6a9586da4c619eeeff88294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e42ebecf6a9586da4c619eeeff88294">SOC_XWR68XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:ga4e42ebecf6a9586da4c619eeeff88294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbab8ae2ad7f0498a1c91aa590445c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8cbab8ae2ad7f0498a1c91aa590445c3">SOC_XWR68XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:ga8cbab8ae2ad7f0498a1c91aa590445c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f80a5554d545f8fef67fda65f223b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd4f80a5554d545f8fef67fda65f223b">SOC_XWR68XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:gafd4f80a5554d545f8fef67fda65f223b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17384aa4c945390c5f965784ed363c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17384aa4c945390c5f965784ed363c9b">SOC_XWR68XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga17384aa4c945390c5f965784ed363c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2f761d5de0a8d1e81dee76fc587f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c2f761d5de0a8d1e81dee76fc587f44">SOC_XWR68XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga5c2f761d5de0a8d1e81dee76fc587f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19229855564db372f55582c97702fc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19229855564db372f55582c97702fc48">SOC_XWR68XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga19229855564db372f55582c97702fc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f16dd8ab80813cc5e2fe85b2d8ef390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4f16dd8ab80813cc5e2fe85b2d8ef390">SOC_XWR68XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga4f16dd8ab80813cc5e2fe85b2d8ef390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9693bb8dfdfba6098895e11906f1bce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9693bb8dfdfba6098895e11906f1bce1">SOC_XWR68XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga9693bb8dfdfba6098895e11906f1bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f5be5a3999c9d115731497ab43e31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f5be5a3999c9d115731497ab43e31e">SOC_XWR68XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga57f5be5a3999c9d115731497ab43e31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896ea7a1f82b3043818924830e1a938e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga896ea7a1f82b3043818924830e1a938e">SOC_XWR68XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga896ea7a1f82b3043818924830e1a938e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f8e07251da6a987c0613dc47482931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga43f8e07251da6a987c0613dc47482931">SOC_XWR68XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga43f8e07251da6a987c0613dc47482931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788a0372d6a3e0bb130b35bf5c070503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga788a0372d6a3e0bb130b35bf5c070503">SOC_XWR68XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga788a0372d6a3e0bb130b35bf5c070503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d350402ecb235595c5737054c78d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga363d350402ecb235595c5737054c78d4">SOC_XWR68XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga363d350402ecb235595c5737054c78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b26fc3d0e7e37264c704666960151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga993b26fc3d0e7e37264c704666960151">SOC_XWR68XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga993b26fc3d0e7e37264c704666960151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bc5ac22db8355373c84823b08f42de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab1bc5ac22db8355373c84823b08f42de">SOC_XWR68XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gab1bc5ac22db8355373c84823b08f42de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd6ac183e10a0e6523a41e97f1b94c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaadd6ac183e10a0e6523a41e97f1b94c1">SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gaadd6ac183e10a0e6523a41e97f1b94c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06b74b07e2fde353029818bbdf41677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac06b74b07e2fde353029818bbdf41677">SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:gac06b74b07e2fde353029818bbdf41677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9aee49ca9d53c738f8c39a79262954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gada9aee49ca9d53c738f8c39a79262954">SOC_XWR68XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:gada9aee49ca9d53c738f8c39a79262954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d19d67e6003f6e6df9b583e6a239b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9d19d67e6003f6e6df9b583e6a239b94">SOC_XWR68XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga9d19d67e6003f6e6df9b583e6a239b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208ae40696bd813f05b6b70b3b9e261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga208ae40696bd813f05b6b70b3b9e261a">SOC_XWR68XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:ga208ae40696bd813f05b6b70b3b9e261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab65d49903da633905885605a259fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ab65d49903da633905885605a259fa8">SOC_XWR68XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga0ab65d49903da633905885605a259fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bd0000269af9e4428d78f3712fc133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga82bd0000269af9e4428d78f3712fc133">SOC_XWR68XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:ga82bd0000269af9e4428d78f3712fc133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d4fb263b054aa721994c62a2f6abe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92d4fb263b054aa721994c62a2f6abe0">SOC_XWR68XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:ga92d4fb263b054aa721994c62a2f6abe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10a29f4a7b70da8e96db2a4cdfcadc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a29f4a7b70da8e96db2a4cdfcadc7">SOC_XWR68XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:gaf10a29f4a7b70da8e96db2a4cdfcadc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f67866f3b643a6574f9975c3a5d3bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7f67866f3b643a6574f9975c3a5d3bb6">SOC_XWR68XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:ga7f67866f3b643a6574f9975c3a5d3bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc600e2efe9725d4224681c05b95c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafc600e2efe9725d4224681c05b95c9d8">SOC_XWR68XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:gafc600e2efe9725d4224681c05b95c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea17d6f58d2cc24d94f3f6b8002d07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaea17d6f58d2cc24d94f3f6b8002d07f">SOC_XWR68XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:gaaea17d6f58d2cc24d94f3f6b8002d07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839c11c6f091f9ee1f89c6e56ac9fcd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga839c11c6f091f9ee1f89c6e56ac9fcd3">SOC_XWR68XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga839c11c6f091f9ee1f89c6e56ac9fcd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ff71c536145993d8ffcfc3c480419d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga85ff71c536145993d8ffcfc3c480419d">SOC_XWR68XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:ga85ff71c536145993d8ffcfc3c480419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8931d442d8637bcc77143c68b005a1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8931d442d8637bcc77143c68b005a1d9">SOC_XWR68XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:ga8931d442d8637bcc77143c68b005a1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6f61e73f43116851ec1373c1e2b622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a6f61e73f43116851ec1373c1e2b622">SOC_XWR68XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga1a6f61e73f43116851ec1373c1e2b622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97df9edd58b7e484292879ac50f4410d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga97df9edd58b7e484292879ac50f4410d">SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga97df9edd58b7e484292879ac50f4410d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7bbb6f485655ad9b493d2fa5c16930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a7bbb6f485655ad9b493d2fa5c16930">SOC_XWR68XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga4a7bbb6f485655ad9b493d2fa5c16930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7225ddec8d7070d4975267cdf6427181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7225ddec8d7070d4975267cdf6427181">SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga7225ddec8d7070d4975267cdf6427181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb25041ea357b3e5ec535abc27ea64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92fb25041ea357b3e5ec535abc27ea64">SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga92fb25041ea357b3e5ec535abc27ea64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d4a2e2acc04b2f257b1ee07dc081df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab3d4a2e2acc04b2f257b1ee07dc081df">SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:gab3d4a2e2acc04b2f257b1ee07dc081df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91890bff26daddd4787a961414a26d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga91890bff26daddd4787a961414a26d75">SOC_XWR68XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:ga91890bff26daddd4787a961414a26d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabec2efd9cd3e029929626b483b3b8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabec2efd9cd3e029929626b483b3b8cd">SOC_XWR68XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:gaabec2efd9cd3e029929626b483b3b8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62594b81cdaa996ee299b4f51df9e150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga62594b81cdaa996ee299b4f51df9e150">SOC_XWR68XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:ga62594b81cdaa996ee299b4f51df9e150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402c21754d86330294dc058f9535eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga402c21754d86330294dc058f9535eeb4">SOC_XWR68XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:ga402c21754d86330294dc058f9535eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310606ae56ba82cdf7021805a1a0f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga310606ae56ba82cdf7021805a1a0f2e7">SOC_XWR68XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:ga310606ae56ba82cdf7021805a1a0f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd6f0bd398786cfd9c73fd822eaf048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dd6f0bd398786cfd9c73fd822eaf048">SOC_XWR68XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:ga0dd6f0bd398786cfd9c73fd822eaf048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5ed0e7df642eb5490e0b3333cb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d5ed0e7df642eb5490e0b3333cb9f83">SOC_XWR68XX_DSS_HW_ACC_PARAM_DONE_IRQ</a>&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td></tr>
<tr class="separator:ga1d5ed0e7df642eb5490e0b3333cb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dd8b361acda1457544173e0b83e67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac4dd8b361acda1457544173e0b83e67d">SOC_XWR68XX_DSS_HW_ACC_DONE_IRQ</a>&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td></tr>
<tr class="separator:gac4dd8b361acda1457544173e0b83e67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058e9a848c0a415fdb0ae57b45a37297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga058e9a848c0a415fdb0ae57b45a37297">SOC_XWR68XX_DSS_HW_ACC_ERR_IRQ</a>&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td></tr>
<tr class="separator:ga058e9a848c0a415fdb0ae57b45a37297"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros that define VIM Interrupt Mapping. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga402c21754d86330294dc058f9535eeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSPSS_FRAME_START_INT&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00351">351</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dd6f0bd398786cfd9c73fd822eaf048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSPSS_PBIST_DONE_INT&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00353">353</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4dd8b361acda1457544173e0b83e67d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSS_HW_ACC_DONE_IRQ&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00356">356</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga058e9a848c0a415fdb0ae57b45a37297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSS_HW_ACC_ERR_IRQ&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00357">357</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d5ed0e7df642eb5490e0b3333cb9f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSS_HW_ACC_PARAM_DONE_IRQ&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00355">355</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada9aee49ca9d53c738f8c39a79262954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_ADC_VALID_INT&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00326">326</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabec2efd9cd3e029929626b483b3b8cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CBUFF_ERR_INT&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00349">349</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91890bff26daddd4787a961414a26d75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CBUFF_INT&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00348">348</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f5be5a3999c9d115731497ab43e31e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CCCA_DONE_INT&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00316">316</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga896ea7a1f82b3043818924830e1a938e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CCCB_DONE_INT&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00317">317</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga310606ae56ba82cdf7021805a1a0f2e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CHIRP_AVAIL_IRQ&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00352">352</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82bd0000269af9e4428d78f3712fc133"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CHIRP_END_INT&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00333">333</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ab65d49903da633905885605a259fa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CHIRP_START_INT&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00332">332</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43f8e07251da6a987c0613dc47482931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DCCA_DONE_INT&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00318">318</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga788a0372d6a3e0bb130b35bf5c070503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DCCB_DONE_INT&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00319">319</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga141cd6d3a205d1b86b724851275ad961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DEBUGSS_INT&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00299">299</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f2ec046f75d0995f401c7d2cd62e199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA1_BTC_INT&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00277">277</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6ce6024f1d1d92aea75c5cf58659624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA1_BUS_ERR_INT&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00307">307</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga952de366ccd6177bed7df03e6f6664c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA1_FTC_INT&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00270">270</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71a9ee625d3ce7fd1589fffe0e0ed49f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA1_HBC_INT&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00276">276</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06b96893398c88bac730dd874de94937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA1_LFS_INT&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00271">271</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17e923593ceffa061a7bac477eba7171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_BTC_INT&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00287">287</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e76c084f572081965f7b39d902f4836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_BUS_ERR_INT&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00288">288</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1523251473a5708531bbe15f4b0a795f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_FTC_INT&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00278">278</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga734bc2cecef71e1672827c2c7dd474bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_HBC_INT&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00286">286</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0e67bc10c040b4c036374e975da011b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_LFS_INT&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00282">282</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga838bc549cb861e13080c451a8a49685d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM1_LVL1_INT&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00280">280</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1405eb51d284c1ed02dc4e8157595899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM2_LVL0_INT&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00294">294</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafda70ed9c0bc83c25d0aa4cc611adbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM2_LVL1_INT&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00295">295</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d19d67e6003f6e6df9b583e6a239b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_29_INT&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00329">329</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e42ebecf6a9586da4c619eeeff88294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_30_INT&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00308">308</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1bc5ac22db8355373c84823b08f42de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_32_INT&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00322">322</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cbab8ae2ad7f0498a1c91aa590445c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_33_INT&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00309">309</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf47aacf53925852e0183dc6a03578d1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_34_INT&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00304">304</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4580db815d675190d2b87ccf9f26d5a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_35_INT&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00305">305</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga661d105659436794c9f32301e711453a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_36_INT&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00306">306</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62594b81cdaa996ee299b4f51df9e150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_37_INT&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00350">350</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23fa5aedbcb6298f228a81947655fb17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_38_INT&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00266">266</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd63227264cc6de6e00ad828a4e26b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMM_LVL0_INT&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00273">273</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga819a461b32fa7950f5d4800eaa7d8962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS2MSS_SW1_INT&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00289">289</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6edac67edd7faec4e6ac8dbf8691812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS2MSS_SW2_INT&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00298">298</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92fb25041ea357b3e5ec535abc27ea64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00346">346</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3d4a2e2acc04b2f257b1ee07dc081df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00347">347</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a6f61e73f43116851ec1373c1e2b622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPTC0_DONE_INT&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00342">342</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97df9edd58b7e484292879ac50f4410d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00343">343</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a7bbb6f485655ad9b493d2fa5c16930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPTC1_DONE_INT&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00344">344</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7225ddec8d7070d4975267cdf6427181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00345">345</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf10a29f4a7b70da8e96db2a4cdfcadc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM1_1_INT&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00335">335</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc600e2efe9725d4224681c05b95c9d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM1_2_INT&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00337">337</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaea17d6f58d2cc24d94f3f6b8002d07f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM2_1_INT&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00338">338</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga839c11c6f091f9ee1f89c6e56ac9fcd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM2_2_INT&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00339">339</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85ff71c536145993d8ffcfc3c480419d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM3_1_INT&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00340">340</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8931d442d8637bcc77143c68b005a1d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EPWM3_2_INT&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00341">341</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19bf33b87fd065b5a62435f7c6ca8635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_ESM_HIGH_PRIORITY_INT&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00240">240</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40f085aeaa0dab371f29ee0c0ec8d583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_ESM_LOW_PRIORITY_INT&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00258">258</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7020781726d4d35f66cfc5dd3197ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_FPU_INT&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00284">284</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92d4fb263b054aa721994c62a2f6abe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_FRAME_END_INT&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00334">334</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga208ae40696bd813f05b6b70b3b9e261a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_FRAME_START_INT&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00330">330</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73864c556a7fbf5be1d73ff3b04713e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GEM_STC_INT&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00300">300</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3644e20a8eb909dec6778ad74ebb266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GIO_LVL0_INT&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00248">248</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b46aaff4baf48d7fb0b9187469b73c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GIO_LVL1_INT&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00261">261</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7368d3cba400f0883c518ade23fd0bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GPIO0_INT&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00256">256</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d6390ae741462dff565dc9a75b334bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GPIO1_INT&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00269">269</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga068132643e2b756909a54fc86d3e84f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_GPIO2_INT&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00285">285</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77bfbc5a3535189e1a0f7aad61cd8e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_I2C_LVL0_INT&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00303">303</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac06b74b07e2fde353029818bbdf41677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00325">325</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadd6ac183e10a0e6523a41e97f1b94c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00324">324</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bc1d28aae887207bda0b2f977e1bee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00297">297</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54265c53f48f4b65e3beda31522dcb73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00296">296</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3f7ba946fa968c505a8ea865dd7a4a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_LVL0_INT&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00272">272</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49e3ce271f704cd61835ceb6d05b4199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_LVL1_INT&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00279">279</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabfe78573b733a2c8b59b90003f08bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_MSG0_INT&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00281">281</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21e1392d8f71d34b317b2c30bd4d06d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_MSG1_INT&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00283">283</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace807db109ac58f97c60b86ff9d7922f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_MSG2_INT&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00292">292</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92b4ac59d03d9c4a40489894f8e7aee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCRC_REQ_INT&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00257">257</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga993b26fc3d0e7e37264c704666960151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_PBIST_IRQ_INT&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00321">321</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0ee7ddf7374c85529165cd5022cc237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_PMU_IRQ_INT&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00260">260</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0c235532e078af26343f43b41f3e53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_QSPI_INT_REQ&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00265">265</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6b0461443375a4a5cae3c414f16acd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_COMPARE0_INT&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00241">241</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbe36133a3608797e2bbdb2552a8bde3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_COMPARE1_INT&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00242">242</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45cbe961db59faa9b165e5ab69f9e45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_COMPARE2_INT&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00243">243</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ce56f0bb6d017d70996fdf9f7c9623f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_COMPARE3_INT&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00244">244</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00699a17d305440f34e1a0489f2345be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_OVRFLW0_INT&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00245">245</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4561d9dca2f6c606225d2f364533827c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_OVRFLW1_INT&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00246">246</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga027a29d159a8781a302aa35f5ae75c9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_RTI_TIMEBASE_INT&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00247">247</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae7deb165a0442b6dc00482200576a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SCIA_LVL0_INT&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00301">301</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd4f80a5554d545f8fef67fda65f223b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SCIA_LVL1_INT&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00310">310</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3915aa660232e87f913dab119bac8563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SCIB_LVL0_INT&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00302">302</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17384aa4c945390c5f965784ed363c9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SCIB_LVL1_INT&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00311">311</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03f31d768556439edf28f9232b0a0da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SPIA_LVL0_INT&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00251">251</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae632b895c7d92fe148b4215e6a7d060e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SPIA_LVL1_INT&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00264">264</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5225f2fd5f95d6ab31af729e84e0257b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SPIB_LVL0_INT&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00255">255</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e15da73eb62b3b5e079e8b9f22a5d1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SPIB_LVL1_INT&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00267">267</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f67866f3b643a6574f9975c3a5d3bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_STC_DONE_INT&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00336">336</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2f761d5de0a8d1e81dee76fc587f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW0_INT&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00312">312</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19229855564db372f55582c97702fc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW1_INT&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00313">313</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f16dd8ab80813cc5e2fe85b2d8ef390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW2_INT&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00314">314</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9693bb8dfdfba6098895e11906f1bce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW3_INT&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00315">315</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga221c550a884e8c05335e93b37ba9a568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW4_INT&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00259">259</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga363d350402ecb235595c5737054c78d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SYS_SW5_INT&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00320">320</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1d08141806bcdf6efa7cf18d632ce4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_OVRFLW0_INT&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00254">254</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54d421ed3fb2985453af061c9bb8d36b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_OVRFLW1_INT&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00262">262</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd548d56a268bb13667ac627cbece01f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_REQ0_INT&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00249">249</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a063498923734d8e64e0c5888d2b2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_REQ1_INT&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00250">250</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae27cad4aecd91a8d571c8b2cc4f5180a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_REQ2_INT&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00252">252</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa91e7fe9058f64ffc7c24e108079a38d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_REQ3_INT&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00253">253</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52ff608521e03606c0b2f626f4e32635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_TB_INT&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00263">263</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
