# Compile of spi_clgen.v was successful.
# Compile of spi_clgen_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.spi_clgen_tb
# vsim -gui work.spi_clgen_tb 
# Start time: 15:24:00 on Oct 04,2023
# Loading work.spi_clgen_tb
# Loading work.spi_clgen
add wave sim:/spi_clgen_tb/*
run -all
# sclk = x, cpol_0 = x, cpol_1 = x
# ** Note: $finish    : D:/college/Maven Silicon/SPI/tb/spi_clgen_tb.v(55)
#    Time: 1020 ps  Iteration: 0  Instance: /spi_clgen_tb
# 1
# Break in Module spi_clgen_tb at D:/college/Maven Silicon/SPI/tb/spi_clgen_tb.v line 55
# Compile of spi_clgen.v was successful.
# Compile of spi_clgen_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.spi_clgen_tb
# End time: 15:26:14 on Oct 04,2023, Elapsed time: 0:02:14
# Errors: 0, Warnings: 3
# vsim -gui work.spi_clgen_tb 
# Start time: 15:26:14 on Oct 04,2023
# Loading work.spi_clgen_tb
# Loading work.spi_clgen
add wave sim:/spi_clgen_tb/*
run -all
# sclk = x, cpol_0 = x, cpol_1 = x
# ** Note: $finish    : D:/college/Maven Silicon/SPI/tb/spi_clgen_tb.v(55)
#    Time: 1010 ps  Iteration: 0  Instance: /spi_clgen_tb
# 1
# Break in Module spi_clgen_tb at D:/college/Maven Silicon/SPI/tb/spi_clgen_tb.v line 55
quit -sim
# End time: 16:46:42 on Oct 04,2023, Elapsed time: 1:20:28
# Errors: 0, Warnings: 1
