

================================================================
== Vivado HLS Report for 'geva_1'
================================================================
* Date:           Fri Nov 25 11:49:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LSTM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.730 us | 0.730 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_loop  |       71|       71|        10|          2|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     419|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     624|    623|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fadd_32nbkb_U10  |LSTM_Top_fadd_32nbkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln105_fu_132_p2  |     +    |      0|  0|  15|           2|           7|
    |or_ln105_fu_120_p2   |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  23|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_90_p4  |   9|          2|    7|         14|
    |grp_fu_98_p0                   |  15|          3|   32|         96|
    |grp_fu_98_p1                   |  15|          3|   32|         96|
    |i_0_0_reg_86                   |   9|          2|    7|         14|
    |res_address0                   |  15|          3|    6|         18|
    |res_address1                   |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 114|         23|   92|        263|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_1_reg_172         |  32|   0|   32|          0|
    |a_load_reg_162           |  32|   0|   32|          0|
    |add_ln105_reg_182        |   7|   0|    7|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_0_0_reg_86             |   7|   0|    7|          0|
    |res_addr_3_reg_157       |   5|   0|    6|          1|
    |res_addr_reg_147         |   6|   0|    6|          0|
    |res_load_1_reg_177       |  32|   0|   32|          0|
    |res_load_reg_167         |  32|   0|   32|          0|
    |tmp8_reg_187             |  32|   0|   32|          0|
    |tmp_1_reg_192            |  32|   0|   32|          0|
    |tmp_2_reg_138            |   1|   0|    1|          0|
    |res_addr_3_reg_157       |  64|  32|    6|          1|
    |res_addr_reg_147         |  64|  32|    6|          0|
    |tmp_2_reg_138            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 419|  96|  241|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    geva.1    | return value |
|res_address0  | out |    6|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_q0        |  in |   32|  ap_memory |      res     |     array    |
|res_address1  | out |    6|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   32|  ap_memory |      res     |     array    |
|res_q1        |  in |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    6|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|a_address1    | out |    6|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   32|  ap_memory |       a      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [LSTM/rnn.cpp:105]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_0 = phi i7 [ 0, %0 ], [ %add_ln105, %i_loop ]" [LSTM/rnn.cpp:105]   --->   Operation 14 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i_0_0, i32 6)" [LSTM/rnn.cpp:105]   --->   Operation 15 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %i_loop" [LSTM/rnn.cpp:105]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i7 %i_0_0 to i6" [LSTM/rnn.cpp:105]   --->   Operation 18 'trunc' 'trunc_ln105' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %i_0_0 to i64" [LSTM/rnn.cpp:109]   --->   Operation 19 'zext' 'zext_ln109' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln109" [LSTM/rnn.cpp:109]   --->   Operation 20 'getelementptr' 'a_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:109]   --->   Operation 21 'load' 'a_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln109" [LSTM/rnn.cpp:109]   --->   Operation 22 'getelementptr' 'res_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%res_load = load float* %res_addr, align 4" [LSTM/rnn.cpp:109]   --->   Operation 23 'load' 'res_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln105 = or i6 %trunc_ln105, 1" [LSTM/rnn.cpp:105]   --->   Operation 24 'or' 'or_ln105' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i6 %or_ln105 to i64" [LSTM/rnn.cpp:109]   --->   Operation 25 'zext' 'zext_ln109_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln109_1" [LSTM/rnn.cpp:109]   --->   Operation 26 'getelementptr' 'a_addr_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_3, align 4" [LSTM/rnn.cpp:109]   --->   Operation 27 'load' 'a_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln109_1" [LSTM/rnn.cpp:109]   --->   Operation 28 'getelementptr' 'res_addr_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%res_load_1 = load float* %res_addr_3, align 4" [LSTM/rnn.cpp:109]   --->   Operation 29 'load' 'res_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:109]   --->   Operation 30 'load' 'a_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%res_load = load float* %res_addr, align 4" [LSTM/rnn.cpp:109]   --->   Operation 31 'load' 'res_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_3, align 4" [LSTM/rnn.cpp:109]   --->   Operation 32 'load' 'a_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%res_load_1 = load float* %res_addr_3, align 4" [LSTM/rnn.cpp:109]   --->   Operation 33 'load' 'res_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln105 = add i7 2, %i_0_0" [LSTM/rnn.cpp:105]   --->   Operation 34 'add' 'add_ln105' <Predicate = (!tmp_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 35 [5/5] (7.25ns)   --->   "%tmp8 = fadd float %res_load, %a_load" [LSTM/rnn.cpp:109]   --->   Operation 35 'fadd' 'tmp8' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 36 [4/5] (7.25ns)   --->   "%tmp8 = fadd float %res_load, %a_load" [LSTM/rnn.cpp:109]   --->   Operation 36 'fadd' 'tmp8' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %res_load_1, %a_load_1" [LSTM/rnn.cpp:109]   --->   Operation 37 'fadd' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 38 [3/5] (7.25ns)   --->   "%tmp8 = fadd float %res_load, %a_load" [LSTM/rnn.cpp:109]   --->   Operation 38 'fadd' 'tmp8' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %res_load_1, %a_load_1" [LSTM/rnn.cpp:109]   --->   Operation 39 'fadd' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 40 [2/5] (7.25ns)   --->   "%tmp8 = fadd float %res_load, %a_load" [LSTM/rnn.cpp:109]   --->   Operation 40 'fadd' 'tmp8' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %res_load_1, %a_load_1" [LSTM/rnn.cpp:109]   --->   Operation 41 'fadd' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 42 [1/5] (7.25ns)   --->   "%tmp8 = fadd float %res_load, %a_load" [LSTM/rnn.cpp:109]   --->   Operation 42 'fadd' 'tmp8' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %res_load_1, %a_load_1" [LSTM/rnn.cpp:109]   --->   Operation 43 'fadd' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 44 [1/1] (3.25ns)   --->   "store float %tmp8, float* %res_addr, align 4" [LSTM/rnn.cpp:109]   --->   Operation 44 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 45 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %res_load_1, %a_load_1" [LSTM/rnn.cpp:109]   --->   Operation 45 'fadd' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str410) nounwind" [LSTM/rnn.cpp:106]   --->   Operation 46 'specloopname' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str410)" [LSTM/rnn.cpp:106]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind" [LSTM/rnn.cpp:108]   --->   Operation 48 'specpipeline' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str410, i32 %tmp)" [LSTM/rnn.cpp:110]   --->   Operation 49 'specregionend' 'empty_22' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %res_addr_3, align 4" [LSTM/rnn.cpp:109]   --->   Operation 50 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [LSTM/rnn.cpp:105]   --->   Operation 51 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [LSTM/rnn.cpp:111]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln105           (br               ) [ 0111111111110]
i_0_0              (phi              ) [ 0011000000000]
tmp_2              (bitselect        ) [ 0011111111110]
empty              (speclooptripcount) [ 0000000000000]
br_ln105           (br               ) [ 0000000000000]
trunc_ln105        (trunc            ) [ 0000000000000]
zext_ln109         (zext             ) [ 0000000000000]
a_addr             (getelementptr    ) [ 0001000000000]
res_addr           (getelementptr    ) [ 0011111111000]
or_ln105           (or               ) [ 0000000000000]
zext_ln109_1       (zext             ) [ 0000000000000]
a_addr_3           (getelementptr    ) [ 0001000000000]
res_addr_3         (getelementptr    ) [ 0011111111110]
a_load             (load             ) [ 0011111110000]
res_load           (load             ) [ 0011111110000]
a_load_1           (load             ) [ 0011111111000]
res_load_1         (load             ) [ 0011111111000]
add_ln105          (add              ) [ 0111111111110]
tmp8               (fadd             ) [ 0001000001000]
store_ln109        (store            ) [ 0000000000000]
tmp_1              (fadd             ) [ 0011000000110]
specloopname_ln106 (specloopname     ) [ 0000000000000]
tmp                (specregionbegin  ) [ 0000000000000]
specpipeline_ln108 (specpipeline     ) [ 0000000000000]
empty_22           (specregionend    ) [ 0000000000000]
store_ln109        (store            ) [ 0000000000000]
br_ln105           (br               ) [ 0111111111110]
ret_ln111          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="a_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
<pin id="72" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="res_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="1"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="2"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
<pin id="84" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="res_load/2 res_load_1/2 store_ln109/9 store_ln109/11 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_3_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="res_addr_3_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_0_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="1"/>
<pin id="88" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_0_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="7" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp8/4 tmp_1/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln105_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln109_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="or_ln105_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln109_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln105_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="1"/>
<pin id="135" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="a_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="res_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="a_addr_3_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="res_addr_3_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="a_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="res_load_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_load "/>
</bind>
</comp>

<comp id="172" class="1005" name="a_load_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="res_load_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2"/>
<pin id="179" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_load_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="add_ln105_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="1"/>
<pin id="184" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp8_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="90" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="90" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="90" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="124"><net_src comp="110" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="86" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="102" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="150"><net_src comp="49" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="155"><net_src comp="62" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="160"><net_src comp="74" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="165"><net_src comp="43" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="170"><net_src comp="56" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="175"><net_src comp="43" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="180"><net_src comp="56" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="185"><net_src comp="132" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="190"><net_src comp="98" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="195"><net_src comp="98" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="56" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {9 11 }
	Port: a | {}
 - Input state : 
	Port: geva.1 : res | {2 3 }
	Port: geva.1 : a | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		br_ln105 : 2
		trunc_ln105 : 1
		zext_ln109 : 1
		a_addr : 2
		a_load : 3
		res_addr : 2
		res_load : 3
		or_ln105 : 2
		zext_ln109_1 : 2
		a_addr_3 : 3
		a_load_1 : 4
		res_addr_3 : 3
		res_load_1 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_22 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_98      |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln105_fu_132  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_102    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln105_fu_110 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln109_fu_114  |    0    |    0    |    0    |
|          | zext_ln109_1_fu_126 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln105_fu_120   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   205   |   405   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_addr_3_reg_152 |    6   |
|  a_addr_reg_142  |    6   |
| a_load_1_reg_172 |   32   |
|  a_load_reg_162  |   32   |
| add_ln105_reg_182|    7   |
|   i_0_0_reg_86   |    7   |
|res_addr_3_reg_157|    6   |
| res_addr_reg_147 |    6   |
|res_load_1_reg_177|   32   |
| res_load_reg_167 |   32   |
|   tmp8_reg_187   |   32   |
|   tmp_1_reg_192  |   32   |
|   tmp_2_reg_138  |    1   |
+------------------+--------+
|       Total      |   231  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_43 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    9    |
|   i_0_0_reg_86   |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_98    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_98    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   166  ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   405  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   436  |   468  |
+-----------+--------+--------+--------+--------+
